{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:51:46 2009 " "Info: Processing started: Tue Dec 01 22:51:46 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PipelineUniProcessor EP2S130F1020C3 " "Info: Automatically selected device EP2S130F1020C3 for design PipelineUniProcessor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020C " "Info: Device HC230F1020C is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3 " "Info: Device EP2S60F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3ES " "Info: Device EP2S60F1020C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C3 " "Info: Device EP2S90F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C3 " "Info: Device EP2S180F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 132 " "Warning: No exact pin location assignment(s) for 132 pins of 132 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTWRITEMEM " "Info: Pin TESTWRITEMEM not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTWRITEMEM } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 872 1048 320 "TESTWRITEMEM" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTWRITEMEM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[31\] " "Info: Pin INST\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[30\] " "Info: Pin INST\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[29\] " "Info: Pin INST\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[28\] " "Info: Pin INST\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[27\] " "Info: Pin INST\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[26\] " "Info: Pin INST\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[25\] " "Info: Pin INST\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[24\] " "Info: Pin INST\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[23\] " "Info: Pin INST\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[22\] " "Info: Pin INST\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[21\] " "Info: Pin INST\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[20\] " "Info: Pin INST\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[19\] " "Info: Pin INST\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[18\] " "Info: Pin INST\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[17\] " "Info: Pin INST\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[16\] " "Info: Pin INST\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[15\] " "Info: Pin INST\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[14\] " "Info: Pin INST\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[13\] " "Info: Pin INST\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[12\] " "Info: Pin INST\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[11\] " "Info: Pin INST\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[10\] " "Info: Pin INST\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[9\] " "Info: Pin INST\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[8\] " "Info: Pin INST\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[7\] " "Info: Pin INST\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[6\] " "Info: Pin INST\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[5\] " "Info: Pin INST\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[4\] " "Info: Pin INST\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[3\] " "Info: Pin INST\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[2\] " "Info: Pin INST\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[1\] " "Info: Pin INST\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST\[0\] " "Info: Pin INST\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INST[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[31\] " "Info: Pin TESTINSTIF\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[30\] " "Info: Pin TESTINSTIF\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[29\] " "Info: Pin TESTINSTIF\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[28\] " "Info: Pin TESTINSTIF\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[27\] " "Info: Pin TESTINSTIF\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[26\] " "Info: Pin TESTINSTIF\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[25\] " "Info: Pin TESTINSTIF\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[24\] " "Info: Pin TESTINSTIF\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[23\] " "Info: Pin TESTINSTIF\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[22\] " "Info: Pin TESTINSTIF\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[21\] " "Info: Pin TESTINSTIF\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[20\] " "Info: Pin TESTINSTIF\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[19\] " "Info: Pin TESTINSTIF\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[18\] " "Info: Pin TESTINSTIF\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[17\] " "Info: Pin TESTINSTIF\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[16\] " "Info: Pin TESTINSTIF\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[15\] " "Info: Pin TESTINSTIF\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[14\] " "Info: Pin TESTINSTIF\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[13\] " "Info: Pin TESTINSTIF\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[12\] " "Info: Pin TESTINSTIF\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[11\] " "Info: Pin TESTINSTIF\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[10\] " "Info: Pin TESTINSTIF\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[9\] " "Info: Pin TESTINSTIF\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[8\] " "Info: Pin TESTINSTIF\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[7\] " "Info: Pin TESTINSTIF\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[6\] " "Info: Pin TESTINSTIF\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[5\] " "Info: Pin TESTINSTIF\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[4\] " "Info: Pin TESTINSTIF\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[3\] " "Info: Pin TESTINSTIF\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[2\] " "Info: Pin TESTINSTIF\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[1\] " "Info: Pin TESTINSTIF\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINSTIF\[0\] " "Info: Pin TESTINSTIF\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTINSTIF[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 616 804 320 "TESTINSTIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINSTIF[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[31\] " "Info: Pin TESTPC\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[30\] " "Info: Pin TESTPC\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[29\] " "Info: Pin TESTPC\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[28\] " "Info: Pin TESTPC\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[27\] " "Info: Pin TESTPC\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[26\] " "Info: Pin TESTPC\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[25\] " "Info: Pin TESTPC\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[24\] " "Info: Pin TESTPC\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[23\] " "Info: Pin TESTPC\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[22\] " "Info: Pin TESTPC\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[21\] " "Info: Pin TESTPC\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[20\] " "Info: Pin TESTPC\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[19\] " "Info: Pin TESTPC\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[18\] " "Info: Pin TESTPC\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[17\] " "Info: Pin TESTPC\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[16\] " "Info: Pin TESTPC\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[15\] " "Info: Pin TESTPC\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[14\] " "Info: Pin TESTPC\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[13\] " "Info: Pin TESTPC\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[12\] " "Info: Pin TESTPC\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[11\] " "Info: Pin TESTPC\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[10\] " "Info: Pin TESTPC\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[9\] " "Info: Pin TESTPC\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[8\] " "Info: Pin TESTPC\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[7\] " "Info: Pin TESTPC\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[6\] " "Info: Pin TESTPC\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[5\] " "Info: Pin TESTPC\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[4\] " "Info: Pin TESTPC\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[3\] " "Info: Pin TESTPC\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[2\] " "Info: Pin TESTPC\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[1\] " "Info: Pin TESTPC\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[0\] " "Info: Pin TESTPC\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[31\] " "Info: Pin TESTPCIF\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[30\] " "Info: Pin TESTPCIF\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[29\] " "Info: Pin TESTPCIF\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[28\] " "Info: Pin TESTPCIF\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[27\] " "Info: Pin TESTPCIF\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[26\] " "Info: Pin TESTPCIF\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[25\] " "Info: Pin TESTPCIF\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[24\] " "Info: Pin TESTPCIF\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[23\] " "Info: Pin TESTPCIF\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[22\] " "Info: Pin TESTPCIF\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[21\] " "Info: Pin TESTPCIF\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[20\] " "Info: Pin TESTPCIF\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[19\] " "Info: Pin TESTPCIF\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[18\] " "Info: Pin TESTPCIF\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[17\] " "Info: Pin TESTPCIF\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[16\] " "Info: Pin TESTPCIF\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[15\] " "Info: Pin TESTPCIF\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[14\] " "Info: Pin TESTPCIF\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[13\] " "Info: Pin TESTPCIF\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[12\] " "Info: Pin TESTPCIF\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[11\] " "Info: Pin TESTPCIF\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[10\] " "Info: Pin TESTPCIF\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[9\] " "Info: Pin TESTPCIF\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[8\] " "Info: Pin TESTPCIF\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[7\] " "Info: Pin TESTPCIF\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[6\] " "Info: Pin TESTPCIF\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[5\] " "Info: Pin TESTPCIF\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[4\] " "Info: Pin TESTPCIF\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[3\] " "Info: Pin TESTPCIF\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[2\] " "Info: Pin TESTPCIF\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[1\] " "Info: Pin TESTPCIF\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPCIF\[0\] " "Info: Pin TESTPCIF\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { TESTPCIF[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 288 616 794 304 "TESTPCIF\[31..0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPCIF[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT " "Info: Pin INT not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { INT } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN U30 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN U30 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN T30 (CLK1p, Input)) " "Info: Automatically promoted node RESET (placed in PIN T30 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "130 unused 3.3V 1 129 0 " "Info: Number of I/O pins in group: 130 (unused VREF, 3.3V VCCIO, 1 input, 129 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 93 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 93 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 85 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 86 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 94 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 94 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 86 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 84 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:09 " "Info: Fitter placement operations ending: elapsed time is 00:02:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 -11.279 ns " "Info: Slack time is -11.279 ns between source register \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.806 ns + Largest register register " "Info: + Largest register to register requirement is 0.806 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8114 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8114; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 3 REG Unassigned 5 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8114 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8114; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 3 REG Unassigned 5 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8114 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8114; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 3 REG Unassigned 60 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 60; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 8114 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 8114; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 3 REG Unassigned 60 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 60; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns   " "Info:   Micro clock to output delay of source is 0.099 ns" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns   " "Info:   Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.085 ns - Longest register register " "Info: - Longest register to register delay is 12.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 1 REG Unassigned 60 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 60; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.397 ns) 1.256 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst5\|inst3~0 2 COMB Unassigned 6 " "Info: 2: + IC(0.859 ns) + CELL(0.397 ns) = 1.256 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst5\|inst3~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.324 ns) 2.573 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[3\]~COUT 3 COMB Unassigned 2 " "Info: 3: + IC(0.993 ns) + CELL(0.324 ns) = 2.573 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[3\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.610 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[4\]~COUT 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.037 ns) = 2.610 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[4\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.647 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[5\]~COUT 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.037 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[5\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.684 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[6\]~COUT 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.037 ns) = 2.684 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[6\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.037 ns) 2.894 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[7\]~COUT 7 COMB Unassigned 2 " "Info: 7: + IC(0.173 ns) + CELL(0.037 ns) = 2.894 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[7\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.210 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.931 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[8\]~COUT 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.037 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[8\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.131 ns) 3.062 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|result\[9\] 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.131 ns) = 3.062 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|result\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.131 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.374 ns) 3.886 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~412 10 COMB Unassigned 1 " "Info: 10: + IC(0.450 ns) + CELL(0.374 ns) = 3.886 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~412'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.161 ns) 4.734 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~351 11 COMB Unassigned 1 " "Info: 11: + IC(0.687 ns) + CELL(0.161 ns) = 4.734 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~351'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.161 ns) 6.222 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~352 12 COMB Unassigned 4 " "Info: 12: + IC(1.327 ns) + CELL(0.161 ns) = 6.222 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~352'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.285 ns) 7.498 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[9\] 13 COMB Unassigned 2 " "Info: 13: + IC(0.991 ns) + CELL(0.285 ns) = 7.498 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.055 ns) 8.567 ns PipelineUniProcessor:IntelInside\|IsZero~18 14 COMB Unassigned 1 " "Info: 14: + IC(1.014 ns) + CELL(0.055 ns) = 8.567 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~18'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] PipelineUniProcessor:IntelInside|IsZero~18 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.161 ns) 9.622 ns PipelineUniProcessor:IntelInside\|IsZero~10 15 COMB Unassigned 1 " "Info: 15: + IC(0.894 ns) + CELL(0.161 ns) = 9.622 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { PipelineUniProcessor:IntelInside|IsZero~18 PipelineUniProcessor:IntelInside|IsZero~10 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.374 ns) 10.041 ns PipelineUniProcessor:IntelInside\|IsZero~15 16 COMB Unassigned 1 " "Info: 16: + IC(0.045 ns) + CELL(0.374 ns) = 10.041 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~15 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.460 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 17 COMB Unassigned 32 " "Info: 17: + IC(0.258 ns) + CELL(0.161 ns) = 10.460 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~15 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.374 ns) 11.550 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3 18 COMB Unassigned 2 " "Info: 18: + IC(0.716 ns) + CELL(0.374 ns) = 11.550 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.162 ns) 12.085 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 19 REG Unassigned 5 " "Info: 19: + IC(0.373 ns) + CELL(0.162 ns) = 12.085 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.305 ns ( 27.35 % ) " "Info: Total cell delay = 3.305 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.780 ns ( 72.65 % ) " "Info: Total interconnect delay = 8.780 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.085 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] PipelineUniProcessor:IntelInside|IsZero~18 PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~15 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.085 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] PipelineUniProcessor:IntelInside|IsZero~18 PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~15 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.085 ns register register " "Info: Estimated most critical path is register to register delay of 12.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10 1 REG LAB_X43_Y46 60 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y46; Fanout = 60; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|inst10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 } "NODE_NAME" } } { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { { 376 176 240 456 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.397 ns) 1.256 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst5\|inst3~0 2 COMB LAB_X37_Y45 6 " "Info: 2: + IC(0.859 ns) + CELL(0.397 ns) = 1.256 ns; Loc. = LAB_X37_Y45; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluBSrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst5\|inst3~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.324 ns) 2.573 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[3\]~COUT 3 COMB LAB_X40_Y43 2 " "Info: 3: + IC(0.993 ns) + CELL(0.324 ns) = 2.573 ns; Loc. = LAB_X40_Y43; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[3\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.610 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[4\]~COUT 4 COMB LAB_X40_Y43 2 " "Info: 4: + IC(0.000 ns) + CELL(0.037 ns) = 2.610 ns; Loc. = LAB_X40_Y43; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[4\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.647 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[5\]~COUT 5 COMB LAB_X40_Y43 2 " "Info: 5: + IC(0.000 ns) + CELL(0.037 ns) = 2.647 ns; Loc. = LAB_X40_Y43; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[5\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.684 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[6\]~COUT 6 COMB LAB_X40_Y43 2 " "Info: 6: + IC(0.000 ns) + CELL(0.037 ns) = 2.684 ns; Loc. = LAB_X40_Y43; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[6\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.173 ns) + CELL(0.037 ns) 2.894 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[7\]~COUT 7 COMB LAB_X40_Y42 2 " "Info: 7: + IC(0.173 ns) + CELL(0.037 ns) = 2.894 ns; Loc. = LAB_X40_Y42; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[7\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.210 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.037 ns) 2.931 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[8\]~COUT 8 COMB LAB_X40_Y42 2 " "Info: 8: + IC(0.000 ns) + CELL(0.037 ns) = 2.931 ns; Loc. = LAB_X40_Y42; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|add_sub_cella\[8\]~COUT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.037 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 33 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.131 ns) 3.062 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|result\[9\] 9 COMB LAB_X40_Y42 1 " "Info: 9: + IC(0.000 ns) + CELL(0.131 ns) = 3.062 ns; Loc. = LAB_X40_Y42; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|lpm_add_sub32BIT:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_qkg:auto_generated\|result\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.131 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] } "NODE_NAME" } } { "db/add_sub_qkg.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.374 ns) 3.886 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~412 10 COMB LAB_X40_Y44 1 " "Info: 10: + IC(0.450 ns) + CELL(0.374 ns) = 3.886 ns; Loc. = LAB_X40_Y44; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~412'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.161 ns) 4.734 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~351 11 COMB LAB_X40_Y47 1 " "Info: 11: + IC(0.687 ns) + CELL(0.161 ns) = 4.734 ns; Loc. = LAB_X40_Y47; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~351'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.161 ns) 6.222 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~352 12 COMB LAB_X51_Y46 4 " "Info: 12: + IC(1.327 ns) + CELL(0.161 ns) = 6.222 ns; Loc. = LAB_X51_Y46; Fanout = 4; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[9\]~352'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.285 ns) 7.498 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[9\] 13 COMB LAB_X44_Y44 2 " "Info: 13: + IC(0.991 ns) + CELL(0.285 ns) = 7.498 ns; Loc. = LAB_X44_Y44; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[9\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.055 ns) 8.567 ns PipelineUniProcessor:IntelInside\|IsZero~18 14 COMB LAB_X48_Y47 1 " "Info: 14: + IC(1.014 ns) + CELL(0.055 ns) = 8.567 ns; Loc. = LAB_X48_Y47; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~18'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] PipelineUniProcessor:IntelInside|IsZero~18 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.161 ns) 9.622 ns PipelineUniProcessor:IntelInside\|IsZero~10 15 COMB LAB_X43_Y45 1 " "Info: 15: + IC(0.894 ns) + CELL(0.161 ns) = 9.622 ns; Loc. = LAB_X43_Y45; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~10'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { PipelineUniProcessor:IntelInside|IsZero~18 PipelineUniProcessor:IntelInside|IsZero~10 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.374 ns) 10.041 ns PipelineUniProcessor:IntelInside\|IsZero~15 16 COMB LAB_X43_Y45 1 " "Info: 16: + IC(0.045 ns) + CELL(0.374 ns) = 10.041 ns; Loc. = LAB_X43_Y45; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~15'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~15 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.460 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 17 COMB LAB_X43_Y45 32 " "Info: 17: + IC(0.258 ns) + CELL(0.161 ns) = 10.460 ns; Loc. = LAB_X43_Y45; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~15 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.374 ns) 11.550 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3 18 COMB LAB_X39_Y45 2 " "Info: 18: + IC(0.716 ns) + CELL(0.374 ns) = 11.550 ns; Loc. = LAB_X39_Y45; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.162 ns) 12.085 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 19 REG LAB_X39_Y45 5 " "Info: 19: + IC(0.373 ns) + CELL(0.162 ns) = 12.085 ns; Loc. = LAB_X39_Y45; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.305 ns ( 27.35 % ) " "Info: Total cell delay = 3.305 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.780 ns ( 72.65 % ) " "Info: Total interconnect delay = 8.780 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.085 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|inst10 PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[3]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[4]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[5]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[6]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[7]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|add_sub_cella[8]~COUT PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated|result[9] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~412 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~351 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[9]~352 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[9] PipelineUniProcessor:IntelInside|IsZero~18 PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~15 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X45_Y38 X55_Y49 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y38 to location X55_Y49" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:05 " "Info: Fitter routing operations ending: elapsed time is 00:01:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "10 " "Info: Duplicated 10 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Warning: Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTWRITEMEM 0 " "Info: Pin \"TESTWRITEMEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[31\] 0 " "Info: Pin \"INST\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[30\] 0 " "Info: Pin \"INST\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[29\] 0 " "Info: Pin \"INST\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[28\] 0 " "Info: Pin \"INST\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[27\] 0 " "Info: Pin \"INST\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[26\] 0 " "Info: Pin \"INST\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[25\] 0 " "Info: Pin \"INST\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[24\] 0 " "Info: Pin \"INST\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[23\] 0 " "Info: Pin \"INST\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[22\] 0 " "Info: Pin \"INST\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[21\] 0 " "Info: Pin \"INST\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[20\] 0 " "Info: Pin \"INST\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[19\] 0 " "Info: Pin \"INST\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[18\] 0 " "Info: Pin \"INST\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[17\] 0 " "Info: Pin \"INST\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[16\] 0 " "Info: Pin \"INST\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[15\] 0 " "Info: Pin \"INST\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[14\] 0 " "Info: Pin \"INST\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[13\] 0 " "Info: Pin \"INST\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[12\] 0 " "Info: Pin \"INST\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[11\] 0 " "Info: Pin \"INST\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[10\] 0 " "Info: Pin \"INST\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[9\] 0 " "Info: Pin \"INST\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[8\] 0 " "Info: Pin \"INST\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[7\] 0 " "Info: Pin \"INST\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[6\] 0 " "Info: Pin \"INST\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[5\] 0 " "Info: Pin \"INST\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[4\] 0 " "Info: Pin \"INST\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[3\] 0 " "Info: Pin \"INST\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[2\] 0 " "Info: Pin \"INST\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[1\] 0 " "Info: Pin \"INST\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INST\[0\] 0 " "Info: Pin \"INST\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[31\] 0 " "Info: Pin \"TESTINSTIF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[30\] 0 " "Info: Pin \"TESTINSTIF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[29\] 0 " "Info: Pin \"TESTINSTIF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[28\] 0 " "Info: Pin \"TESTINSTIF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[27\] 0 " "Info: Pin \"TESTINSTIF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[26\] 0 " "Info: Pin \"TESTINSTIF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[25\] 0 " "Info: Pin \"TESTINSTIF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[24\] 0 " "Info: Pin \"TESTINSTIF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[23\] 0 " "Info: Pin \"TESTINSTIF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[22\] 0 " "Info: Pin \"TESTINSTIF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[21\] 0 " "Info: Pin \"TESTINSTIF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[20\] 0 " "Info: Pin \"TESTINSTIF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[19\] 0 " "Info: Pin \"TESTINSTIF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[18\] 0 " "Info: Pin \"TESTINSTIF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[17\] 0 " "Info: Pin \"TESTINSTIF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[16\] 0 " "Info: Pin \"TESTINSTIF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[15\] 0 " "Info: Pin \"TESTINSTIF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[14\] 0 " "Info: Pin \"TESTINSTIF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[13\] 0 " "Info: Pin \"TESTINSTIF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[12\] 0 " "Info: Pin \"TESTINSTIF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[11\] 0 " "Info: Pin \"TESTINSTIF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[10\] 0 " "Info: Pin \"TESTINSTIF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[9\] 0 " "Info: Pin \"TESTINSTIF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[8\] 0 " "Info: Pin \"TESTINSTIF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[7\] 0 " "Info: Pin \"TESTINSTIF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[6\] 0 " "Info: Pin \"TESTINSTIF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[5\] 0 " "Info: Pin \"TESTINSTIF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[4\] 0 " "Info: Pin \"TESTINSTIF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[3\] 0 " "Info: Pin \"TESTINSTIF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[2\] 0 " "Info: Pin \"TESTINSTIF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[1\] 0 " "Info: Pin \"TESTINSTIF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINSTIF\[0\] 0 " "Info: Pin \"TESTINSTIF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[31\] 0 " "Info: Pin \"TESTPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[30\] 0 " "Info: Pin \"TESTPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[29\] 0 " "Info: Pin \"TESTPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[28\] 0 " "Info: Pin \"TESTPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[27\] 0 " "Info: Pin \"TESTPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[26\] 0 " "Info: Pin \"TESTPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[25\] 0 " "Info: Pin \"TESTPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[24\] 0 " "Info: Pin \"TESTPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[23\] 0 " "Info: Pin \"TESTPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[22\] 0 " "Info: Pin \"TESTPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[21\] 0 " "Info: Pin \"TESTPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[20\] 0 " "Info: Pin \"TESTPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[19\] 0 " "Info: Pin \"TESTPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[18\] 0 " "Info: Pin \"TESTPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[17\] 0 " "Info: Pin \"TESTPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[16\] 0 " "Info: Pin \"TESTPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[15\] 0 " "Info: Pin \"TESTPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[14\] 0 " "Info: Pin \"TESTPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[13\] 0 " "Info: Pin \"TESTPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[12\] 0 " "Info: Pin \"TESTPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[11\] 0 " "Info: Pin \"TESTPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[10\] 0 " "Info: Pin \"TESTPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[9\] 0 " "Info: Pin \"TESTPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[8\] 0 " "Info: Pin \"TESTPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[7\] 0 " "Info: Pin \"TESTPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[6\] 0 " "Info: Pin \"TESTPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[5\] 0 " "Info: Pin \"TESTPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[4\] 0 " "Info: Pin \"TESTPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[3\] 0 " "Info: Pin \"TESTPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[2\] 0 " "Info: Pin \"TESTPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[1\] 0 " "Info: Pin \"TESTPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[0\] 0 " "Info: Pin \"TESTPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[31\] 0 " "Info: Pin \"TESTPCIF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[30\] 0 " "Info: Pin \"TESTPCIF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[29\] 0 " "Info: Pin \"TESTPCIF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[28\] 0 " "Info: Pin \"TESTPCIF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[27\] 0 " "Info: Pin \"TESTPCIF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[26\] 0 " "Info: Pin \"TESTPCIF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[25\] 0 " "Info: Pin \"TESTPCIF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[24\] 0 " "Info: Pin \"TESTPCIF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[23\] 0 " "Info: Pin \"TESTPCIF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[22\] 0 " "Info: Pin \"TESTPCIF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[21\] 0 " "Info: Pin \"TESTPCIF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[20\] 0 " "Info: Pin \"TESTPCIF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[19\] 0 " "Info: Pin \"TESTPCIF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[18\] 0 " "Info: Pin \"TESTPCIF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[17\] 0 " "Info: Pin \"TESTPCIF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[16\] 0 " "Info: Pin \"TESTPCIF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[15\] 0 " "Info: Pin \"TESTPCIF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[14\] 0 " "Info: Pin \"TESTPCIF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[13\] 0 " "Info: Pin \"TESTPCIF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[12\] 0 " "Info: Pin \"TESTPCIF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[11\] 0 " "Info: Pin \"TESTPCIF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[10\] 0 " "Info: Pin \"TESTPCIF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[9\] 0 " "Info: Pin \"TESTPCIF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[8\] 0 " "Info: Pin \"TESTPCIF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[7\] 0 " "Info: Pin \"TESTPCIF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[6\] 0 " "Info: Pin \"TESTPCIF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[5\] 0 " "Info: Pin \"TESTPCIF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[4\] 0 " "Info: Pin \"TESTPCIF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[3\] 0 " "Info: Pin \"TESTPCIF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[2\] 0 " "Info: Pin \"TESTPCIF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[1\] 0 " "Info: Pin \"TESTPCIF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPCIF\[0\] 0 " "Info: Pin \"TESTPCIF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg " "Info: Generated suppressed messages file F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Info: Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:55:57 2009 " "Info: Processing ended: Tue Dec 01 22:55:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:04:11 " "Info: Elapsed time: 00:04:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:41 " "Info: Total CPU time (on all processors): 00:04:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
