/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [7:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [24:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [39:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_4z ? celloutsig_0_7z : celloutsig_0_1z);
  assign celloutsig_0_14z = !(celloutsig_0_8z ? celloutsig_0_8z : celloutsig_0_4z);
  assign celloutsig_0_23z = !(celloutsig_0_5z ? celloutsig_0_13z : celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[132] | ~(in_data[155]);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_0_16z = celloutsig_0_12z | ~(celloutsig_0_0z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { in_data[178], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_11z[4:3], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_31z[5], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[132:129], celloutsig_1_5z } === { celloutsig_1_10z[37:35], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[67:65], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[151:148], celloutsig_1_0z } <= in_data[107:103];
  assign celloutsig_0_8z = { in_data[63:62], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } <= { in_data[13:3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z } <= { in_data[64:63], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[7:2], celloutsig_0_0z, celloutsig_0_0z } <= { in_data[28:22], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_10z[35:9] && { celloutsig_1_1z[12:2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } && { celloutsig_1_1z[7:6], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_6z = { in_data[78:64], celloutsig_0_5z } && { in_data[57:46], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z } && { celloutsig_0_11z[4:0], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_0z = ! in_data[54:47];
  assign celloutsig_0_18z = ! { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_2z = ! { in_data[73], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[152:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[144:131], in_data[96] };
  assign celloutsig_1_19z = { in_data[107:102], celloutsig_1_7z } % { 1'h1, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_3z, _02_, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z } % { 1'h1, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z[3:1], in_data[0] };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z } % { 1'h1, celloutsig_0_19z[19:7] };
  assign celloutsig_0_31z = { celloutsig_0_17z[3:1], celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_16z } % { 1'h1, celloutsig_0_20z[12:9], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_7z = in_data[77:76] !== { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[18:15], celloutsig_0_1z } !== { in_data[56:54], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[33:29] };
  assign celloutsig_1_4z = | { in_data[156:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = | { in_data[138:134], celloutsig_1_0z };
  assign celloutsig_0_12z = | in_data[81:74];
  assign celloutsig_0_26z = | { celloutsig_0_19z[5:4], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_35z = celloutsig_0_10z & celloutsig_0_19z[19];
  assign celloutsig_1_3z = in_data[99] & celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_7z & celloutsig_1_0z;
  assign celloutsig_0_13z = celloutsig_0_9z & celloutsig_0_7z;
  assign celloutsig_0_22z = celloutsig_0_5z & celloutsig_0_10z;
  assign celloutsig_0_34z = { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_22z } >> { celloutsig_0_19z[23], _00_ };
  assign celloutsig_1_10z = { celloutsig_1_9z[4:0], celloutsig_1_1z, celloutsig_1_2z, _01_, celloutsig_1_4z, celloutsig_1_3z, _01_ } >> in_data[138:99];
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } >> { in_data[52:49], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_9z = { _01_[7:4], celloutsig_1_0z, celloutsig_1_3z } >> { celloutsig_1_1z[15:11], celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[81:79], celloutsig_0_3z } >> { _02_[6], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[128], out_data[102:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
