
/* DO NOT EDIT - Generated automatically by build.py */

static struct single_row_lut CARMEL_Default_3000_fcc_temp = {
	.x		= {-20, -10, 0, 25, 40, 60},
	.y		= {2993, 3004, 3019, 3055, 3038, 3024},
	.cols	= 6
};

static struct single_row_lut CARMEL_Default_3000_fcc_sf = {
	.x		= {0, 100, 200, 300, 400, 500},
	.y		= {100, 96, 94, 92, 90, 88},
	.cols	= 6
};

static struct sf_lut CARMEL_Default_3000_pc_sf = {
	.rows = 1,
	.cols = 1,
	.row_entries = {0},
	.percent = {100},
	.sf = {
		{100}
	}
};


static struct sf_lut CARMEL_Default_3000_rbatt_sf = {
	.rows = 28,
	.cols = 6,
	.row_entries = {-20, -10, 0, 25, 40, 60},
	.percent = {100, 95, 90, 85, 80, 75, 70, 65, 60, 55, 50, 45, 40, 35, 30, 25, 20, 15, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1},
	.sf = {
		{1253, 613, 322, 146, 116, 109},
		{1253, 613, 322, 146, 116, 109},
		{1276, 639, 337, 153, 118, 110},
		{1264, 644, 358, 159, 122, 111},
		{1294, 664, 372, 167, 125, 113},
		{1259, 654, 389, 176, 129, 116},
		{1268, 616, 382, 189, 137, 118},
		{1285, 622, 349, 199, 145, 126},
		{1315, 628, 340, 178, 146, 128},
		{1338, 648, 337, 157, 123, 113},
		{1356, 669, 348, 154, 120, 112},
		{1373, 692, 363, 159, 121, 112},
		{1441, 717, 376, 164, 125, 115},
		{1520, 752, 392, 168, 130, 118},
		{1631, 794, 407, 168, 130, 117},
		{1790, 842, 432, 165, 124, 114},
		{2030, 914, 456, 163, 124, 115},
		{2436, 1031, 493, 163, 124, 115},
		{3182, 1357, 540, 162, 127, 118},
		{3470, 1351, 525, 162, 126, 117},
		{3903, 1430, 537, 163, 125, 119},
		{4477, 1562, 565, 169, 126, 120},
		{5355, 1829, 614, 171, 126, 117},
		{6535, 2153, 677, 172, 127, 117},
		{8562, 2564, 756, 172, 128, 119},
		{12436, 3355, 892, 177, 131, 120},
		{25865, 5174, 1203, 188, 136, 123},
		{53957, 10792, 1915, 210, 149, 128},
	}
};

static struct pc_temp_ocv_lut CARMEL_Default_3000_pc_temp_ocv = {
	.rows = 29,
	.cols = 6,
	.temp = {-20, -10, 0, 25, 40, 60},
	.percent = {100, 95, 90, 85, 80, 75, 70, 65, 60, 55, 50, 45, 40, 35, 30, 25, 20, 15, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0},
	.ocv = {
		{4336, 4333, 4330, 4325, 4318, 4311},
		{4250, 4259, 4262, 4263, 4257, 4252},
		{4184, 4199, 4204, 4207, 4201, 4197},
		{4119, 4140, 4150, 4153, 4148, 4144},
		{4070, 4089, 4097, 4101, 4097, 4094},
		{4007, 4035, 4048, 4053, 4049, 4047},
		{3955, 3976, 3997, 4007, 4006, 4003},
		{3911, 3932, 3944, 3963, 3964, 3963},
		{3875, 3892, 3902, 3915, 3920, 3919},
		{3841, 3859, 3866, 3874, 3876, 3875},
		{3808, 3830, 3837, 3845, 3846, 3846},
		{3778, 3805, 3814, 3822, 3823, 3823},
		{3758, 3785, 3793, 3803, 3804, 3803},
		{3739, 3770, 3777, 3785, 3788, 3786},
		{3721, 3756, 3764, 3768, 3769, 3763},
		{3703, 3738, 3749, 3749, 3744, 3733},
		{3685, 3714, 3727, 3726, 3721, 3710},
		{3666, 3678, 3693, 3697, 3693, 3683},
		{3641, 3648, 3658, 3671, 3667, 3657},
		{3634, 3642, 3654, 3667, 3663, 3654},
		{3623, 3634, 3649, 3662, 3659, 3650},
		{3608, 3623, 3641, 3655, 3652, 3643},
		{3593, 3612, 3631, 3643, 3638, 3628},
		{3571, 3594, 3612, 3617, 3610, 3598},
		{3538, 3560, 3576, 3574, 3567, 3555},
		{3493, 3507, 3521, 3520, 3512, 3502},
		{3424, 3434, 3449, 3449, 3442, 3433},
		{3325, 3340, 3352, 3351, 3345, 3340},
		{3200, 3200, 3200, 3200, 3200, 3200},
	}
};

struct hisi_smartstar_coul_battery_data CARMEL_Default_3000_battery_data = {
	.id_voltage_min = 0,
	.id_voltage_max = 0,
	.fcc = 3000,
	.fcc_temp_lut  = &CARMEL_Default_3000_fcc_temp,
	.fcc_sf_lut = &CARMEL_Default_3000_fcc_sf,
	.pc_temp_ocv_lut = &CARMEL_Default_3000_pc_temp_ocv,
	.pc_sf_lut = &CARMEL_Default_3000_pc_sf,
	.rbatt_sf_lut = &CARMEL_Default_3000_rbatt_sf,
	.default_rbatt_mohm = 100,
	.max_currentmA = 1000,
    .max_voltagemV = 4352,
    .max_cin_currentmA = 1000,
    .terminal_currentmA = 150,
    .charge_in_temp_5 = 3,
    .charge_in_temp_10 = 3,
    .batt_brand = "default",
};
