
light.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005150  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800525c  0800525c  0001525c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800531c  0800531c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800531c  0800531c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800531c  0800531c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800531c  0800531c  0001531c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005320  08005320  00015320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005324  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  20000070  08005394  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  08005394  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d072  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002004  00000000  00000000  0002d10b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd8  00000000  00000000  0002f110  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cd0  00000000  00000000  0002fee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015441  00000000  00000000  00030bb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a02b  00000000  00000000  00045ff9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077e01  00000000  00000000  00050024  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c7e25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ca0  00000000  00000000  000c7ea0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08005244 	.word	0x08005244

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08005244 	.word	0x08005244

0800014c <setLevLED>:
	TIM3->CCR3 = floor(g*nmbda_h*nmbda_g);
	TIM3->CCR4 = floor(b*nmbda_h*nmbda_b);
}

// 按照预定状态控制LED
void setLevLED(uint8_t lev){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	uint8_t r=0,g=0,b=0;
 8000156:	2300      	movs	r3, #0
 8000158:	73fb      	strb	r3, [r7, #15]
 800015a:	2300      	movs	r3, #0
 800015c:	73bb      	strb	r3, [r7, #14]
 800015e:	2300      	movs	r3, #0
 8000160:	737b      	strb	r3, [r7, #13]
	switch(lev){
 8000162:	79fb      	ldrb	r3, [r7, #7]
 8000164:	2b01      	cmp	r3, #1
 8000166:	d00a      	beq.n	800017e <setLevLED+0x32>
 8000168:	2b02      	cmp	r3, #2
 800016a:	d00f      	beq.n	800018c <setLevLED+0x40>
 800016c:	2b00      	cmp	r3, #0
 800016e:	d114      	bne.n	800019a <setLevLED+0x4e>
		case 0: r=55, g=10, b=10;break;
 8000170:	2337      	movs	r3, #55	; 0x37
 8000172:	73fb      	strb	r3, [r7, #15]
 8000174:	230a      	movs	r3, #10
 8000176:	73bb      	strb	r3, [r7, #14]
 8000178:	230a      	movs	r3, #10
 800017a:	737b      	strb	r3, [r7, #13]
 800017c:	e013      	b.n	80001a6 <setLevLED+0x5a>
		case 1: r=10, g=50, b=10;break;
 800017e:	230a      	movs	r3, #10
 8000180:	73fb      	strb	r3, [r7, #15]
 8000182:	2332      	movs	r3, #50	; 0x32
 8000184:	73bb      	strb	r3, [r7, #14]
 8000186:	230a      	movs	r3, #10
 8000188:	737b      	strb	r3, [r7, #13]
 800018a:	e00c      	b.n	80001a6 <setLevLED+0x5a>
		case 2: r=10, g=10, b=60;break;
 800018c:	230a      	movs	r3, #10
 800018e:	73fb      	strb	r3, [r7, #15]
 8000190:	230a      	movs	r3, #10
 8000192:	73bb      	strb	r3, [r7, #14]
 8000194:	233c      	movs	r3, #60	; 0x3c
 8000196:	737b      	strb	r3, [r7, #13]
 8000198:	e005      	b.n	80001a6 <setLevLED+0x5a>
		default: r=55, g=10, b=10;
 800019a:	2337      	movs	r3, #55	; 0x37
 800019c:	73fb      	strb	r3, [r7, #15]
 800019e:	230a      	movs	r3, #10
 80001a0:	73bb      	strb	r3, [r7, #14]
 80001a2:	230a      	movs	r3, #10
 80001a4:	737b      	strb	r3, [r7, #13]
	}
	TIM3->CCR2 = r;
 80001a6:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <setLevLED+0x78>)
 80001a8:	7bfb      	ldrb	r3, [r7, #15]
 80001aa:	6393      	str	r3, [r2, #56]	; 0x38
	TIM3->CCR3 = g;
 80001ac:	4a05      	ldr	r2, [pc, #20]	; (80001c4 <setLevLED+0x78>)
 80001ae:	7bbb      	ldrb	r3, [r7, #14]
 80001b0:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM3->CCR4 = b;
 80001b2:	4a04      	ldr	r2, [pc, #16]	; (80001c4 <setLevLED+0x78>)
 80001b4:	7b7b      	ldrb	r3, [r7, #13]
 80001b6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80001b8:	bf00      	nop
 80001ba:	3714      	adds	r7, #20
 80001bc:	46bd      	mov	sp, r7
 80001be:	bc80      	pop	{r7}
 80001c0:	4770      	bx	lr
 80001c2:	bf00      	nop
 80001c4:	40000400 	.word	0x40000400

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b5b0      	push	{r4, r5, r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 ffa7 	bl	8001120 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f8c3 	bl	800035c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 fa89 	bl	80006ec <MX_GPIO_Init>
  MX_DMA_Init();
 80001da:	f000 fa49 	bl	8000670 <MX_DMA_Init>
  MX_ADC1_Init();
 80001de:	f000 f919 	bl	8000414 <MX_ADC1_Init>
  MX_TIM3_Init();
 80001e2:	f000 f965 	bl	80004b0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80001e6:	f000 f9ef 	bl	80005c8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80001ea:	f000 fa17 	bl	800061c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  sendToLogByDMA("device init success!\n");
 80001ee:	4a4f      	ldr	r2, [pc, #316]	; (800032c <main+0x164>)
 80001f0:	4b4f      	ldr	r3, [pc, #316]	; (8000330 <main+0x168>)
 80001f2:	4615      	mov	r5, r2
 80001f4:	461c      	mov	r4, r3
 80001f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001f8:	6028      	str	r0, [r5, #0]
 80001fa:	6069      	str	r1, [r5, #4]
 80001fc:	60aa      	str	r2, [r5, #8]
 80001fe:	60eb      	str	r3, [r5, #12]
 8000200:	6820      	ldr	r0, [r4, #0]
 8000202:	6128      	str	r0, [r5, #16]
 8000204:	88a3      	ldrh	r3, [r4, #4]
 8000206:	82ab      	strh	r3, [r5, #20]
 8000208:	2315      	movs	r3, #21
 800020a:	b29b      	uxth	r3, r3
 800020c:	461a      	mov	r2, r3
 800020e:	4947      	ldr	r1, [pc, #284]	; (800032c <main+0x164>)
 8000210:	4848      	ldr	r0, [pc, #288]	; (8000334 <main+0x16c>)
 8000212:	f003 fef5 	bl	8004000 <HAL_UART_Transmit_DMA>
  HAL_Delay(20);
 8000216:	2014      	movs	r0, #20
 8000218:	f000 ffe4 	bl	80011e4 <HAL_Delay>
  // 开启时钟
  if(HAL_OK != HAL_TIM_Base_Start_IT(&htim3))
 800021c:	4846      	ldr	r0, [pc, #280]	; (8000338 <main+0x170>)
 800021e:	f003 f874 	bl	800330a <HAL_TIM_Base_Start_IT>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <main+0x64>
	  Error_Handler();
 8000228:	f000 fc0c 	bl	8000a44 <Error_Handler>

  // 开启全彩LED的PWM引脚
  TIM3->CCR2 = 60;
 800022c:	4b43      	ldr	r3, [pc, #268]	; (800033c <main+0x174>)
 800022e:	223c      	movs	r2, #60	; 0x3c
 8000230:	639a      	str	r2, [r3, #56]	; 0x38
  TIM3->CCR3 = 40;
 8000232:	4b42      	ldr	r3, [pc, #264]	; (800033c <main+0x174>)
 8000234:	2228      	movs	r2, #40	; 0x28
 8000236:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM3->CCR4 = 30;
 8000238:	4b40      	ldr	r3, [pc, #256]	; (800033c <main+0x174>)
 800023a:	221e      	movs	r2, #30
 800023c:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800023e:	2104      	movs	r1, #4
 8000240:	483d      	ldr	r0, [pc, #244]	; (8000338 <main+0x170>)
 8000242:	f003 f8b9 	bl	80033b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000246:	2108      	movs	r1, #8
 8000248:	483b      	ldr	r0, [pc, #236]	; (8000338 <main+0x170>)
 800024a:	f003 f8b5 	bl	80033b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800024e:	210c      	movs	r1, #12
 8000250:	4839      	ldr	r0, [pc, #228]	; (8000338 <main+0x170>)
 8000252:	f003 f8b1 	bl	80033b8 <HAL_TIM_PWM_Start>
  HAL_Delay(2000);
 8000256:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800025a:	f000 ffc3 	bl	80011e4 <HAL_Delay>
  TIM3->CCR2 = 30;
 800025e:	4b37      	ldr	r3, [pc, #220]	; (800033c <main+0x174>)
 8000260:	221e      	movs	r2, #30
 8000262:	639a      	str	r2, [r3, #56]	; 0x38
  TIM3->CCR3 = 40;
 8000264:	4b35      	ldr	r3, [pc, #212]	; (800033c <main+0x174>)
 8000266:	2228      	movs	r2, #40	; 0x28
 8000268:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM3->CCR4 = 50;
 800026a:	4b34      	ldr	r3, [pc, #208]	; (800033c <main+0x174>)
 800026c:	2232      	movs	r2, #50	; 0x32
 800026e:	641a      	str	r2, [r3, #64]	; 0x40
  // 串口1使用DMA方式循环接收数据
  HAL_UART_Receive_DMA(&huart1,\
 8000270:	2205      	movs	r2, #5
 8000272:	4933      	ldr	r1, [pc, #204]	; (8000340 <main+0x178>)
 8000274:	4833      	ldr	r0, [pc, #204]	; (8000344 <main+0x17c>)
 8000276:	f003 ff2f 	bl	80040d8 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // ZigBee接收到指令
	  if(is_ZB_rec == 1){
 800027a:	4b33      	ldr	r3, [pc, #204]	; (8000348 <main+0x180>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	2b01      	cmp	r3, #1
 8000280:	d141      	bne.n	8000306 <main+0x13e>
		  // TODO: 将指令复制到cache

		  is_ZB_rec = 0;
 8000282:	4b31      	ldr	r3, [pc, #196]	; (8000348 <main+0x180>)
 8000284:	2200      	movs	r2, #0
 8000286:	701a      	strb	r2, [r3, #0]
		  // TODO: 解析指令
		  if(ZB_rec_buf[4] == 'a'){
 8000288:	4b2d      	ldr	r3, [pc, #180]	; (8000340 <main+0x178>)
 800028a:	791b      	ldrb	r3, [r3, #4]
 800028c:	2b61      	cmp	r3, #97	; 0x61
 800028e:	d105      	bne.n	800029c <main+0xd4>
			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000294:	482d      	ldr	r0, [pc, #180]	; (800034c <main+0x184>)
 8000296:	f002 fa4f 	bl	8002738 <HAL_GPIO_TogglePin>
 800029a:	e016      	b.n	80002ca <main+0x102>
		  }else if(ZB_rec_buf[4] == 'b'){
 800029c:	4b28      	ldr	r3, [pc, #160]	; (8000340 <main+0x178>)
 800029e:	791b      	ldrb	r3, [r3, #4]
 80002a0:	2b62      	cmp	r3, #98	; 0x62
 80002a2:	d103      	bne.n	80002ac <main+0xe4>
			  setLevLED(0);
 80002a4:	2000      	movs	r0, #0
 80002a6:	f7ff ff51 	bl	800014c <setLevLED>
 80002aa:	e00e      	b.n	80002ca <main+0x102>
		  }else if(ZB_rec_buf[4] == 'c'){
 80002ac:	4b24      	ldr	r3, [pc, #144]	; (8000340 <main+0x178>)
 80002ae:	791b      	ldrb	r3, [r3, #4]
 80002b0:	2b63      	cmp	r3, #99	; 0x63
 80002b2:	d103      	bne.n	80002bc <main+0xf4>
			  setLevLED(1);
 80002b4:	2001      	movs	r0, #1
 80002b6:	f7ff ff49 	bl	800014c <setLevLED>
 80002ba:	e006      	b.n	80002ca <main+0x102>
		  }else if(ZB_rec_buf[4] == 'd'){
 80002bc:	4b20      	ldr	r3, [pc, #128]	; (8000340 <main+0x178>)
 80002be:	791b      	ldrb	r3, [r3, #4]
 80002c0:	2b64      	cmp	r3, #100	; 0x64
 80002c2:	d102      	bne.n	80002ca <main+0x102>
			  setLevLED(2);
 80002c4:	2002      	movs	r0, #2
 80002c6:	f7ff ff41 	bl	800014c <setLevLED>
		  }
		  // TODO: 处理指令
		  sendToLogByDMA("zb get data! %c, %c, %c, %c, %c\n", ZB_rec_buf[0], ZB_rec_buf[1], ZB_rec_buf[2], ZB_rec_buf[3], ZB_rec_buf[4]);
 80002ca:	4b1d      	ldr	r3, [pc, #116]	; (8000340 <main+0x178>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	4618      	mov	r0, r3
 80002d0:	4b1b      	ldr	r3, [pc, #108]	; (8000340 <main+0x178>)
 80002d2:	785b      	ldrb	r3, [r3, #1]
 80002d4:	461c      	mov	r4, r3
 80002d6:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <main+0x178>)
 80002d8:	789b      	ldrb	r3, [r3, #2]
 80002da:	461a      	mov	r2, r3
 80002dc:	4b18      	ldr	r3, [pc, #96]	; (8000340 <main+0x178>)
 80002de:	78db      	ldrb	r3, [r3, #3]
 80002e0:	4619      	mov	r1, r3
 80002e2:	4b17      	ldr	r3, [pc, #92]	; (8000340 <main+0x178>)
 80002e4:	791b      	ldrb	r3, [r3, #4]
 80002e6:	9302      	str	r3, [sp, #8]
 80002e8:	9101      	str	r1, [sp, #4]
 80002ea:	9200      	str	r2, [sp, #0]
 80002ec:	4623      	mov	r3, r4
 80002ee:	4602      	mov	r2, r0
 80002f0:	4917      	ldr	r1, [pc, #92]	; (8000350 <main+0x188>)
 80002f2:	480e      	ldr	r0, [pc, #56]	; (800032c <main+0x164>)
 80002f4:	f004 fb94 	bl	8004a20 <siprintf>
 80002f8:	4603      	mov	r3, r0
 80002fa:	b29b      	uxth	r3, r3
 80002fc:	461a      	mov	r2, r3
 80002fe:	490b      	ldr	r1, [pc, #44]	; (800032c <main+0x164>)
 8000300:	480c      	ldr	r0, [pc, #48]	; (8000334 <main+0x16c>)
 8000302:	f003 fe7d 	bl	8004000 <HAL_UART_Transmit_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	//sendToLogByDMA("v1: %d, v2: %d, v3: %d; v: %d, l: %d\n", voice_t[0], voice_t[1], voice_t[2], voice_current, light_current);
	sendToZBByDMA("abcde");
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <main+0x18c>)
 8000308:	4a13      	ldr	r2, [pc, #76]	; (8000358 <main+0x190>)
 800030a:	6810      	ldr	r0, [r2, #0]
 800030c:	6018      	str	r0, [r3, #0]
 800030e:	8892      	ldrh	r2, [r2, #4]
 8000310:	809a      	strh	r2, [r3, #4]
 8000312:	2305      	movs	r3, #5
 8000314:	b29b      	uxth	r3, r3
 8000316:	461a      	mov	r2, r3
 8000318:	490e      	ldr	r1, [pc, #56]	; (8000354 <main+0x18c>)
 800031a:	480a      	ldr	r0, [pc, #40]	; (8000344 <main+0x17c>)
 800031c:	f003 fe70 	bl	8004000 <HAL_UART_Transmit_DMA>
	HAL_Delay(3000);
 8000320:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000324:	f000 ff5e 	bl	80011e4 <HAL_Delay>
	  if(is_ZB_rec == 1){
 8000328:	e7a7      	b.n	800027a <main+0xb2>
 800032a:	bf00      	nop
 800032c:	200003bc 	.word	0x200003bc
 8000330:	0800525c 	.word	0x0800525c
 8000334:	200001b4 	.word	0x200001b4
 8000338:	20000238 	.word	0x20000238
 800033c:	40000400 	.word	0x40000400
 8000340:	2000043c 	.word	0x2000043c
 8000344:	20000330 	.word	0x20000330
 8000348:	2000008c 	.word	0x2000008c
 800034c:	40010c00 	.word	0x40010c00
 8000350:	08005274 	.word	0x08005274
 8000354:	20000444 	.word	0x20000444
 8000358:	08005298 	.word	0x08005298

0800035c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b094      	sub	sp, #80	; 0x50
 8000360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000366:	2228      	movs	r2, #40	; 0x28
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f004 fb50 	bl	8004a10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000370:	f107 0314 	add.w	r3, r7, #20
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
 800037e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800038c:	2301      	movs	r3, #1
 800038e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000390:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000394:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039a:	2301      	movs	r3, #1
 800039c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800039e:	2302      	movs	r3, #2
 80003a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 80003a8:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 80003ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003b2:	4618      	mov	r0, r3
 80003b4:	f002 f9f0 	bl	8002798 <HAL_RCC_OscConfig>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003be:	f000 fb41 	bl	8000a44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c2:	230f      	movs	r3, #15
 80003c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c6:	2302      	movs	r3, #2
 80003c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d4:	2300      	movs	r3, #0
 80003d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003d8:	f107 0314 	add.w	r3, r7, #20
 80003dc:	2102      	movs	r1, #2
 80003de:	4618      	mov	r0, r3
 80003e0:	f002 fc5a 	bl	8002c98 <HAL_RCC_ClockConfig>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003ea:	f000 fb2b 	bl	8000a44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80003ee:	2302      	movs	r3, #2
 80003f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80003f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80003f6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	4618      	mov	r0, r3
 80003fc:	f002 fde8 	bl	8002fd0 <HAL_RCCEx_PeriphCLKConfig>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000406:	f000 fb1d 	bl	8000a44 <Error_Handler>
  }
}
 800040a:	bf00      	nop
 800040c:	3750      	adds	r7, #80	; 0x50
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
	...

08000414 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
 8000420:	605a      	str	r2, [r3, #4]
 8000422:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000424:	4b20      	ldr	r3, [pc, #128]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000426:	4a21      	ldr	r2, [pc, #132]	; (80004ac <MX_ADC1_Init+0x98>)
 8000428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800042a:	4b1f      	ldr	r3, [pc, #124]	; (80004a8 <MX_ADC1_Init+0x94>)
 800042c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000430:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000432:	4b1d      	ldr	r3, [pc, #116]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000434:	2200      	movs	r2, #0
 8000436:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000438:	4b1b      	ldr	r3, [pc, #108]	; (80004a8 <MX_ADC1_Init+0x94>)
 800043a:	2200      	movs	r2, #0
 800043c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800043e:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000440:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000444:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000446:	4b18      	ldr	r3, [pc, #96]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000448:	2200      	movs	r2, #0
 800044a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800044c:	4b16      	ldr	r3, [pc, #88]	; (80004a8 <MX_ADC1_Init+0x94>)
 800044e:	2202      	movs	r2, #2
 8000450:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000452:	4815      	ldr	r0, [pc, #84]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000454:	f000 fee8 	bl	8001228 <HAL_ADC_Init>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800045e:	f000 faf1 	bl	8000a44 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000462:	2301      	movs	r3, #1
 8000464:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000466:	2301      	movs	r3, #1
 8000468:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800046a:	2306      	movs	r3, #6
 800046c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	4619      	mov	r1, r3
 8000472:	480d      	ldr	r0, [pc, #52]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000474:	f001 f9b2 	bl	80017dc <HAL_ADC_ConfigChannel>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800047e:	f000 fae1 	bl	8000a44 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000482:	2302      	movs	r3, #2
 8000484:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000486:	2302      	movs	r3, #2
 8000488:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	4619      	mov	r1, r3
 800048e:	4806      	ldr	r0, [pc, #24]	; (80004a8 <MX_ADC1_Init+0x94>)
 8000490:	f001 f9a4 	bl	80017dc <HAL_ADC_ConfigChannel>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800049a:	f000 fad3 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800049e:	bf00      	nop
 80004a0:	3710      	adds	r7, #16
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	200002bc 	.word	0x200002bc
 80004ac:	40012400 	.word	0x40012400

080004b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b08e      	sub	sp, #56	; 0x38
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004ba:	2200      	movs	r2, #0
 80004bc:	601a      	str	r2, [r3, #0]
 80004be:	605a      	str	r2, [r3, #4]
 80004c0:	609a      	str	r2, [r3, #8]
 80004c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004c4:	f107 0320 	add.w	r3, r7, #32
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
 80004d6:	609a      	str	r2, [r3, #8]
 80004d8:	60da      	str	r2, [r3, #12]
 80004da:	611a      	str	r2, [r3, #16]
 80004dc:	615a      	str	r2, [r3, #20]
 80004de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004e0:	4b37      	ldr	r3, [pc, #220]	; (80005c0 <MX_TIM3_Init+0x110>)
 80004e2:	4a38      	ldr	r2, [pc, #224]	; (80005c4 <MX_TIM3_Init+0x114>)
 80004e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 28-1;
 80004e6:	4b36      	ldr	r3, [pc, #216]	; (80005c0 <MX_TIM3_Init+0x110>)
 80004e8:	221b      	movs	r2, #27
 80004ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ec:	4b34      	ldr	r3, [pc, #208]	; (80005c0 <MX_TIM3_Init+0x110>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80004f2:	4b33      	ldr	r3, [pc, #204]	; (80005c0 <MX_TIM3_Init+0x110>)
 80004f4:	2263      	movs	r2, #99	; 0x63
 80004f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004f8:	4b31      	ldr	r3, [pc, #196]	; (80005c0 <MX_TIM3_Init+0x110>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004fe:	4b30      	ldr	r3, [pc, #192]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000500:	2200      	movs	r2, #0
 8000502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000504:	482e      	ldr	r0, [pc, #184]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000506:	f002 fed5 	bl	80032b4 <HAL_TIM_Base_Init>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000510:	f000 fa98 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000514:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000518:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800051a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800051e:	4619      	mov	r1, r3
 8000520:	4827      	ldr	r0, [pc, #156]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000522:	f003 f949 	bl	80037b8 <HAL_TIM_ConfigClockSource>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800052c:	f000 fa8a 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000530:	4823      	ldr	r0, [pc, #140]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000532:	f002 ff0d 	bl	8003350 <HAL_TIM_PWM_Init>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800053c:	f000 fa82 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000540:	2300      	movs	r3, #0
 8000542:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000544:	2300      	movs	r3, #0
 8000546:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000548:	f107 0320 	add.w	r3, r7, #32
 800054c:	4619      	mov	r1, r3
 800054e:	481c      	ldr	r0, [pc, #112]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000550:	f003 fcb2 	bl	8003eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800055a:	f000 fa73 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800055e:	2360      	movs	r3, #96	; 0x60
 8000560:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000566:	2300      	movs	r3, #0
 8000568:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2204      	movs	r2, #4
 8000572:	4619      	mov	r1, r3
 8000574:	4812      	ldr	r0, [pc, #72]	; (80005c0 <MX_TIM3_Init+0x110>)
 8000576:	f003 f859 	bl	800362c <HAL_TIM_PWM_ConfigChannel>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000580:	f000 fa60 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	2208      	movs	r2, #8
 8000588:	4619      	mov	r1, r3
 800058a:	480d      	ldr	r0, [pc, #52]	; (80005c0 <MX_TIM3_Init+0x110>)
 800058c:	f003 f84e 	bl	800362c <HAL_TIM_PWM_ConfigChannel>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8000596:	f000 fa55 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	220c      	movs	r2, #12
 800059e:	4619      	mov	r1, r3
 80005a0:	4807      	ldr	r0, [pc, #28]	; (80005c0 <MX_TIM3_Init+0x110>)
 80005a2:	f003 f843 	bl	800362c <HAL_TIM_PWM_ConfigChannel>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 80005ac:	f000 fa4a 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <MX_TIM3_Init+0x110>)
 80005b2:	f000 fb15 	bl	8000be0 <HAL_TIM_MspPostInit>

}
 80005b6:	bf00      	nop
 80005b8:	3738      	adds	r7, #56	; 0x38
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000238 	.word	0x20000238
 80005c4:	40000400 	.word	0x40000400

080005c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005cc:	4b11      	ldr	r3, [pc, #68]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005ce:	4a12      	ldr	r2, [pc, #72]	; (8000618 <MX_USART1_UART_Init+0x50>)
 80005d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005d2:	4b10      	ldr	r3, [pc, #64]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005da:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005e6:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005ec:	4b09      	ldr	r3, [pc, #36]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005ee:	220c      	movs	r2, #12
 80005f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005fe:	4805      	ldr	r0, [pc, #20]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 8000600:	f003 fcb0 	bl	8003f64 <HAL_UART_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800060a:	f000 fa1b 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000330 	.word	0x20000330
 8000618:	40013800 	.word	0x40013800

0800061c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000620:	4b11      	ldr	r3, [pc, #68]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000622:	4a12      	ldr	r2, [pc, #72]	; (800066c <MX_USART3_UART_Init+0x50>)
 8000624:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000626:	4b10      	ldr	r3, [pc, #64]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000628:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800062c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800062e:	4b0e      	ldr	r3, [pc, #56]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000634:	4b0c      	ldr	r3, [pc, #48]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000636:	2200      	movs	r2, #0
 8000638:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800063a:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000640:	4b09      	ldr	r3, [pc, #36]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000642:	220c      	movs	r2, #12
 8000644:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000646:	4b08      	ldr	r3, [pc, #32]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800064c:	4b06      	ldr	r3, [pc, #24]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000652:	4805      	ldr	r0, [pc, #20]	; (8000668 <MX_USART3_UART_Init+0x4c>)
 8000654:	f003 fc86 	bl	8003f64 <HAL_UART_Init>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800065e:	f000 f9f1 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	200001b4 	.word	0x200001b4
 800066c:	40004800 	.word	0x40004800

08000670 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <MX_DMA_Init+0x78>)
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <MX_DMA_Init+0x78>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6153      	str	r3, [r2, #20]
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <MX_DMA_Init+0x78>)
 8000684:	695b      	ldr	r3, [r3, #20]
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800068e:	2200      	movs	r2, #0
 8000690:	2100      	movs	r1, #0
 8000692:	200b      	movs	r0, #11
 8000694:	f001 fc09 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000698:	200b      	movs	r0, #11
 800069a:	f001 fc22 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800069e:	2200      	movs	r2, #0
 80006a0:	2100      	movs	r1, #0
 80006a2:	200c      	movs	r0, #12
 80006a4:	f001 fc01 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80006a8:	200c      	movs	r0, #12
 80006aa:	f001 fc1a 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2100      	movs	r1, #0
 80006b2:	200d      	movs	r0, #13
 80006b4:	f001 fbf9 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80006b8:	200d      	movs	r0, #13
 80006ba:	f001 fc12 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2100      	movs	r1, #0
 80006c2:	200e      	movs	r0, #14
 80006c4:	f001 fbf1 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80006c8:	200e      	movs	r0, #14
 80006ca:	f001 fc0a 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	200f      	movs	r0, #15
 80006d4:	f001 fbe9 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80006d8:	200f      	movs	r0, #15
 80006da:	f001 fc02 	bl	8001ee2 <HAL_NVIC_EnableIRQ>

}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000

080006ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b088      	sub	sp, #32
 80006f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f2:	f107 0310 	add.w	r3, r7, #16
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000700:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <MX_GPIO_Init+0xc4>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	4a2a      	ldr	r2, [pc, #168]	; (80007b0 <MX_GPIO_Init+0xc4>)
 8000706:	f043 0320 	orr.w	r3, r3, #32
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <MX_GPIO_Init+0xc4>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	f003 0320 	and.w	r3, r3, #32
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000718:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <MX_GPIO_Init+0xc4>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a24      	ldr	r2, [pc, #144]	; (80007b0 <MX_GPIO_Init+0xc4>)
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b22      	ldr	r3, [pc, #136]	; (80007b0 <MX_GPIO_Init+0xc4>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f003 0304 	and.w	r3, r3, #4
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000730:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <MX_GPIO_Init+0xc4>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a1e      	ldr	r2, [pc, #120]	; (80007b0 <MX_GPIO_Init+0xc4>)
 8000736:	f043 0308 	orr.w	r3, r3, #8
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <MX_GPIO_Init+0xc4>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0308 	and.w	r3, r3, #8
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800074e:	4819      	ldr	r0, [pc, #100]	; (80007b4 <MX_GPIO_Init+0xc8>)
 8000750:	f001 ffda 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2118      	movs	r1, #24
 8000758:	4816      	ldr	r0, [pc, #88]	; (80007b4 <MX_GPIO_Init+0xc8>)
 800075a:	f001 ffd5 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB13 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4;
 800075e:	f242 0318 	movw	r3, #8216	; 0x2018
 8000762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	480f      	ldr	r0, [pc, #60]	; (80007b4 <MX_GPIO_Init+0xc8>)
 8000778:	f001 fe6c 	bl	8002454 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800077c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000782:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <MX_GPIO_Init+0xcc>)
 8000784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078a:	f107 0310 	add.w	r3, r7, #16
 800078e:	4619      	mov	r1, r3
 8000790:	4808      	ldr	r0, [pc, #32]	; (80007b4 <MX_GPIO_Init+0xc8>)
 8000792:	f001 fe5f 	bl	8002454 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2101      	movs	r1, #1
 800079a:	2028      	movs	r0, #40	; 0x28
 800079c:	f001 fb85 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007a0:	2028      	movs	r0, #40	; 0x28
 80007a2:	f001 fb9e 	bl	8001ee2 <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3720      	adds	r7, #32
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40021000 	.word	0x40021000
 80007b4:	40010c00 	.word	0x40010c00
 80007b8:	10110000 	.word	0x10110000

080007bc <sensor_light>:

/* USER CODE BEGIN 4 */

// 光线传感器的值归一化到0-511
uint8_t sensor_light(uint32_t x){
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	return (uint8_t)(x*511/4095);
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	4613      	mov	r3, r2
 80007c8:	025b      	lsls	r3, r3, #9
 80007ca:	1a9a      	subs	r2, r3, r2
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <sensor_light+0x2c>)
 80007ce:	fba3 1302 	umull	r1, r3, r3, r2
 80007d2:	1ad2      	subs	r2, r2, r3
 80007d4:	0852      	lsrs	r2, r2, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	0adb      	lsrs	r3, r3, #11
 80007da:	b2db      	uxtb	r3, r3
}
 80007dc:	4618      	mov	r0, r3
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	00100101 	.word	0x00100101

080007ec <sensor_voice>:

// 声音传感器的值归一化到0-511
uint8_t sensor_voice(uint32_t x){
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
	return (uint8_t)(x*511/2095);
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	4613      	mov	r3, r2
 80007f8:	025b      	lsls	r3, r3, #9
 80007fa:	1a9b      	subs	r3, r3, r2
 80007fc:	4a04      	ldr	r2, [pc, #16]	; (8000810 <sensor_voice+0x24>)
 80007fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000802:	0a9b      	lsrs	r3, r3, #10
 8000804:	b2db      	uxtb	r3, r3
}
 8000806:	4618      	mov	r0, r3
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr
 8000810:	7d20dee3 	.word	0x7d20dee3

08000814 <voice_second_per_max>:

// 返回1/100秒内声音的最大值
uint8_t voice_second_per_max(){
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
	uint8_t vm = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<VOICE_BUF_PER_SIZE; i++){
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	e00e      	b.n	8000842 <voice_second_per_max+0x2e>
		if(voice_s_p[i] > vm){
 8000824:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <voice_second_per_max+0x40>)
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	4413      	add	r3, r2
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	79fa      	ldrb	r2, [r7, #7]
 800082e:	429a      	cmp	r2, r3
 8000830:	d204      	bcs.n	800083c <voice_second_per_max+0x28>
			vm = voice_s_p[i];
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <voice_second_per_max+0x40>)
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	4413      	add	r3, r2
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<VOICE_BUF_PER_SIZE; i++){
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	3301      	adds	r3, #1
 8000840:	603b      	str	r3, [r7, #0]
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	2b63      	cmp	r3, #99	; 0x63
 8000846:	dded      	ble.n	8000824 <voice_second_per_max+0x10>
		}
	}
	return vm;
 8000848:	79fb      	ldrb	r3, [r7, #7]
}
 800084a:	4618      	mov	r0, r3
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr
 8000854:	200000f4 	.word	0x200000f4

08000858 <voice_second_max>:

// 返回1秒内声音的最大值
uint8_t voice_second_max(){
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
	uint8_t vm = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<VOICE_BUF_SIZE; i++){
 8000862:	2300      	movs	r3, #0
 8000864:	603b      	str	r3, [r7, #0]
 8000866:	e00e      	b.n	8000886 <voice_second_max+0x2e>
		if(voice_s[i] > vm){
 8000868:	4a0b      	ldr	r2, [pc, #44]	; (8000898 <voice_second_max+0x40>)
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	4413      	add	r3, r2
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	79fa      	ldrb	r2, [r7, #7]
 8000872:	429a      	cmp	r2, r3
 8000874:	d204      	bcs.n	8000880 <voice_second_max+0x28>
			vm = voice_s[i];
 8000876:	4a08      	ldr	r2, [pc, #32]	; (8000898 <voice_second_max+0x40>)
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	4413      	add	r3, r2
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	71fb      	strb	r3, [r7, #7]
	for(int i=0; i<VOICE_BUF_SIZE; i++){
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	3301      	adds	r3, #1
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	2b63      	cmp	r3, #99	; 0x63
 800088a:	dded      	ble.n	8000868 <voice_second_max+0x10>
		}
	}
	return vm;
 800088c:	79fb      	ldrb	r3, [r7, #7]
}
 800088e:	4618      	mov	r0, r3
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	20000090 	.word	0x20000090

0800089c <HAL_GPIO_EXTI_Callback>:

// 触摸开关控制灯的亮灭
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_15){
 80008a6:	88fb      	ldrh	r3, [r7, #6]
 80008a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80008ac:	d104      	bne.n	80008b8 <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80008ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b2:	4803      	ldr	r0, [pc, #12]	; (80008c0 <HAL_GPIO_EXTI_Callback+0x24>)
 80008b4:	f001 ff40 	bl	8002738 <HAL_GPIO_TogglePin>
	}
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40010c00 	.word	0x40010c00

080008c4 <HAL_TIM_PeriodElapsedCallback>:

// TIM3定时器中断,100us一次
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	  // 执行ADC自动自校准
	  if(HAL_OK != HAL_ADCEx_Calibration_Start(&hadc1))
 80008cc:	480a      	ldr	r0, [pc, #40]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80008ce:	f001 f96f 	bl	8001bb0 <HAL_ADCEx_Calibration_Start>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <HAL_TIM_PeriodElapsedCallback+0x18>
		  Error_Handler();
 80008d8:	f000 f8b4 	bl	8000a44 <Error_Handler>
	  //开启ADC
	  if(HAL_OK != HAL_ADC_Start_DMA(&hadc1, adc_buf, 2))
 80008dc:	2202      	movs	r2, #2
 80008de:	4907      	ldr	r1, [pc, #28]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80008e0:	4805      	ldr	r0, [pc, #20]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80008e2:	f000 fd79 	bl	80013d8 <HAL_ADC_Start_DMA>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		  Error_Handler();
 80008ec:	f000 f8aa 	bl	8000a44 <Error_Handler>
}
 80008f0:	bf00      	nop
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	200002bc 	.word	0x200002bc
 80008fc:	200003b4 	.word	0x200003b4

08000900 <HAL_ADC_ConvCpltCallback>:

// ADC转换完成后回调函数
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	if(HAL_OK != HAL_ADC_Stop_DMA(&hadc1))
 8000908:	4830      	ldr	r0, [pc, #192]	; (80009cc <HAL_ADC_ConvCpltCallback+0xcc>)
 800090a:	f000 fe43 	bl	8001594 <HAL_ADC_Stop_DMA>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <HAL_ADC_ConvCpltCallback+0x18>
		Error_Handler();
 8000914:	f000 f896 	bl	8000a44 <Error_Handler>
	light_current = sensor_light(adc_buf[0]);
 8000918:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <HAL_ADC_ConvCpltCallback+0xd0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff ff4d 	bl	80007bc <sensor_light>
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	4b2b      	ldr	r3, [pc, #172]	; (80009d4 <HAL_ADC_ConvCpltCallback+0xd4>)
 8000928:	701a      	strb	r2, [r3, #0]
	voice_current = sensor_voice(adc_buf[1]);
 800092a:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <HAL_ADC_ConvCpltCallback+0xd0>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff5c 	bl	80007ec <sensor_voice>
 8000934:	4603      	mov	r3, r0
 8000936:	461a      	mov	r2, r3
 8000938:	4b27      	ldr	r3, [pc, #156]	; (80009d8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800093a:	701a      	strb	r2, [r3, #0]

	// 循环填充声音信号暂存数组
		  if(voice_s_p_idx < VOICE_BUF_PER_SIZE){
 800093c:	4b27      	ldr	r3, [pc, #156]	; (80009dc <HAL_ADC_ConvCpltCallback+0xdc>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b63      	cmp	r3, #99	; 0x63
 8000942:	d80d      	bhi.n	8000960 <HAL_ADC_ConvCpltCallback+0x60>
			  voice_s_p[voice_s_p_idx] = voice_current;
 8000944:	4b25      	ldr	r3, [pc, #148]	; (80009dc <HAL_ADC_ConvCpltCallback+0xdc>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	461a      	mov	r2, r3
 800094a:	4b23      	ldr	r3, [pc, #140]	; (80009d8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800094c:	7819      	ldrb	r1, [r3, #0]
 800094e:	4b24      	ldr	r3, [pc, #144]	; (80009e0 <HAL_ADC_ConvCpltCallback+0xe0>)
 8000950:	5499      	strb	r1, [r3, r2]
			  voice_s_p_idx++;
 8000952:	4b22      	ldr	r3, [pc, #136]	; (80009dc <HAL_ADC_ConvCpltCallback+0xdc>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	3301      	adds	r3, #1
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <HAL_ADC_ConvCpltCallback+0xdc>)
 800095c:	701a      	strb	r2, [r3, #0]
					  voice_t_idx = 0;
					  // sendToLogByDMA("3s!- %d - %d - %d\n", voice_t[0], voice_t[1], voice_t[2]);
				  }
			  }
		  }
}
 800095e:	e030      	b.n	80009c2 <HAL_ADC_ConvCpltCallback+0xc2>
			  voice_s_p_idx = 0;
 8000960:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <HAL_ADC_ConvCpltCallback+0xdc>)
 8000962:	2200      	movs	r2, #0
 8000964:	701a      	strb	r2, [r3, #0]
			  if(voice_s_idx < VOICE_BUF_SIZE){
 8000966:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b63      	cmp	r3, #99	; 0x63
 800096c:	d80f      	bhi.n	800098e <HAL_ADC_ConvCpltCallback+0x8e>
				  voice_s[voice_s_idx] = voice_second_per_max();
 800096e:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	461c      	mov	r4, r3
 8000974:	f7ff ff4e 	bl	8000814 <voice_second_per_max>
 8000978:	4603      	mov	r3, r0
 800097a:	461a      	mov	r2, r3
 800097c:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <HAL_ADC_ConvCpltCallback+0xe8>)
 800097e:	551a      	strb	r2, [r3, r4]
				  voice_s_idx++;
 8000980:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <HAL_ADC_ConvCpltCallback+0xe4>)
 800098a:	701a      	strb	r2, [r3, #0]
}
 800098c:	e019      	b.n	80009c2 <HAL_ADC_ConvCpltCallback+0xc2>
				  voice_s_idx = 0;
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <HAL_ADC_ConvCpltCallback+0xe4>)
 8000990:	2200      	movs	r2, #0
 8000992:	701a      	strb	r2, [r3, #0]
				  if(voice_t_idx < VOICE_STORE_N){
 8000994:	4b15      	ldr	r3, [pc, #84]	; (80009ec <HAL_ADC_ConvCpltCallback+0xec>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b02      	cmp	r3, #2
 800099a:	d80f      	bhi.n	80009bc <HAL_ADC_ConvCpltCallback+0xbc>
					  voice_t[voice_t_idx] = voice_second_max();
 800099c:	4b13      	ldr	r3, [pc, #76]	; (80009ec <HAL_ADC_ConvCpltCallback+0xec>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	461c      	mov	r4, r3
 80009a2:	f7ff ff59 	bl	8000858 <voice_second_max>
 80009a6:	4603      	mov	r3, r0
 80009a8:	461a      	mov	r2, r3
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <HAL_ADC_ConvCpltCallback+0xf0>)
 80009ac:	551a      	strb	r2, [r3, r4]
					  voice_t_idx++;
 80009ae:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <HAL_ADC_ConvCpltCallback+0xec>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	3301      	adds	r3, #1
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <HAL_ADC_ConvCpltCallback+0xec>)
 80009b8:	701a      	strb	r2, [r3, #0]
}
 80009ba:	e002      	b.n	80009c2 <HAL_ADC_ConvCpltCallback+0xc2>
					  voice_t_idx = 0;
 80009bc:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <HAL_ADC_ConvCpltCallback+0xec>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd90      	pop	{r4, r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200002bc 	.word	0x200002bc
 80009d0:	200003b4 	.word	0x200003b4
 80009d4:	20000160 	.word	0x20000160
 80009d8:	20000161 	.word	0x20000161
 80009dc:	20000159 	.word	0x20000159
 80009e0:	200000f4 	.word	0x200000f4
 80009e4:	20000158 	.word	0x20000158
 80009e8:	20000090 	.word	0x20000090
 80009ec:	2000015f 	.word	0x2000015f
 80009f0:	2000015c 	.word	0x2000015c

080009f4 <HAL_UART_RxCpltCallback>:

// 串口1收到数据的回调函数
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	// sendToLogByDMA("usart1 got data!\n");
	// HAL_Delay(20);
	if (huart->Instance == USART1){
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0b      	ldr	r2, [pc, #44]	; (8000a30 <HAL_UART_RxCpltCallback+0x3c>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d10f      	bne.n	8000a26 <HAL_UART_RxCpltCallback+0x32>
		is_ZB_rec = 1;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <HAL_UART_RxCpltCallback+0x40>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
		// sendToLogByDMA("recive data: %c, %c, %c\n", ZB_rec_buf[0], ZB_rec_buf[1], ZB_rec_buf[2]);
		sendToZBByDMA("abzjb");
 8000a0c:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_UART_RxCpltCallback+0x44>)
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <HAL_UART_RxCpltCallback+0x48>)
 8000a10:	6810      	ldr	r0, [r2, #0]
 8000a12:	6018      	str	r0, [r3, #0]
 8000a14:	8892      	ldrh	r2, [r2, #4]
 8000a16:	809a      	strh	r2, [r3, #4]
 8000a18:	2305      	movs	r3, #5
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4906      	ldr	r1, [pc, #24]	; (8000a38 <HAL_UART_RxCpltCallback+0x44>)
 8000a20:	4807      	ldr	r0, [pc, #28]	; (8000a40 <HAL_UART_RxCpltCallback+0x4c>)
 8000a22:	f003 faed 	bl	8004000 <HAL_UART_Transmit_DMA>
	}
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40013800 	.word	0x40013800
 8000a34:	2000008c 	.word	0x2000008c
 8000a38:	20000444 	.word	0x20000444
 8000a3c:	080052a0 	.word	0x080052a0
 8000a40:	20000330 	.word	0x20000330

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <HAL_MspInit+0x5c>)
 8000a58:	699b      	ldr	r3, [r3, #24]
 8000a5a:	4a14      	ldr	r2, [pc, #80]	; (8000aac <HAL_MspInit+0x5c>)
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6193      	str	r3, [r2, #24]
 8000a62:	4b12      	ldr	r3, [pc, #72]	; (8000aac <HAL_MspInit+0x5c>)
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <HAL_MspInit+0x5c>)
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	4a0e      	ldr	r2, [pc, #56]	; (8000aac <HAL_MspInit+0x5c>)
 8000a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a78:	61d3      	str	r3, [r2, #28]
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <HAL_MspInit+0x5c>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a86:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <HAL_MspInit+0x60>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	4a04      	ldr	r2, [pc, #16]	; (8000ab0 <HAL_MspInit+0x60>)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	40010000 	.word	0x40010000

08000ab4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0310 	add.w	r3, r7, #16
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a2c      	ldr	r2, [pc, #176]	; (8000b80 <HAL_ADC_MspInit+0xcc>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d151      	bne.n	8000b78 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ad4:	4b2b      	ldr	r3, [pc, #172]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	4a2a      	ldr	r2, [pc, #168]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ade:	6193      	str	r3, [r2, #24]
 8000ae0:	4b28      	ldr	r3, [pc, #160]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aec:	4b25      	ldr	r3, [pc, #148]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	4a24      	ldr	r2, [pc, #144]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000af2:	f043 0304 	orr.w	r3, r3, #4
 8000af6:	6193      	str	r3, [r2, #24]
 8000af8:	4b22      	ldr	r3, [pc, #136]	; (8000b84 <HAL_ADC_MspInit+0xd0>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f003 0304 	and.w	r3, r3, #4
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000b04:	2306      	movs	r3, #6
 8000b06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b08:	2303      	movs	r3, #3
 8000b0a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	4619      	mov	r1, r3
 8000b12:	481d      	ldr	r0, [pc, #116]	; (8000b88 <HAL_ADC_MspInit+0xd4>)
 8000b14:	f001 fc9e 	bl	8002454 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000b18:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b1a:	4a1d      	ldr	r2, [pc, #116]	; (8000b90 <HAL_ADC_MspInit+0xdc>)
 8000b1c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b24:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b2a:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b2c:	2280      	movs	r2, #128	; 0x80
 8000b2e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b30:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b36:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b3e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b42:	2220      	movs	r2, #32
 8000b44:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b4c:	480f      	ldr	r0, [pc, #60]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b4e:	f001 f9e3 	bl	8001f18 <HAL_DMA_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000b58:	f7ff ff74 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b60:	621a      	str	r2, [r3, #32]
 8000b62:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <HAL_ADC_MspInit+0xd8>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	2012      	movs	r0, #18
 8000b6e:	f001 f99c 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000b72:	2012      	movs	r0, #18
 8000b74:	f001 f9b5 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b78:	bf00      	nop
 8000b7a:	3720      	adds	r7, #32
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40012400 	.word	0x40012400
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40010800 	.word	0x40010800
 8000b8c:	20000370 	.word	0x20000370
 8000b90:	40020008 	.word	0x40020008

08000b94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <HAL_TIM_Base_MspInit+0x44>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d113      	bne.n	8000bce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <HAL_TIM_Base_MspInit+0x48>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	4a0c      	ldr	r2, [pc, #48]	; (8000bdc <HAL_TIM_Base_MspInit+0x48>)
 8000bac:	f043 0302 	orr.w	r3, r3, #2
 8000bb0:	61d3      	str	r3, [r2, #28]
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <HAL_TIM_Base_MspInit+0x48>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	201d      	movs	r0, #29
 8000bc4:	f001 f971 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bc8:	201d      	movs	r0, #29
 8000bca:	f001 f98a 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40000400 	.word	0x40000400
 8000bdc:	40021000 	.word	0x40021000

08000be0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a1b      	ldr	r2, [pc, #108]	; (8000c68 <HAL_TIM_MspPostInit+0x88>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d12f      	bne.n	8000c60 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c00:	4b1a      	ldr	r3, [pc, #104]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a19      	ldr	r2, [pc, #100]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c06:	f043 0304 	orr.w	r3, r3, #4
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b17      	ldr	r3, [pc, #92]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c18:	4b14      	ldr	r3, [pc, #80]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a13      	ldr	r2, [pc, #76]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c1e:	f043 0308 	orr.w	r3, r3, #8
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <HAL_TIM_MspPostInit+0x8c>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f003 0308 	and.w	r3, r3, #8
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4619      	mov	r1, r3
 8000c42:	480b      	ldr	r0, [pc, #44]	; (8000c70 <HAL_TIM_MspPostInit+0x90>)
 8000c44:	f001 fc06 	bl	8002454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c50:	2302      	movs	r3, #2
 8000c52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c54:	f107 0310 	add.w	r3, r7, #16
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <HAL_TIM_MspPostInit+0x94>)
 8000c5c:	f001 fbfa 	bl	8002454 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c60:	bf00      	nop
 8000c62:	3720      	adds	r7, #32
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40000400 	.word	0x40000400
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	40010800 	.word	0x40010800
 8000c74:	40010c00 	.word	0x40010c00

08000c78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	; 0x28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0318 	add.w	r3, r7, #24
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a8d      	ldr	r2, [pc, #564]	; (8000ec8 <HAL_UART_MspInit+0x250>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	f040 8087 	bne.w	8000da8 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c9a:	4b8c      	ldr	r3, [pc, #560]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	4a8b      	ldr	r2, [pc, #556]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000ca0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ca4:	6193      	str	r3, [r2, #24]
 8000ca6:	4b89      	ldr	r3, [pc, #548]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cae:	617b      	str	r3, [r7, #20]
 8000cb0:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	4b86      	ldr	r3, [pc, #536]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	4a85      	ldr	r2, [pc, #532]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	6193      	str	r3, [r2, #24]
 8000cbe:	4b83      	ldr	r3, [pc, #524]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	613b      	str	r3, [r7, #16]
 8000cc8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd8:	f107 0318 	add.w	r3, r7, #24
 8000cdc:	4619      	mov	r1, r3
 8000cde:	487c      	ldr	r0, [pc, #496]	; (8000ed0 <HAL_UART_MspInit+0x258>)
 8000ce0:	f001 fbb8 	bl	8002454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 0318 	add.w	r3, r7, #24
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4875      	ldr	r0, [pc, #468]	; (8000ed0 <HAL_UART_MspInit+0x258>)
 8000cfa:	f001 fbab 	bl	8002454 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000cfe:	4b75      	ldr	r3, [pc, #468]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d00:	4a75      	ldr	r2, [pc, #468]	; (8000ed8 <HAL_UART_MspInit+0x260>)
 8000d02:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d04:	4b73      	ldr	r3, [pc, #460]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d0a:	4b72      	ldr	r3, [pc, #456]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d10:	4b70      	ldr	r3, [pc, #448]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d12:	2280      	movs	r2, #128	; 0x80
 8000d14:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d16:	4b6f      	ldr	r3, [pc, #444]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d1c:	4b6d      	ldr	r3, [pc, #436]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000d22:	4b6c      	ldr	r3, [pc, #432]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d24:	2220      	movs	r2, #32
 8000d26:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d28:	4b6a      	ldr	r3, [pc, #424]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d2e:	4869      	ldr	r0, [pc, #420]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d30:	f001 f8f2 	bl	8001f18 <HAL_DMA_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8000d3a:	f7ff fe83 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a64      	ldr	r2, [pc, #400]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d42:	635a      	str	r2, [r3, #52]	; 0x34
 8000d44:	4a63      	ldr	r2, [pc, #396]	; (8000ed4 <HAL_UART_MspInit+0x25c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000d4a:	4b64      	ldr	r3, [pc, #400]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d4c:	4a64      	ldr	r2, [pc, #400]	; (8000ee0 <HAL_UART_MspInit+0x268>)
 8000d4e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d50:	4b62      	ldr	r3, [pc, #392]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d52:	2210      	movs	r2, #16
 8000d54:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d56:	4b61      	ldr	r3, [pc, #388]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d5c:	4b5f      	ldr	r3, [pc, #380]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d5e:	2280      	movs	r2, #128	; 0x80
 8000d60:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d62:	4b5e      	ldr	r3, [pc, #376]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d68:	4b5c      	ldr	r3, [pc, #368]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000d6e:	4b5b      	ldr	r3, [pc, #364]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d74:	4b59      	ldr	r3, [pc, #356]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000d7a:	4858      	ldr	r0, [pc, #352]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d7c:	f001 f8cc 	bl	8001f18 <HAL_DMA_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8000d86:	f7ff fe5d 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a53      	ldr	r2, [pc, #332]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
 8000d90:	4a52      	ldr	r2, [pc, #328]	; (8000edc <HAL_UART_MspInit+0x264>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000d96:	2200      	movs	r2, #0
 8000d98:	2101      	movs	r1, #1
 8000d9a:	2025      	movs	r0, #37	; 0x25
 8000d9c:	f001 f885 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000da0:	2025      	movs	r0, #37	; 0x25
 8000da2:	f001 f89e 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000da6:	e08b      	b.n	8000ec0 <HAL_UART_MspInit+0x248>
  else if(huart->Instance==USART3)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a4d      	ldr	r2, [pc, #308]	; (8000ee4 <HAL_UART_MspInit+0x26c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	f040 8086 	bne.w	8000ec0 <HAL_UART_MspInit+0x248>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000db4:	4b45      	ldr	r3, [pc, #276]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000db6:	69db      	ldr	r3, [r3, #28]
 8000db8:	4a44      	ldr	r2, [pc, #272]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000dba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dbe:	61d3      	str	r3, [r2, #28]
 8000dc0:	4b42      	ldr	r3, [pc, #264]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000dc2:	69db      	ldr	r3, [r3, #28]
 8000dc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dcc:	4b3f      	ldr	r3, [pc, #252]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a3e      	ldr	r2, [pc, #248]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000dd2:	f043 0308 	orr.w	r3, r3, #8
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b3c      	ldr	r3, [pc, #240]	; (8000ecc <HAL_UART_MspInit+0x254>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f003 0308 	and.w	r3, r3, #8
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dee:	2303      	movs	r3, #3
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df2:	f107 0318 	add.w	r3, r7, #24
 8000df6:	4619      	mov	r1, r3
 8000df8:	483b      	ldr	r0, [pc, #236]	; (8000ee8 <HAL_UART_MspInit+0x270>)
 8000dfa:	f001 fb2b 	bl	8002454 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dfe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0c:	f107 0318 	add.w	r3, r7, #24
 8000e10:	4619      	mov	r1, r3
 8000e12:	4835      	ldr	r0, [pc, #212]	; (8000ee8 <HAL_UART_MspInit+0x270>)
 8000e14:	f001 fb1e 	bl	8002454 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000e18:	4b34      	ldr	r3, [pc, #208]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e1a:	4a35      	ldr	r2, [pc, #212]	; (8000ef0 <HAL_UART_MspInit+0x278>)
 8000e1c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e1e:	4b33      	ldr	r3, [pc, #204]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e24:	4b31      	ldr	r3, [pc, #196]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e2a:	4b30      	ldr	r3, [pc, #192]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e2c:	2280      	movs	r2, #128	; 0x80
 8000e2e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e30:	4b2e      	ldr	r3, [pc, #184]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e36:	4b2d      	ldr	r3, [pc, #180]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000e3c:	4b2b      	ldr	r3, [pc, #172]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e3e:	2220      	movs	r2, #32
 8000e40:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e42:	4b2a      	ldr	r3, [pc, #168]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000e48:	4828      	ldr	r0, [pc, #160]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e4a:	f001 f865 	bl	8001f18 <HAL_DMA_Init>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8000e54:	f7ff fdf6 	bl	8000a44 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4a24      	ldr	r2, [pc, #144]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e5e:	4a23      	ldr	r2, [pc, #140]	; (8000eec <HAL_UART_MspInit+0x274>)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000e64:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e66:	4a24      	ldr	r2, [pc, #144]	; (8000ef8 <HAL_UART_MspInit+0x280>)
 8000e68:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e6a:	4b22      	ldr	r3, [pc, #136]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e6c:	2210      	movs	r2, #16
 8000e6e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e70:	4b20      	ldr	r3, [pc, #128]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e76:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e78:	2280      	movs	r2, #128	; 0x80
 8000e7a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000e88:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e8e:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000e94:	4817      	ldr	r0, [pc, #92]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000e96:	f001 f83f 	bl	8001f18 <HAL_DMA_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8000ea0:	f7ff fdd0 	bl	8000a44 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a13      	ldr	r2, [pc, #76]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000ea8:	631a      	str	r2, [r3, #48]	; 0x30
 8000eaa:	4a12      	ldr	r2, [pc, #72]	; (8000ef4 <HAL_UART_MspInit+0x27c>)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2102      	movs	r1, #2
 8000eb4:	2027      	movs	r0, #39	; 0x27
 8000eb6:	f000 fff8 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000eba:	2027      	movs	r0, #39	; 0x27
 8000ebc:	f001 f811 	bl	8001ee2 <HAL_NVIC_EnableIRQ>
}
 8000ec0:	bf00      	nop
 8000ec2:	3728      	adds	r7, #40	; 0x28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40013800 	.word	0x40013800
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	40010800 	.word	0x40010800
 8000ed4:	200002ec 	.word	0x200002ec
 8000ed8:	40020058 	.word	0x40020058
 8000edc:	20000278 	.word	0x20000278
 8000ee0:	40020044 	.word	0x40020044
 8000ee4:	40004800 	.word	0x40004800
 8000ee8:	40010c00 	.word	0x40010c00
 8000eec:	20000170 	.word	0x20000170
 8000ef0:	40020030 	.word	0x40020030
 8000ef4:	200001f4 	.word	0x200001f4
 8000ef8:	4002001c 	.word	0x4002001c

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr

08000f08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f0c:	e7fe      	b.n	8000f0c <HardFault_Handler+0x4>

08000f0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f12:	e7fe      	b.n	8000f12 <MemManage_Handler+0x4>

08000f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f18:	e7fe      	b.n	8000f18 <BusFault_Handler+0x4>

08000f1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr

08000f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr

08000f38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr

08000f44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f48:	f000 f930 	bl	80011ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f54:	4802      	ldr	r0, [pc, #8]	; (8000f60 <DMA1_Channel1_IRQHandler+0x10>)
 8000f56:	f001 f949 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000370 	.word	0x20000370

08000f64 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000f68:	4802      	ldr	r0, [pc, #8]	; (8000f74 <DMA1_Channel2_IRQHandler+0x10>)
 8000f6a:	f001 f93f 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200001f4 	.word	0x200001f4

08000f78 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <DMA1_Channel3_IRQHandler+0x10>)
 8000f7e:	f001 f935 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000170 	.word	0x20000170

08000f8c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000f90:	4802      	ldr	r0, [pc, #8]	; (8000f9c <DMA1_Channel4_IRQHandler+0x10>)
 8000f92:	f001 f92b 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000278 	.word	0x20000278

08000fa0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fa4:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <DMA1_Channel5_IRQHandler+0x10>)
 8000fa6:	f001 f921 	bl	80021ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	200002ec 	.word	0x200002ec

08000fb4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000fb8:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <ADC1_2_IRQHandler+0x10>)
 8000fba:	f000 fb30 	bl	800161e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200002bc 	.word	0x200002bc

08000fc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <TIM3_IRQHandler+0x10>)
 8000fce:	f002 fa25 	bl	800341c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000238 	.word	0x20000238

08000fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fe0:	4802      	ldr	r0, [pc, #8]	; (8000fec <USART1_IRQHandler+0x10>)
 8000fe2:	f003 f8f9 	bl	80041d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000330 	.word	0x20000330

08000ff0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ff4:	4802      	ldr	r0, [pc, #8]	; (8001000 <USART3_IRQHandler+0x10>)
 8000ff6:	f003 f8ef 	bl	80041d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200001b4 	.word	0x200001b4

08001004 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001008:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800100c:	f001 fbac 	bl	8002768 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}

08001014 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800101c:	4b11      	ldr	r3, [pc, #68]	; (8001064 <_sbrk+0x50>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <_sbrk+0x16>
		heap_end = &end;
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <_sbrk+0x50>)
 8001026:	4a10      	ldr	r2, [pc, #64]	; (8001068 <_sbrk+0x54>)
 8001028:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800102a:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <_sbrk+0x50>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <_sbrk+0x50>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	466a      	mov	r2, sp
 800103a:	4293      	cmp	r3, r2
 800103c:	d907      	bls.n	800104e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800103e:	f003 fcbd 	bl	80049bc <__errno>
 8001042:	4602      	mov	r2, r0
 8001044:	230c      	movs	r3, #12
 8001046:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001048:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800104c:	e006      	b.n	800105c <_sbrk+0x48>
	}

	heap_end += incr;
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <_sbrk+0x50>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	4a03      	ldr	r2, [pc, #12]	; (8001064 <_sbrk+0x50>)
 8001058:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000164 	.word	0x20000164
 8001068:	20000458 	.word	0x20000458

0800106c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001070:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <SystemInit+0x5c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <SystemInit+0x5c>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <SystemInit+0x5c>)
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	4911      	ldr	r1, [pc, #68]	; (80010c8 <SystemInit+0x5c>)
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <SystemInit+0x60>)
 8001084:	4013      	ands	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <SystemInit+0x5c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <SystemInit+0x5c>)
 800108e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001096:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <SystemInit+0x5c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0a      	ldr	r2, [pc, #40]	; (80010c8 <SystemInit+0x5c>)
 800109e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010a2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80010a4:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <SystemInit+0x5c>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <SystemInit+0x5c>)
 80010aa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80010ae:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <SystemInit+0x5c>)
 80010b2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80010b6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <SystemInit+0x64>)
 80010ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010be:	609a      	str	r2, [r3, #8]
#endif 
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	40021000 	.word	0x40021000
 80010cc:	f8ff0000 	.word	0xf8ff0000
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010d6:	e003      	b.n	80010e0 <LoopCopyDataInit>

080010d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010d8:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010de:	3104      	adds	r1, #4

080010e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010e0:	480a      	ldr	r0, [pc, #40]	; (800110c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010e8:	d3f6      	bcc.n	80010d8 <CopyDataInit>
  ldr r2, =_sbss
 80010ea:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010ec:	e002      	b.n	80010f4 <LoopFillZerobss>

080010ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010f0:	f842 3b04 	str.w	r3, [r2], #4

080010f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010f8:	d3f9      	bcc.n	80010ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010fa:	f7ff ffb7 	bl	800106c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010fe:	f003 fc63 	bl	80049c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001102:	f7ff f861 	bl	80001c8 <main>
  bx lr
 8001106:	4770      	bx	lr
  ldr r3, =_sidata
 8001108:	08005324 	.word	0x08005324
  ldr r0, =_sdata
 800110c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001110:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001114:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001118:	20000458 	.word	0x20000458

0800111c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800111c:	e7fe      	b.n	800111c <CAN1_RX1_IRQHandler>
	...

08001120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <HAL_Init+0x28>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a07      	ldr	r2, [pc, #28]	; (8001148 <HAL_Init+0x28>)
 800112a:	f043 0310 	orr.w	r3, r3, #16
 800112e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001130:	2003      	movs	r0, #3
 8001132:	f000 feaf 	bl	8001e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001136:	2000      	movs	r0, #0
 8001138:	f000 f808 	bl	800114c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800113c:	f7ff fc88 	bl	8000a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40022000 	.word	0x40022000

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_InitTick+0x54>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <HAL_InitTick+0x58>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	4619      	mov	r1, r3
 800115e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001162:	fbb3 f3f1 	udiv	r3, r3, r1
 8001166:	fbb2 f3f3 	udiv	r3, r2, r3
 800116a:	4618      	mov	r0, r3
 800116c:	f000 fec7 	bl	8001efe <HAL_SYSTICK_Config>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e00e      	b.n	8001198 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b0f      	cmp	r3, #15
 800117e:	d80a      	bhi.n	8001196 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001180:	2200      	movs	r2, #0
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001188:	f000 fe8f 	bl	8001eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800118c:	4a06      	ldr	r2, [pc, #24]	; (80011a8 <HAL_InitTick+0x5c>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001192:	2300      	movs	r3, #0
 8001194:	e000      	b.n	8001198 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000000 	.word	0x20000000
 80011a4:	20000008 	.word	0x20000008
 80011a8:	20000004 	.word	0x20000004

080011ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <HAL_IncTick+0x1c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_IncTick+0x20>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4413      	add	r3, r2
 80011bc:	4a03      	ldr	r2, [pc, #12]	; (80011cc <HAL_IncTick+0x20>)
 80011be:	6013      	str	r3, [r2, #0]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	20000008 	.word	0x20000008
 80011cc:	20000450 	.word	0x20000450

080011d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b02      	ldr	r3, [pc, #8]	; (80011e0 <HAL_GetTick+0x10>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr
 80011e0:	20000450 	.word	0x20000450

080011e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011ec:	f7ff fff0 	bl	80011d0 <HAL_GetTick>
 80011f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011fc:	d005      	beq.n	800120a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011fe:	4b09      	ldr	r3, [pc, #36]	; (8001224 <HAL_Delay+0x40>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4413      	add	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800120a:	bf00      	nop
 800120c:	f7ff ffe0 	bl	80011d0 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	429a      	cmp	r2, r3
 800121a:	d8f7      	bhi.n	800120c <HAL_Delay+0x28>
  {
  }
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000008 	.word	0x20000008

08001228 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001230:	2300      	movs	r3, #0
 8001232:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001234:	2300      	movs	r3, #0
 8001236:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e0be      	b.n	80013c8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001254:	2b00      	cmp	r3, #0
 8001256:	d109      	bne.n	800126c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff fc24 	bl	8000ab4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f000 fbff 	bl	8001a70 <ADC_ConversionStop_Disable>
 8001272:	4603      	mov	r3, r0
 8001274:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127a:	f003 0310 	and.w	r3, r3, #16
 800127e:	2b00      	cmp	r3, #0
 8001280:	f040 8099 	bne.w	80013b6 <HAL_ADC_Init+0x18e>
 8001284:	7dfb      	ldrb	r3, [r7, #23]
 8001286:	2b00      	cmp	r3, #0
 8001288:	f040 8095 	bne.w	80013b6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001290:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001294:	f023 0302 	bic.w	r3, r3, #2
 8001298:	f043 0202 	orr.w	r2, r3, #2
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012a8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7b1b      	ldrb	r3, [r3, #12]
 80012ae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012b0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012c0:	d003      	beq.n	80012ca <HAL_ADC_Init+0xa2>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d102      	bne.n	80012d0 <HAL_ADC_Init+0xa8>
 80012ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012ce:	e000      	b.n	80012d2 <HAL_ADC_Init+0xaa>
 80012d0:	2300      	movs	r3, #0
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	7d1b      	ldrb	r3, [r3, #20]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d119      	bne.n	8001314 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	7b1b      	ldrb	r3, [r3, #12]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d109      	bne.n	80012fc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	035a      	lsls	r2, r3, #13
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	e00b      	b.n	8001314 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001300:	f043 0220 	orr.w	r2, r3, #32
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130c:	f043 0201 	orr.w	r2, r3, #1
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	430a      	orrs	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <HAL_ADC_Init+0x1a8>)
 8001330:	4013      	ands	r3, r2
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	6812      	ldr	r2, [r2, #0]
 8001336:	68b9      	ldr	r1, [r7, #8]
 8001338:	430b      	orrs	r3, r1
 800133a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001344:	d003      	beq.n	800134e <HAL_ADC_Init+0x126>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d104      	bne.n	8001358 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	3b01      	subs	r3, #1
 8001354:	051b      	lsls	r3, r3, #20
 8001356:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	430a      	orrs	r2, r1
 800136a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <HAL_ADC_Init+0x1ac>)
 8001374:	4013      	ands	r3, r2
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	429a      	cmp	r2, r3
 800137a:	d10b      	bne.n	8001394 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001386:	f023 0303 	bic.w	r3, r3, #3
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001392:	e018      	b.n	80013c6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001398:	f023 0312 	bic.w	r3, r3, #18
 800139c:	f043 0210 	orr.w	r2, r3, #16
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a8:	f043 0201 	orr.w	r2, r3, #1
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013b4:	e007      	b.n	80013c6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ba:	f043 0210 	orr.w	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	ffe1f7fd 	.word	0xffe1f7fd
 80013d4:	ff1f0efe 	.word	0xff1f0efe

080013d8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a64      	ldr	r2, [pc, #400]	; (8001580 <HAL_ADC_Start_DMA+0x1a8>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d004      	beq.n	80013fc <HAL_ADC_Start_DMA+0x24>
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a63      	ldr	r2, [pc, #396]	; (8001584 <HAL_ADC_Start_DMA+0x1ac>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d106      	bne.n	800140a <HAL_ADC_Start_DMA+0x32>
 80013fc:	4b60      	ldr	r3, [pc, #384]	; (8001580 <HAL_ADC_Start_DMA+0x1a8>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001404:	2b00      	cmp	r3, #0
 8001406:	f040 80b3 	bne.w	8001570 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001410:	2b01      	cmp	r3, #1
 8001412:	d101      	bne.n	8001418 <HAL_ADC_Start_DMA+0x40>
 8001414:	2302      	movs	r3, #2
 8001416:	e0ae      	b.n	8001576 <HAL_ADC_Start_DMA+0x19e>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2201      	movs	r2, #1
 800141c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 fad3 	bl	80019cc <ADC_Enable>
 8001426:	4603      	mov	r3, r0
 8001428:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800142a:	7dfb      	ldrb	r3, [r7, #23]
 800142c:	2b00      	cmp	r3, #0
 800142e:	f040 809a 	bne.w	8001566 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001436:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800143a:	f023 0301 	bic.w	r3, r3, #1
 800143e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a4e      	ldr	r2, [pc, #312]	; (8001584 <HAL_ADC_Start_DMA+0x1ac>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d105      	bne.n	800145c <HAL_ADC_Start_DMA+0x84>
 8001450:	4b4b      	ldr	r3, [pc, #300]	; (8001580 <HAL_ADC_Start_DMA+0x1a8>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d115      	bne.n	8001488 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001460:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001472:	2b00      	cmp	r3, #0
 8001474:	d026      	beq.n	80014c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800147e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001486:	e01d      	b.n	80014c4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a39      	ldr	r2, [pc, #228]	; (8001580 <HAL_ADC_Start_DMA+0x1a8>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d004      	beq.n	80014a8 <HAL_ADC_Start_DMA+0xd0>
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a38      	ldr	r2, [pc, #224]	; (8001584 <HAL_ADC_Start_DMA+0x1ac>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d10d      	bne.n	80014c4 <HAL_ADC_Start_DMA+0xec>
 80014a8:	4b35      	ldr	r3, [pc, #212]	; (8001580 <HAL_ADC_Start_DMA+0x1a8>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d007      	beq.n	80014c4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d006      	beq.n	80014de <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d4:	f023 0206 	bic.w	r2, r3, #6
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	62da      	str	r2, [r3, #44]	; 0x2c
 80014dc:	e002      	b.n	80014e4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2200      	movs	r2, #0
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2200      	movs	r2, #0
 80014e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4a25      	ldr	r2, [pc, #148]	; (8001588 <HAL_ADC_Start_DMA+0x1b0>)
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6a1b      	ldr	r3, [r3, #32]
 80014f8:	4a24      	ldr	r2, [pc, #144]	; (800158c <HAL_ADC_Start_DMA+0x1b4>)
 80014fa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	4a23      	ldr	r2, [pc, #140]	; (8001590 <HAL_ADC_Start_DMA+0x1b8>)
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f06f 0202 	mvn.w	r2, #2
 800150c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800151c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6a18      	ldr	r0, [r3, #32]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	334c      	adds	r3, #76	; 0x4c
 8001528:	4619      	mov	r1, r3
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f000 fd4d 	bl	8001fcc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800153c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001540:	d108      	bne.n	8001554 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001550:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001552:	e00f      	b.n	8001574 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689a      	ldr	r2, [r3, #8]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001562:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001564:	e006      	b.n	8001574 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800156e:	e001      	b.n	8001574 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001574:	7dfb      	ldrb	r3, [r7, #23]
}
 8001576:	4618      	mov	r0, r3
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40012400 	.word	0x40012400
 8001584:	40012800 	.word	0x40012800
 8001588:	08001ae5 	.word	0x08001ae5
 800158c:	08001b61 	.word	0x08001b61
 8001590:	08001b7d 	.word	0x08001b7d

08001594 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d101      	bne.n	80015ae <HAL_ADC_Stop_DMA+0x1a>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e033      	b.n	8001616 <HAL_ADC_Stop_DMA+0x82>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 fa5a 	bl	8001a70 <ADC_ConversionStop_Disable>
 80015bc:	4603      	mov	r3, r0
 80015be:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d122      	bne.n	800160c <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015d4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 fd55 	bl	800208a <HAL_DMA_Abort>
 80015e0:	4603      	mov	r3, r0
 80015e2:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10a      	bne.n	8001600 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	f043 0201 	orr.w	r2, r3, #1
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
 80015fe:	e005      	b.n	800160c <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001604:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001614:	7bfb      	ldrb	r3, [r7, #15]
}
 8001616:	4618      	mov	r0, r3
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0320 	and.w	r3, r3, #32
 8001630:	2b20      	cmp	r3, #32
 8001632:	d140      	bne.n	80016b6 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b02      	cmp	r3, #2
 8001640:	d139      	bne.n	80016b6 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	2b00      	cmp	r3, #0
 800164c:	d105      	bne.n	800165a <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001652:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001664:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001668:	d11d      	bne.n	80016a6 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800166e:	2b00      	cmp	r3, #0
 8001670:	d119      	bne.n	80016a6 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 0220 	bic.w	r2, r2, #32
 8001680:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001686:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001692:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d105      	bne.n	80016a6 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169e:	f043 0201 	orr.w	r2, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff f92a 	bl	8000900 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f06f 0212 	mvn.w	r2, #18
 80016b4:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c0:	2b80      	cmp	r3, #128	; 0x80
 80016c2:	d14f      	bne.n	8001764 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	d148      	bne.n	8001764 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d105      	bne.n	80016ea <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80016f4:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80016f8:	d012      	beq.n	8001720 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001704:	2b00      	cmp	r3, #0
 8001706:	d125      	bne.n	8001754 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001712:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001716:	d11d      	bne.n	8001754 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800171c:	2b00      	cmp	r3, #0
 800171e:	d119      	bne.n	8001754 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800172e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001734:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001744:	2b00      	cmp	r3, #0
 8001746:	d105      	bne.n	8001754 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800174c:	f043 0201 	orr.w	r2, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 fac7 	bl	8001ce8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f06f 020c 	mvn.w	r2, #12
 8001762:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800176e:	2b40      	cmp	r3, #64	; 0x40
 8001770:	d114      	bne.n	800179c <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b01      	cmp	r3, #1
 800177e:	d10d      	bne.n	800179c <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001784:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f000 f812 	bl	80017b6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f06f 0201 	mvn.w	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
	...

080017dc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d101      	bne.n	80017fc <HAL_ADC_ConfigChannel+0x20>
 80017f8:	2302      	movs	r3, #2
 80017fa:	e0dc      	b.n	80019b6 <HAL_ADC_ConfigChannel+0x1da>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b06      	cmp	r3, #6
 800180a:	d81c      	bhi.n	8001846 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	3b05      	subs	r3, #5
 800181e:	221f      	movs	r2, #31
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	4019      	ands	r1, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	3b05      	subs	r3, #5
 8001838:	fa00 f203 	lsl.w	r2, r0, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	430a      	orrs	r2, r1
 8001842:	635a      	str	r2, [r3, #52]	; 0x34
 8001844:	e03c      	b.n	80018c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b0c      	cmp	r3, #12
 800184c:	d81c      	bhi.n	8001888 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	3b23      	subs	r3, #35	; 0x23
 8001860:	221f      	movs	r2, #31
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	4019      	ands	r1, r3
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	3b23      	subs	r3, #35	; 0x23
 800187a:	fa00 f203 	lsl.w	r2, r0, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	631a      	str	r2, [r3, #48]	; 0x30
 8001886:	e01b      	b.n	80018c0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	3b41      	subs	r3, #65	; 0x41
 800189a:	221f      	movs	r2, #31
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	4019      	ands	r1, r3
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	6818      	ldr	r0, [r3, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	4613      	mov	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	3b41      	subs	r3, #65	; 0x41
 80018b4:	fa00 f203 	lsl.w	r2, r0, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b09      	cmp	r3, #9
 80018c6:	d91c      	bls.n	8001902 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68d9      	ldr	r1, [r3, #12]
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	4613      	mov	r3, r2
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	3b1e      	subs	r3, #30
 80018da:	2207      	movs	r2, #7
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4019      	ands	r1, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	6898      	ldr	r0, [r3, #8]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4413      	add	r3, r2
 80018f2:	3b1e      	subs	r3, #30
 80018f4:	fa00 f203 	lsl.w	r2, r0, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	e019      	b.n	8001936 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6919      	ldr	r1, [r3, #16]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	2207      	movs	r2, #7
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	4019      	ands	r1, r3
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	6898      	ldr	r0, [r3, #8]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	fa00 f203 	lsl.w	r2, r0, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	430a      	orrs	r2, r1
 8001934:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b10      	cmp	r3, #16
 800193c:	d003      	beq.n	8001946 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001942:	2b11      	cmp	r3, #17
 8001944:	d132      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a1d      	ldr	r2, [pc, #116]	; (80019c0 <HAL_ADC_ConfigChannel+0x1e4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d125      	bne.n	800199c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d126      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800196c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b10      	cmp	r3, #16
 8001974:	d11a      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001976:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a13      	ldr	r2, [pc, #76]	; (80019c8 <HAL_ADC_ConfigChannel+0x1ec>)
 800197c:	fba2 2303 	umull	r2, r3, r2, r3
 8001980:	0c9a      	lsrs	r2, r3, #18
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800198c:	e002      	b.n	8001994 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	3b01      	subs	r3, #1
 8001992:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f9      	bne.n	800198e <HAL_ADC_ConfigChannel+0x1b2>
 800199a:	e007      	b.n	80019ac <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a0:	f043 0220 	orr.w	r2, r3, #32
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	40012400 	.word	0x40012400
 80019c4:	20000000 	.word	0x20000000
 80019c8:	431bde83 	.word	0x431bde83

080019cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d039      	beq.n	8001a5e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 0201 	orr.w	r2, r2, #1
 80019f8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <ADC_Enable+0x9c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1b      	ldr	r2, [pc, #108]	; (8001a6c <ADC_Enable+0xa0>)
 8001a00:	fba2 2303 	umull	r2, r3, r2, r3
 8001a04:	0c9b      	lsrs	r3, r3, #18
 8001a06:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a08:	e002      	b.n	8001a10 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d1f9      	bne.n	8001a0a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a16:	f7ff fbdb 	bl	80011d0 <HAL_GetTick>
 8001a1a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a1c:	e018      	b.n	8001a50 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a1e:	f7ff fbd7 	bl	80011d0 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d911      	bls.n	8001a50 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	f043 0210 	orr.w	r2, r3, #16
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3c:	f043 0201 	orr.w	r2, r3, #1
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e007      	b.n	8001a60 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d1df      	bne.n	8001a1e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	431bde83 	.word	0x431bde83

08001a70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d127      	bne.n	8001ada <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0201 	bic.w	r2, r2, #1
 8001a98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a9a:	f7ff fb99 	bl	80011d0 <HAL_GetTick>
 8001a9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001aa0:	e014      	b.n	8001acc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001aa2:	f7ff fb95 	bl	80011d0 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d90d      	bls.n	8001acc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab4:	f043 0210 	orr.w	r2, r3, #16
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	f043 0201 	orr.w	r2, r3, #1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e007      	b.n	8001adc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d0e3      	beq.n	8001aa2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d127      	bne.n	8001b4e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b02:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001b14:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b18:	d115      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d111      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d105      	bne.n	8001b46 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	f043 0201 	orr.w	r2, r3, #1
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f7fe feda 	bl	8000900 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001b4c:	e004      	b.n	8001b58 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f7ff fe18 	bl	80017a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b88:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	f043 0204 	orr.w	r2, r3, #4
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f7ff fe10 	bl	80017c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d101      	bne.n	8001bce <HAL_ADCEx_Calibration_Start+0x1e>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e086      	b.n	8001cdc <HAL_ADCEx_Calibration_Start+0x12c>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff4a 	bl	8001a70 <ADC_ConversionStop_Disable>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001be0:	7dfb      	ldrb	r3, [r7, #23]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d175      	bne.n	8001cd2 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bee:	f023 0302 	bic.w	r3, r3, #2
 8001bf2:	f043 0202 	orr.w	r2, r3, #2
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bfa:	4b3a      	ldr	r3, [pc, #232]	; (8001ce4 <HAL_ADCEx_Calibration_Start+0x134>)
 8001bfc:	681c      	ldr	r4, [r3, #0]
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f001 fa9c 	bl	800313c <HAL_RCCEx_GetPeriphCLKFreq>
 8001c04:	4603      	mov	r3, r0
 8001c06:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001c0a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001c0c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001c0e:	e002      	b.n	8001c16 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1f9      	bne.n	8001c10 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff fed5 	bl	80019cc <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f042 0208 	orr.w	r2, r2, #8
 8001c30:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001c32:	f7ff facd 	bl	80011d0 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001c38:	e014      	b.n	8001c64 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001c3a:	f7ff fac9 	bl	80011d0 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b0a      	cmp	r3, #10
 8001c46:	d90d      	bls.n	8001c64 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4c:	f023 0312 	bic.w	r3, r3, #18
 8001c50:	f043 0210 	orr.w	r2, r3, #16
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e03b      	b.n	8001cdc <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1e3      	bne.n	8001c3a <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f042 0204 	orr.w	r2, r2, #4
 8001c80:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001c82:	f7ff faa5 	bl	80011d0 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001c88:	e014      	b.n	8001cb4 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001c8a:	f7ff faa1 	bl	80011d0 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b0a      	cmp	r3, #10
 8001c96:	d90d      	bls.n	8001cb4 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9c:	f023 0312 	bic.w	r3, r3, #18
 8001ca0:	f043 0210 	orr.w	r2, r3, #16
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e013      	b.n	8001cdc <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 0304 	and.w	r3, r3, #4
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1e3      	bne.n	8001c8a <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc6:	f023 0303 	bic.w	r3, r3, #3
 8001cca:	f043 0201 	orr.w	r2, r3, #1
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	371c      	adds	r7, #28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd90      	pop	{r4, r7, pc}
 8001ce4:	20000000 	.word	0x20000000

08001ce8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
	...

08001cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2e:	4a04      	ldr	r2, [pc, #16]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	60d3      	str	r3, [r2, #12]
}
 8001d34:	bf00      	nop
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <__NVIC_GetPriorityGrouping+0x18>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	f003 0307 	and.w	r3, r3, #7
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	db0b      	blt.n	8001d8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	f003 021f 	and.w	r2, r3, #31
 8001d78:	4906      	ldr	r1, [pc, #24]	; (8001d94 <__NVIC_EnableIRQ+0x34>)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6039      	str	r1, [r7, #0]
 8001da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	db0a      	blt.n	8001dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	490c      	ldr	r1, [pc, #48]	; (8001de4 <__NVIC_SetPriority+0x4c>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc0:	e00a      	b.n	8001dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4908      	ldr	r1, [pc, #32]	; (8001de8 <__NVIC_SetPriority+0x50>)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	3b04      	subs	r3, #4
 8001dd0:	0112      	lsls	r2, r2, #4
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	761a      	strb	r2, [r3, #24]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000e100 	.word	0xe000e100
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	; 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f1c3 0307 	rsb	r3, r3, #7
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	bf28      	it	cs
 8001e0a:	2304      	movcs	r3, #4
 8001e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3304      	adds	r3, #4
 8001e12:	2b06      	cmp	r3, #6
 8001e14:	d902      	bls.n	8001e1c <NVIC_EncodePriority+0x30>
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3b03      	subs	r3, #3
 8001e1a:	e000      	b.n	8001e1e <NVIC_EncodePriority+0x32>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	401a      	ands	r2, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43d9      	mvns	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	4313      	orrs	r3, r2
         );
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	; 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e60:	d301      	bcc.n	8001e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00f      	b.n	8001e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <SysTick_Config+0x40>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6e:	210f      	movs	r1, #15
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e74:	f7ff ff90 	bl	8001d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <SysTick_Config+0x40>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <SysTick_Config+0x40>)
 8001e80:	2207      	movs	r2, #7
 8001e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	e000e010 	.word	0xe000e010

08001e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ff2d 	bl	8001cfc <__NVIC_SetPriorityGrouping>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ebc:	f7ff ff42 	bl	8001d44 <__NVIC_GetPriorityGrouping>
 8001ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	6978      	ldr	r0, [r7, #20]
 8001ec8:	f7ff ff90 	bl	8001dec <NVIC_EncodePriority>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff5f 	bl	8001d98 <__NVIC_SetPriority>
}
 8001eda:	bf00      	nop
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff ff35 	bl	8001d60 <__NVIC_EnableIRQ>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff ffa2 	bl	8001e50 <SysTick_Config>
 8001f0c:	4603      	mov	r3, r0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
	...

08001f18 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e043      	b.n	8001fb6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	461a      	mov	r2, r3
 8001f34:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <HAL_DMA_Init+0xa8>)
 8001f36:	4413      	add	r3, r2
 8001f38:	4a22      	ldr	r2, [pc, #136]	; (8001fc4 <HAL_DMA_Init+0xac>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	091b      	lsrs	r3, r3, #4
 8001f40:	009a      	lsls	r2, r3, #2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a1f      	ldr	r2, [pc, #124]	; (8001fc8 <HAL_DMA_Init+0xb0>)
 8001f4a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f62:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	bffdfff8 	.word	0xbffdfff8
 8001fc4:	cccccccd 	.word	0xcccccccd
 8001fc8:	40020000 	.word	0x40020000

08001fcc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d101      	bne.n	8001fec <HAL_DMA_Start_IT+0x20>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e04a      	b.n	8002082 <HAL_DMA_Start_IT+0xb6>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d13a      	bne.n	8002074 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2202      	movs	r2, #2
 8002002:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0201 	bic.w	r2, r2, #1
 800201a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 f9e8 	bl	80023f8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f042 020e 	orr.w	r2, r2, #14
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	e00f      	b.n	8002062 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 0204 	bic.w	r2, r2, #4
 8002050:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f042 020a 	orr.w	r2, r2, #10
 8002060:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f042 0201 	orr.w	r2, r2, #1
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	e005      	b.n	8002080 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800207c:	2302      	movs	r3, #2
 800207e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002080:	7dfb      	ldrb	r3, [r7, #23]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800208a:	b480      	push	{r7}
 800208c:	b085      	sub	sp, #20
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800209c:	2b02      	cmp	r3, #2
 800209e:	d008      	beq.n	80020b2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2204      	movs	r2, #4
 80020a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e020      	b.n	80020f4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 020e 	bic.w	r2, r2, #14
 80020c0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020da:	2101      	movs	r1, #1
 80020dc:	fa01 f202 	lsl.w	r2, r1, r2
 80020e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
	...

08002100 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002112:	2b02      	cmp	r3, #2
 8002114:	d005      	beq.n	8002122 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2204      	movs	r2, #4
 800211a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
 8002120:	e051      	b.n	80021c6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 020e 	bic.w	r2, r2, #14
 8002130:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0201 	bic.w	r2, r2, #1
 8002140:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a22      	ldr	r2, [pc, #136]	; (80021d0 <HAL_DMA_Abort_IT+0xd0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d029      	beq.n	80021a0 <HAL_DMA_Abort_IT+0xa0>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a20      	ldr	r2, [pc, #128]	; (80021d4 <HAL_DMA_Abort_IT+0xd4>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d022      	beq.n	800219c <HAL_DMA_Abort_IT+0x9c>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a1f      	ldr	r2, [pc, #124]	; (80021d8 <HAL_DMA_Abort_IT+0xd8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d01a      	beq.n	8002196 <HAL_DMA_Abort_IT+0x96>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1d      	ldr	r2, [pc, #116]	; (80021dc <HAL_DMA_Abort_IT+0xdc>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d012      	beq.n	8002190 <HAL_DMA_Abort_IT+0x90>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a1c      	ldr	r2, [pc, #112]	; (80021e0 <HAL_DMA_Abort_IT+0xe0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d00a      	beq.n	800218a <HAL_DMA_Abort_IT+0x8a>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1a      	ldr	r2, [pc, #104]	; (80021e4 <HAL_DMA_Abort_IT+0xe4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d102      	bne.n	8002184 <HAL_DMA_Abort_IT+0x84>
 800217e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002182:	e00e      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 8002184:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002188:	e00b      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 800218a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800218e:	e008      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 8002190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002194:	e005      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 8002196:	f44f 7380 	mov.w	r3, #256	; 0x100
 800219a:	e002      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 800219c:	2310      	movs	r3, #16
 800219e:	e000      	b.n	80021a2 <HAL_DMA_Abort_IT+0xa2>
 80021a0:	2301      	movs	r3, #1
 80021a2:	4a11      	ldr	r2, [pc, #68]	; (80021e8 <HAL_DMA_Abort_IT+0xe8>)
 80021a4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	4798      	blx	r3
    } 
  }
  return status;
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40020008 	.word	0x40020008
 80021d4:	4002001c 	.word	0x4002001c
 80021d8:	40020030 	.word	0x40020030
 80021dc:	40020044 	.word	0x40020044
 80021e0:	40020058 	.word	0x40020058
 80021e4:	4002006c 	.word	0x4002006c
 80021e8:	40020000 	.word	0x40020000

080021ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	2204      	movs	r2, #4
 800220a:	409a      	lsls	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d04f      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xc8>
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	2b00      	cmp	r3, #0
 800221c:	d04a      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d107      	bne.n	800223c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0204 	bic.w	r2, r2, #4
 800223a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a66      	ldr	r2, [pc, #408]	; (80023dc <HAL_DMA_IRQHandler+0x1f0>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d029      	beq.n	800229a <HAL_DMA_IRQHandler+0xae>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a65      	ldr	r2, [pc, #404]	; (80023e0 <HAL_DMA_IRQHandler+0x1f4>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d022      	beq.n	8002296 <HAL_DMA_IRQHandler+0xaa>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a63      	ldr	r2, [pc, #396]	; (80023e4 <HAL_DMA_IRQHandler+0x1f8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d01a      	beq.n	8002290 <HAL_DMA_IRQHandler+0xa4>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a62      	ldr	r2, [pc, #392]	; (80023e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d012      	beq.n	800228a <HAL_DMA_IRQHandler+0x9e>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a60      	ldr	r2, [pc, #384]	; (80023ec <HAL_DMA_IRQHandler+0x200>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00a      	beq.n	8002284 <HAL_DMA_IRQHandler+0x98>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a5f      	ldr	r2, [pc, #380]	; (80023f0 <HAL_DMA_IRQHandler+0x204>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d102      	bne.n	800227e <HAL_DMA_IRQHandler+0x92>
 8002278:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800227c:	e00e      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800227e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002282:	e00b      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002284:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002288:	e008      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800228a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800228e:	e005      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002294:	e002      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 8002296:	2340      	movs	r3, #64	; 0x40
 8002298:	e000      	b.n	800229c <HAL_DMA_IRQHandler+0xb0>
 800229a:	2304      	movs	r3, #4
 800229c:	4a55      	ldr	r2, [pc, #340]	; (80023f4 <HAL_DMA_IRQHandler+0x208>)
 800229e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 8094 	beq.w	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80022b2:	e08e      	b.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	2202      	movs	r2, #2
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d056      	beq.n	8002372 <HAL_DMA_IRQHandler+0x186>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d051      	beq.n	8002372 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10b      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 020a 	bic.w	r2, r2, #10
 80022ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a38      	ldr	r2, [pc, #224]	; (80023dc <HAL_DMA_IRQHandler+0x1f0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d029      	beq.n	8002352 <HAL_DMA_IRQHandler+0x166>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a37      	ldr	r2, [pc, #220]	; (80023e0 <HAL_DMA_IRQHandler+0x1f4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d022      	beq.n	800234e <HAL_DMA_IRQHandler+0x162>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a35      	ldr	r2, [pc, #212]	; (80023e4 <HAL_DMA_IRQHandler+0x1f8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d01a      	beq.n	8002348 <HAL_DMA_IRQHandler+0x15c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a34      	ldr	r2, [pc, #208]	; (80023e8 <HAL_DMA_IRQHandler+0x1fc>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d012      	beq.n	8002342 <HAL_DMA_IRQHandler+0x156>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a32      	ldr	r2, [pc, #200]	; (80023ec <HAL_DMA_IRQHandler+0x200>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d00a      	beq.n	800233c <HAL_DMA_IRQHandler+0x150>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a31      	ldr	r2, [pc, #196]	; (80023f0 <HAL_DMA_IRQHandler+0x204>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d102      	bne.n	8002336 <HAL_DMA_IRQHandler+0x14a>
 8002330:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002334:	e00e      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002336:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800233a:	e00b      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 800233c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002340:	e008      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002346:	e005      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234c:	e002      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 800234e:	2320      	movs	r3, #32
 8002350:	e000      	b.n	8002354 <HAL_DMA_IRQHandler+0x168>
 8002352:	2302      	movs	r3, #2
 8002354:	4a27      	ldr	r2, [pc, #156]	; (80023f4 <HAL_DMA_IRQHandler+0x208>)
 8002356:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	2b00      	cmp	r3, #0
 8002366:	d034      	beq.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002370:	e02f      	b.n	80023d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	2208      	movs	r2, #8
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d028      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d023      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 020e 	bic.w	r2, r2, #14
 800239a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a4:	2101      	movs	r1, #1
 80023a6:	fa01 f202 	lsl.w	r2, r1, r2
 80023aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d004      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	4798      	blx	r3
    }
  }
  return;
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
}
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40020008 	.word	0x40020008
 80023e0:	4002001c 	.word	0x4002001c
 80023e4:	40020030 	.word	0x40020030
 80023e8:	40020044 	.word	0x40020044
 80023ec:	40020058 	.word	0x40020058
 80023f0:	4002006c 	.word	0x4002006c
 80023f4:	40020000 	.word	0x40020000

080023f8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240e:	2101      	movs	r1, #1
 8002410:	fa01 f202 	lsl.w	r2, r1, r2
 8002414:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b10      	cmp	r3, #16
 8002424:	d108      	bne.n	8002438 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002436:	e007      	b.n	8002448 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	60da      	str	r2, [r3, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002454:	b480      	push	{r7}
 8002456:	b08b      	sub	sp, #44	; 0x2c
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800245e:	2300      	movs	r3, #0
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002466:	e127      	b.n	80026b8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002468:	2201      	movs	r2, #1
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	69fa      	ldr	r2, [r7, #28]
 8002478:	4013      	ands	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	429a      	cmp	r2, r3
 8002482:	f040 8116 	bne.w	80026b2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b12      	cmp	r3, #18
 800248c:	d034      	beq.n	80024f8 <HAL_GPIO_Init+0xa4>
 800248e:	2b12      	cmp	r3, #18
 8002490:	d80d      	bhi.n	80024ae <HAL_GPIO_Init+0x5a>
 8002492:	2b02      	cmp	r3, #2
 8002494:	d02b      	beq.n	80024ee <HAL_GPIO_Init+0x9a>
 8002496:	2b02      	cmp	r3, #2
 8002498:	d804      	bhi.n	80024a4 <HAL_GPIO_Init+0x50>
 800249a:	2b00      	cmp	r3, #0
 800249c:	d031      	beq.n	8002502 <HAL_GPIO_Init+0xae>
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d01c      	beq.n	80024dc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024a2:	e048      	b.n	8002536 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024a4:	2b03      	cmp	r3, #3
 80024a6:	d043      	beq.n	8002530 <HAL_GPIO_Init+0xdc>
 80024a8:	2b11      	cmp	r3, #17
 80024aa:	d01b      	beq.n	80024e4 <HAL_GPIO_Init+0x90>
          break;
 80024ac:	e043      	b.n	8002536 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024ae:	4a89      	ldr	r2, [pc, #548]	; (80026d4 <HAL_GPIO_Init+0x280>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d026      	beq.n	8002502 <HAL_GPIO_Init+0xae>
 80024b4:	4a87      	ldr	r2, [pc, #540]	; (80026d4 <HAL_GPIO_Init+0x280>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d806      	bhi.n	80024c8 <HAL_GPIO_Init+0x74>
 80024ba:	4a87      	ldr	r2, [pc, #540]	; (80026d8 <HAL_GPIO_Init+0x284>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d020      	beq.n	8002502 <HAL_GPIO_Init+0xae>
 80024c0:	4a86      	ldr	r2, [pc, #536]	; (80026dc <HAL_GPIO_Init+0x288>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d01d      	beq.n	8002502 <HAL_GPIO_Init+0xae>
          break;
 80024c6:	e036      	b.n	8002536 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024c8:	4a85      	ldr	r2, [pc, #532]	; (80026e0 <HAL_GPIO_Init+0x28c>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d019      	beq.n	8002502 <HAL_GPIO_Init+0xae>
 80024ce:	4a85      	ldr	r2, [pc, #532]	; (80026e4 <HAL_GPIO_Init+0x290>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d016      	beq.n	8002502 <HAL_GPIO_Init+0xae>
 80024d4:	4a84      	ldr	r2, [pc, #528]	; (80026e8 <HAL_GPIO_Init+0x294>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d013      	beq.n	8002502 <HAL_GPIO_Init+0xae>
          break;
 80024da:	e02c      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	623b      	str	r3, [r7, #32]
          break;
 80024e2:	e028      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	3304      	adds	r3, #4
 80024ea:	623b      	str	r3, [r7, #32]
          break;
 80024ec:	e023      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	3308      	adds	r3, #8
 80024f4:	623b      	str	r3, [r7, #32]
          break;
 80024f6:	e01e      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	330c      	adds	r3, #12
 80024fe:	623b      	str	r3, [r7, #32]
          break;
 8002500:	e019      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d102      	bne.n	8002510 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800250a:	2304      	movs	r3, #4
 800250c:	623b      	str	r3, [r7, #32]
          break;
 800250e:	e012      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d105      	bne.n	8002524 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002518:	2308      	movs	r3, #8
 800251a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	69fa      	ldr	r2, [r7, #28]
 8002520:	611a      	str	r2, [r3, #16]
          break;
 8002522:	e008      	b.n	8002536 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002524:	2308      	movs	r3, #8
 8002526:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69fa      	ldr	r2, [r7, #28]
 800252c:	615a      	str	r2, [r3, #20]
          break;
 800252e:	e002      	b.n	8002536 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
          break;
 8002534:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	2bff      	cmp	r3, #255	; 0xff
 800253a:	d801      	bhi.n	8002540 <HAL_GPIO_Init+0xec>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	e001      	b.n	8002544 <HAL_GPIO_Init+0xf0>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	2bff      	cmp	r3, #255	; 0xff
 800254a:	d802      	bhi.n	8002552 <HAL_GPIO_Init+0xfe>
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	e002      	b.n	8002558 <HAL_GPIO_Init+0x104>
 8002552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002554:	3b08      	subs	r3, #8
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	210f      	movs	r1, #15
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	fa01 f303 	lsl.w	r3, r1, r3
 8002566:	43db      	mvns	r3, r3
 8002568:	401a      	ands	r2, r3
 800256a:	6a39      	ldr	r1, [r7, #32]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	431a      	orrs	r2, r3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 8096 	beq.w	80026b2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002586:	4b59      	ldr	r3, [pc, #356]	; (80026ec <HAL_GPIO_Init+0x298>)
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	4a58      	ldr	r2, [pc, #352]	; (80026ec <HAL_GPIO_Init+0x298>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6193      	str	r3, [r2, #24]
 8002592:	4b56      	ldr	r3, [pc, #344]	; (80026ec <HAL_GPIO_Init+0x298>)
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800259e:	4a54      	ldr	r2, [pc, #336]	; (80026f0 <HAL_GPIO_Init+0x29c>)
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	089b      	lsrs	r3, r3, #2
 80025a4:	3302      	adds	r3, #2
 80025a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025aa:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	220f      	movs	r2, #15
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	4013      	ands	r3, r2
 80025c0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4b      	ldr	r2, [pc, #300]	; (80026f4 <HAL_GPIO_Init+0x2a0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d013      	beq.n	80025f2 <HAL_GPIO_Init+0x19e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4a      	ldr	r2, [pc, #296]	; (80026f8 <HAL_GPIO_Init+0x2a4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d00d      	beq.n	80025ee <HAL_GPIO_Init+0x19a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a49      	ldr	r2, [pc, #292]	; (80026fc <HAL_GPIO_Init+0x2a8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d007      	beq.n	80025ea <HAL_GPIO_Init+0x196>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a48      	ldr	r2, [pc, #288]	; (8002700 <HAL_GPIO_Init+0x2ac>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d101      	bne.n	80025e6 <HAL_GPIO_Init+0x192>
 80025e2:	2303      	movs	r3, #3
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x1a0>
 80025e6:	2304      	movs	r3, #4
 80025e8:	e004      	b.n	80025f4 <HAL_GPIO_Init+0x1a0>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e002      	b.n	80025f4 <HAL_GPIO_Init+0x1a0>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_GPIO_Init+0x1a0>
 80025f2:	2300      	movs	r3, #0
 80025f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025f6:	f002 0203 	and.w	r2, r2, #3
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	4093      	lsls	r3, r2
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	4313      	orrs	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002604:	493a      	ldr	r1, [pc, #232]	; (80026f0 <HAL_GPIO_Init+0x29c>)
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d006      	beq.n	800262c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800261e:	4b39      	ldr	r3, [pc, #228]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	4938      	ldr	r1, [pc, #224]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	4313      	orrs	r3, r2
 8002628:	600b      	str	r3, [r1, #0]
 800262a:	e006      	b.n	800263a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800262c:	4b35      	ldr	r3, [pc, #212]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	43db      	mvns	r3, r3
 8002634:	4933      	ldr	r1, [pc, #204]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002636:	4013      	ands	r3, r2
 8002638:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d006      	beq.n	8002654 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002646:	4b2f      	ldr	r3, [pc, #188]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	492e      	ldr	r1, [pc, #184]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
 8002652:	e006      	b.n	8002662 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002654:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	43db      	mvns	r3, r3
 800265c:	4929      	ldr	r1, [pc, #164]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 800265e:	4013      	ands	r3, r2
 8002660:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d006      	beq.n	800267c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800266e:	4b25      	ldr	r3, [pc, #148]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	4924      	ldr	r1, [pc, #144]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	4313      	orrs	r3, r2
 8002678:	608b      	str	r3, [r1, #8]
 800267a:	e006      	b.n	800268a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	43db      	mvns	r3, r3
 8002684:	491f      	ldr	r1, [pc, #124]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002686:	4013      	ands	r3, r2
 8002688:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d006      	beq.n	80026a4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	491a      	ldr	r1, [pc, #104]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60cb      	str	r3, [r1, #12]
 80026a2:	e006      	b.n	80026b2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026a4:	4b17      	ldr	r3, [pc, #92]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	4915      	ldr	r1, [pc, #84]	; (8002704 <HAL_GPIO_Init+0x2b0>)
 80026ae:	4013      	ands	r3, r2
 80026b0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	3301      	adds	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	fa22 f303 	lsr.w	r3, r2, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f47f aed0 	bne.w	8002468 <HAL_GPIO_Init+0x14>
  }
}
 80026c8:	bf00      	nop
 80026ca:	372c      	adds	r7, #44	; 0x2c
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	10210000 	.word	0x10210000
 80026d8:	10110000 	.word	0x10110000
 80026dc:	10120000 	.word	0x10120000
 80026e0:	10310000 	.word	0x10310000
 80026e4:	10320000 	.word	0x10320000
 80026e8:	10220000 	.word	0x10220000
 80026ec:	40021000 	.word	0x40021000
 80026f0:	40010000 	.word	0x40010000
 80026f4:	40010800 	.word	0x40010800
 80026f8:	40010c00 	.word	0x40010c00
 80026fc:	40011000 	.word	0x40011000
 8002700:	40011400 	.word	0x40011400
 8002704:	40010400 	.word	0x40010400

08002708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
 8002714:	4613      	mov	r3, r2
 8002716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002718:	787b      	ldrb	r3, [r7, #1]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800271e:	887a      	ldrh	r2, [r7, #2]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002724:	e003      	b.n	800272e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002726:	887b      	ldrh	r3, [r7, #2]
 8002728:	041a      	lsls	r2, r3, #16
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	611a      	str	r2, [r3, #16]
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	887b      	ldrh	r3, [r7, #2]
 800274a:	4013      	ands	r3, r2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002750:	887a      	ldrh	r2, [r7, #2]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002756:	e002      	b.n	800275e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002758:	887a      	ldrh	r2, [r7, #2]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	611a      	str	r2, [r3, #16]
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d006      	beq.n	800278c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800277e:	4a05      	ldr	r2, [pc, #20]	; (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002780:	88fb      	ldrh	r3, [r7, #6]
 8002782:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002784:	88fb      	ldrh	r3, [r7, #6]
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe f888 	bl	800089c <HAL_GPIO_EXTI_Callback>
  }
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40010400 	.word	0x40010400

08002798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e26c      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 8087 	beq.w	80028c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027b8:	4b92      	ldr	r3, [pc, #584]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 030c 	and.w	r3, r3, #12
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d00c      	beq.n	80027de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027c4:	4b8f      	ldr	r3, [pc, #572]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d112      	bne.n	80027f6 <HAL_RCC_OscConfig+0x5e>
 80027d0:	4b8c      	ldr	r3, [pc, #560]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027dc:	d10b      	bne.n	80027f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027de:	4b89      	ldr	r3, [pc, #548]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d06c      	beq.n	80028c4 <HAL_RCC_OscConfig+0x12c>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d168      	bne.n	80028c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e246      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027fe:	d106      	bne.n	800280e <HAL_RCC_OscConfig+0x76>
 8002800:	4b80      	ldr	r3, [pc, #512]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a7f      	ldr	r2, [pc, #508]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	e02e      	b.n	800286c <HAL_RCC_OscConfig+0xd4>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10c      	bne.n	8002830 <HAL_RCC_OscConfig+0x98>
 8002816:	4b7b      	ldr	r3, [pc, #492]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a7a      	ldr	r2, [pc, #488]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800281c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	4b78      	ldr	r3, [pc, #480]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a77      	ldr	r2, [pc, #476]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002828:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	e01d      	b.n	800286c <HAL_RCC_OscConfig+0xd4>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0xbc>
 800283a:	4b72      	ldr	r3, [pc, #456]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a71      	ldr	r2, [pc, #452]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002840:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	4b6f      	ldr	r3, [pc, #444]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a6e      	ldr	r2, [pc, #440]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800284c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e00b      	b.n	800286c <HAL_RCC_OscConfig+0xd4>
 8002854:	4b6b      	ldr	r3, [pc, #428]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a6a      	ldr	r2, [pc, #424]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800285a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4b68      	ldr	r3, [pc, #416]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a67      	ldr	r2, [pc, #412]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002866:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800286a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d013      	beq.n	800289c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002874:	f7fe fcac 	bl	80011d0 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800287c:	f7fe fca8 	bl	80011d0 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b64      	cmp	r3, #100	; 0x64
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e1fa      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800288e:	4b5d      	ldr	r3, [pc, #372]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f0      	beq.n	800287c <HAL_RCC_OscConfig+0xe4>
 800289a:	e014      	b.n	80028c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289c:	f7fe fc98 	bl	80011d0 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a4:	f7fe fc94 	bl	80011d0 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b64      	cmp	r3, #100	; 0x64
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e1e6      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028b6:	4b53      	ldr	r3, [pc, #332]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f0      	bne.n	80028a4 <HAL_RCC_OscConfig+0x10c>
 80028c2:	e000      	b.n	80028c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d063      	beq.n	800299a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028d2:	4b4c      	ldr	r3, [pc, #304]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f003 030c 	and.w	r3, r3, #12
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00b      	beq.n	80028f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028de:	4b49      	ldr	r3, [pc, #292]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d11c      	bne.n	8002924 <HAL_RCC_OscConfig+0x18c>
 80028ea:	4b46      	ldr	r3, [pc, #280]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d116      	bne.n	8002924 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f6:	4b43      	ldr	r3, [pc, #268]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d005      	beq.n	800290e <HAL_RCC_OscConfig+0x176>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d001      	beq.n	800290e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e1ba      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290e:	4b3d      	ldr	r3, [pc, #244]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	4939      	ldr	r1, [pc, #228]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800291e:	4313      	orrs	r3, r2
 8002920:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002922:	e03a      	b.n	800299a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d020      	beq.n	800296e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800292c:	4b36      	ldr	r3, [pc, #216]	; (8002a08 <HAL_RCC_OscConfig+0x270>)
 800292e:	2201      	movs	r2, #1
 8002930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002932:	f7fe fc4d 	bl	80011d0 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293a:	f7fe fc49 	bl	80011d0 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e19b      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	4927      	ldr	r1, [pc, #156]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002968:	4313      	orrs	r3, r2
 800296a:	600b      	str	r3, [r1, #0]
 800296c:	e015      	b.n	800299a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296e:	4b26      	ldr	r3, [pc, #152]	; (8002a08 <HAL_RCC_OscConfig+0x270>)
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002974:	f7fe fc2c 	bl	80011d0 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800297c:	f7fe fc28 	bl	80011d0 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e17a      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298e:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1f0      	bne.n	800297c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d03a      	beq.n	8002a1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d019      	beq.n	80029e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ae:	4b17      	ldr	r3, [pc, #92]	; (8002a0c <HAL_RCC_OscConfig+0x274>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b4:	f7fe fc0c 	bl	80011d0 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029bc:	f7fe fc08 	bl	80011d0 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e15a      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ce:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <HAL_RCC_OscConfig+0x26c>)
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0f0      	beq.n	80029bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029da:	2001      	movs	r0, #1
 80029dc:	f000 fada 	bl	8002f94 <RCC_Delay>
 80029e0:	e01c      	b.n	8002a1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029e2:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <HAL_RCC_OscConfig+0x274>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e8:	f7fe fbf2 	bl	80011d0 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ee:	e00f      	b.n	8002a10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f0:	f7fe fbee 	bl	80011d0 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d908      	bls.n	8002a10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e140      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
 8002a02:	bf00      	nop
 8002a04:	40021000 	.word	0x40021000
 8002a08:	42420000 	.word	0x42420000
 8002a0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a10:	4b9e      	ldr	r3, [pc, #632]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1e9      	bne.n	80029f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f000 80a6 	beq.w	8002b76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a2e:	4b97      	ldr	r3, [pc, #604]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10d      	bne.n	8002a56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3a:	4b94      	ldr	r3, [pc, #592]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	4a93      	ldr	r2, [pc, #588]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a44:	61d3      	str	r3, [r2, #28]
 8002a46:	4b91      	ldr	r3, [pc, #580]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	60bb      	str	r3, [r7, #8]
 8002a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a52:	2301      	movs	r3, #1
 8002a54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a56:	4b8e      	ldr	r3, [pc, #568]	; (8002c90 <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d118      	bne.n	8002a94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a62:	4b8b      	ldr	r3, [pc, #556]	; (8002c90 <HAL_RCC_OscConfig+0x4f8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a8a      	ldr	r2, [pc, #552]	; (8002c90 <HAL_RCC_OscConfig+0x4f8>)
 8002a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a6e:	f7fe fbaf 	bl	80011d0 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a76:	f7fe fbab 	bl	80011d0 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b64      	cmp	r3, #100	; 0x64
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e0fd      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a88:	4b81      	ldr	r3, [pc, #516]	; (8002c90 <HAL_RCC_OscConfig+0x4f8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d106      	bne.n	8002aaa <HAL_RCC_OscConfig+0x312>
 8002a9c:	4b7b      	ldr	r3, [pc, #492]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4a7a      	ldr	r2, [pc, #488]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	6213      	str	r3, [r2, #32]
 8002aa8:	e02d      	b.n	8002b06 <HAL_RCC_OscConfig+0x36e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCC_OscConfig+0x334>
 8002ab2:	4b76      	ldr	r3, [pc, #472]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	4a75      	ldr	r2, [pc, #468]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ab8:	f023 0301 	bic.w	r3, r3, #1
 8002abc:	6213      	str	r3, [r2, #32]
 8002abe:	4b73      	ldr	r3, [pc, #460]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	4a72      	ldr	r2, [pc, #456]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ac4:	f023 0304 	bic.w	r3, r3, #4
 8002ac8:	6213      	str	r3, [r2, #32]
 8002aca:	e01c      	b.n	8002b06 <HAL_RCC_OscConfig+0x36e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCC_OscConfig+0x356>
 8002ad4:	4b6d      	ldr	r3, [pc, #436]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	4a6c      	ldr	r2, [pc, #432]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ada:	f043 0304 	orr.w	r3, r3, #4
 8002ade:	6213      	str	r3, [r2, #32]
 8002ae0:	4b6a      	ldr	r3, [pc, #424]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4a69      	ldr	r2, [pc, #420]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6213      	str	r3, [r2, #32]
 8002aec:	e00b      	b.n	8002b06 <HAL_RCC_OscConfig+0x36e>
 8002aee:	4b67      	ldr	r3, [pc, #412]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	4a66      	ldr	r2, [pc, #408]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	6213      	str	r3, [r2, #32]
 8002afa:	4b64      	ldr	r3, [pc, #400]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4a63      	ldr	r2, [pc, #396]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b00:	f023 0304 	bic.w	r3, r3, #4
 8002b04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d015      	beq.n	8002b3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0e:	f7fe fb5f 	bl	80011d0 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b14:	e00a      	b.n	8002b2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b16:	f7fe fb5b 	bl	80011d0 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e0ab      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2c:	4b57      	ldr	r3, [pc, #348]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0ee      	beq.n	8002b16 <HAL_RCC_OscConfig+0x37e>
 8002b38:	e014      	b.n	8002b64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b3a:	f7fe fb49 	bl	80011d0 <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b40:	e00a      	b.n	8002b58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b42:	f7fe fb45 	bl	80011d0 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e095      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b58:	4b4c      	ldr	r3, [pc, #304]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1ee      	bne.n	8002b42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b64:	7dfb      	ldrb	r3, [r7, #23]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d105      	bne.n	8002b76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	4a47      	ldr	r2, [pc, #284]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f000 8081 	beq.w	8002c82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b80:	4b42      	ldr	r3, [pc, #264]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f003 030c 	and.w	r3, r3, #12
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d061      	beq.n	8002c50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d146      	bne.n	8002c22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b94:	4b3f      	ldr	r3, [pc, #252]	; (8002c94 <HAL_RCC_OscConfig+0x4fc>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9a:	f7fe fb19 	bl	80011d0 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba2:	f7fe fb15 	bl	80011d0 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e067      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb4:	4b35      	ldr	r3, [pc, #212]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1f0      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc8:	d108      	bne.n	8002bdc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bca:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	492d      	ldr	r1, [pc, #180]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a19      	ldr	r1, [r3, #32]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bec:	430b      	orrs	r3, r1
 8002bee:	4927      	ldr	r1, [pc, #156]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf4:	4b27      	ldr	r3, [pc, #156]	; (8002c94 <HAL_RCC_OscConfig+0x4fc>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfa:	f7fe fae9 	bl	80011d0 <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c02:	f7fe fae5 	bl	80011d0 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e037      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c14:	4b1d      	ldr	r3, [pc, #116]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0f0      	beq.n	8002c02 <HAL_RCC_OscConfig+0x46a>
 8002c20:	e02f      	b.n	8002c82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c22:	4b1c      	ldr	r3, [pc, #112]	; (8002c94 <HAL_RCC_OscConfig+0x4fc>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c28:	f7fe fad2 	bl	80011d0 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c30:	f7fe face 	bl	80011d0 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e020      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c42:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f0      	bne.n	8002c30 <HAL_RCC_OscConfig+0x498>
 8002c4e:	e018      	b.n	8002c82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d101      	bne.n	8002c5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e013      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <HAL_RCC_OscConfig+0x4f4>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d106      	bne.n	8002c7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40007000 	.word	0x40007000
 8002c94:	42420060 	.word	0x42420060

08002c98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0d0      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cac:	4b6a      	ldr	r3, [pc, #424]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d910      	bls.n	8002cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	4b67      	ldr	r3, [pc, #412]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 0207 	bic.w	r2, r3, #7
 8002cc2:	4965      	ldr	r1, [pc, #404]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b63      	ldr	r3, [pc, #396]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0b8      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d020      	beq.n	8002d2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cf4:	4b59      	ldr	r3, [pc, #356]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4a58      	ldr	r2, [pc, #352]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d005      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d0c:	4b53      	ldr	r3, [pc, #332]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	4a52      	ldr	r2, [pc, #328]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d18:	4b50      	ldr	r3, [pc, #320]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	494d      	ldr	r1, [pc, #308]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d040      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d107      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3e:	4b47      	ldr	r3, [pc, #284]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d115      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e07f      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d107      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d56:	4b41      	ldr	r3, [pc, #260]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d109      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e073      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d66:	4b3d      	ldr	r3, [pc, #244]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e06b      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d76:	4b39      	ldr	r3, [pc, #228]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f023 0203 	bic.w	r2, r3, #3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	4936      	ldr	r1, [pc, #216]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d88:	f7fe fa22 	bl	80011d0 <HAL_GetTick>
 8002d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d8e:	e00a      	b.n	8002da6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d90:	f7fe fa1e 	bl	80011d0 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e053      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002da6:	4b2d      	ldr	r3, [pc, #180]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 020c 	and.w	r2, r3, #12
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d1eb      	bne.n	8002d90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002db8:	4b27      	ldr	r3, [pc, #156]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d210      	bcs.n	8002de8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc6:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f023 0207 	bic.w	r2, r3, #7
 8002dce:	4922      	ldr	r1, [pc, #136]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd6:	4b20      	ldr	r3, [pc, #128]	; (8002e58 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e032      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0304 	and.w	r3, r3, #4
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d008      	beq.n	8002e06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002df4:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	4916      	ldr	r1, [pc, #88]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d009      	beq.n	8002e26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e12:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	490e      	ldr	r1, [pc, #56]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e26:	f000 f821 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8002e2a:	4601      	mov	r1, r0
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <HAL_RCC_ClockConfig+0x1c4>)
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	091b      	lsrs	r3, r3, #4
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <HAL_RCC_ClockConfig+0x1c8>)
 8002e38:	5cd3      	ldrb	r3, [r2, r3]
 8002e3a:	fa21 f303 	lsr.w	r3, r1, r3
 8002e3e:	4a09      	ldr	r2, [pc, #36]	; (8002e64 <HAL_RCC_ClockConfig+0x1cc>)
 8002e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e42:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <HAL_RCC_ClockConfig+0x1d0>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fe f980 	bl	800114c <HAL_InitTick>

  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40022000 	.word	0x40022000
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	080052d0 	.word	0x080052d0
 8002e64:	20000000 	.word	0x20000000
 8002e68:	20000004 	.word	0x20000004

08002e6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e6c:	b490      	push	{r4, r7}
 8002e6e:	b08a      	sub	sp, #40	; 0x28
 8002e70:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e72:	4b2a      	ldr	r3, [pc, #168]	; (8002f1c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e74:	1d3c      	adds	r4, r7, #4
 8002e76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e7c:	4b28      	ldr	r3, [pc, #160]	; (8002f20 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]
 8002e86:	2300      	movs	r3, #0
 8002e88:	61bb      	str	r3, [r7, #24]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e96:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 030c 	and.w	r3, r3, #12
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d002      	beq.n	8002eac <HAL_RCC_GetSysClockFreq+0x40>
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d003      	beq.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x46>
 8002eaa:	e02d      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002eac:	4b1e      	ldr	r3, [pc, #120]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eae:	623b      	str	r3, [r7, #32]
      break;
 8002eb0:	e02d      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	0c9b      	lsrs	r3, r3, #18
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ec4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d013      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ed0:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	0c5b      	lsrs	r3, r3, #17
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ede:	4413      	add	r3, r2
 8002ee0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ee4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	4a0f      	ldr	r2, [pc, #60]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eea:	fb02 f203 	mul.w	r2, r2, r3
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ef6:	e004      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	4a0c      	ldr	r2, [pc, #48]	; (8002f2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f04:	623b      	str	r3, [r7, #32]
      break;
 8002f06:	e002      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f08:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f0a:	623b      	str	r3, [r7, #32]
      break;
 8002f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3728      	adds	r7, #40	; 0x28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc90      	pop	{r4, r7}
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	080052a8 	.word	0x080052a8
 8002f20:	080052b8 	.word	0x080052b8
 8002f24:	40021000 	.word	0x40021000
 8002f28:	007a1200 	.word	0x007a1200
 8002f2c:	003d0900 	.word	0x003d0900

08002f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f34:	4b02      	ldr	r3, [pc, #8]	; (8002f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f36:	681b      	ldr	r3, [r3, #0]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr
 8002f40:	20000000 	.word	0x20000000

08002f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f48:	f7ff fff2 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f4c:	4601      	mov	r1, r0
 8002f4e:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	0a1b      	lsrs	r3, r3, #8
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	4a03      	ldr	r2, [pc, #12]	; (8002f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f5a:	5cd3      	ldrb	r3, [r2, r3]
 8002f5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40021000 	.word	0x40021000
 8002f68:	080052e0 	.word	0x080052e0

08002f6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f70:	f7ff ffde 	bl	8002f30 <HAL_RCC_GetHCLKFreq>
 8002f74:	4601      	mov	r1, r0
 8002f76:	4b05      	ldr	r3, [pc, #20]	; (8002f8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	0adb      	lsrs	r3, r3, #11
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	4a03      	ldr	r2, [pc, #12]	; (8002f90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f82:	5cd3      	ldrb	r3, [r2, r3]
 8002f84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	080052e0 	.word	0x080052e0

08002f94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <RCC_Delay+0x34>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0a      	ldr	r2, [pc, #40]	; (8002fcc <RCC_Delay+0x38>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	0a5b      	lsrs	r3, r3, #9
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fb0:	bf00      	nop
  }
  while (Delay --);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	1e5a      	subs	r2, r3, #1
 8002fb6:	60fa      	str	r2, [r7, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1f9      	bne.n	8002fb0 <RCC_Delay+0x1c>
}
 8002fbc:	bf00      	nop
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	20000000 	.word	0x20000000
 8002fcc:	10624dd3 	.word	0x10624dd3

08002fd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	613b      	str	r3, [r7, #16]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d07d      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002fec:	2300      	movs	r3, #0
 8002fee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ff0:	4b4f      	ldr	r3, [pc, #316]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10d      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ffc:	4b4c      	ldr	r3, [pc, #304]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	4a4b      	ldr	r2, [pc, #300]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003006:	61d3      	str	r3, [r2, #28]
 8003008:	4b49      	ldr	r3, [pc, #292]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003014:	2301      	movs	r3, #1
 8003016:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003018:	4b46      	ldr	r3, [pc, #280]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003020:	2b00      	cmp	r3, #0
 8003022:	d118      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003024:	4b43      	ldr	r3, [pc, #268]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a42      	ldr	r2, [pc, #264]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800302a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800302e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003030:	f7fe f8ce 	bl	80011d0 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003036:	e008      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003038:	f7fe f8ca 	bl	80011d0 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b64      	cmp	r3, #100	; 0x64
 8003044:	d901      	bls.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e06d      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304a:	4b3a      	ldr	r3, [pc, #232]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003056:	4b36      	ldr	r3, [pc, #216]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800305e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d02e      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	429a      	cmp	r2, r3
 8003072:	d027      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003074:	4b2e      	ldr	r3, [pc, #184]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800307c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800307e:	4b2e      	ldr	r3, [pc, #184]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003084:	4b2c      	ldr	r3, [pc, #176]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800308a:	4a29      	ldr	r2, [pc, #164]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d014      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309a:	f7fe f899 	bl	80011d0 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a0:	e00a      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a2:	f7fe f895 	bl	80011d0 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e036      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b8:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0ee      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030c4:	4b1a      	ldr	r3, [pc, #104]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	4917      	ldr	r1, [pc, #92]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030d6:	7dfb      	ldrb	r3, [r7, #23]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d105      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030dc:	4b14      	ldr	r3, [pc, #80]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	4a13      	ldr	r2, [pc, #76]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030f4:	4b0e      	ldr	r3, [pc, #56]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	490b      	ldr	r1, [pc, #44]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	4313      	orrs	r3, r2
 8003104:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0310 	and.w	r3, r3, #16
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	4904      	ldr	r1, [pc, #16]	; (8003130 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003120:	4313      	orrs	r3, r2
 8003122:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000
 8003134:	40007000 	.word	0x40007000
 8003138:	42420440 	.word	0x42420440

0800313c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b08d      	sub	sp, #52	; 0x34
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003144:	4b55      	ldr	r3, [pc, #340]	; (800329c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003146:	f107 040c 	add.w	r4, r7, #12
 800314a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800314c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003150:	4b53      	ldr	r3, [pc, #332]	; (80032a0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003156:	2300      	movs	r3, #0
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
 800315a:	2300      	movs	r3, #0
 800315c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800315e:	2300      	movs	r3, #0
 8003160:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	2300      	movs	r3, #0
 8003168:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d07f      	beq.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003170:	2b10      	cmp	r3, #16
 8003172:	d002      	beq.n	800317a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003174:	2b01      	cmp	r3, #1
 8003176:	d048      	beq.n	800320a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003178:	e08b      	b.n	8003292 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800317a:	4b4a      	ldr	r3, [pc, #296]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003180:	4b48      	ldr	r3, [pc, #288]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d07f      	beq.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	0c9b      	lsrs	r3, r3, #18
 8003190:	f003 030f 	and.w	r3, r3, #15
 8003194:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003198:	4413      	add	r3, r2
 800319a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800319e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d018      	beq.n	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031aa:	4b3e      	ldr	r3, [pc, #248]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	0c5b      	lsrs	r3, r3, #17
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80031b8:	4413      	add	r3, r2
 80031ba:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80031be:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00d      	beq.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80031ca:	4a37      	ldr	r2, [pc, #220]	; (80032a8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	fb02 f303 	mul.w	r3, r2, r3
 80031d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031da:	e004      	b.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	4a33      	ldr	r2, [pc, #204]	; (80032ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80031e6:	4b2f      	ldr	r3, [pc, #188]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031f2:	d102      	bne.n	80031fa <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80031f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80031f8:	e048      	b.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80031fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	4a2c      	ldr	r2, [pc, #176]	; (80032b0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003208:	e040      	b.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800320a:	4b26      	ldr	r3, [pc, #152]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003216:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800321a:	d108      	bne.n	800322e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800322a:	62bb      	str	r3, [r7, #40]	; 0x28
 800322c:	e01f      	b.n	800326e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003238:	d109      	bne.n	800324e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800323a:	4b1a      	ldr	r3, [pc, #104]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003246:	f649 4340 	movw	r3, #40000	; 0x9c40
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
 800324c:	e00f      	b.n	800326e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003254:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003258:	d11a      	bne.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800325a:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d014      	beq.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003266:	f24f 4324 	movw	r3, #62500	; 0xf424
 800326a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800326c:	e010      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800326e:	e00f      	b.n	8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003270:	f7ff fe7c 	bl	8002f6c <HAL_RCC_GetPCLK2Freq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	0b9b      	lsrs	r3, r3, #14
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	3301      	adds	r3, #1
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800328a:	e002      	b.n	8003292 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800328c:	bf00      	nop
 800328e:	e000      	b.n	8003292 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003290:	bf00      	nop
    }
  }
  return (frequency);
 8003292:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003294:	4618      	mov	r0, r3
 8003296:	3734      	adds	r7, #52	; 0x34
 8003298:	46bd      	mov	sp, r7
 800329a:	bd90      	pop	{r4, r7, pc}
 800329c:	080052bc 	.word	0x080052bc
 80032a0:	080052cc 	.word	0x080052cc
 80032a4:	40021000 	.word	0x40021000
 80032a8:	007a1200 	.word	0x007a1200
 80032ac:	003d0900 	.word	0x003d0900
 80032b0:	aaaaaaab 	.word	0xaaaaaaab

080032b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e01d      	b.n	8003302 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d106      	bne.n	80032e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7fd fc5a 	bl	8000b94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3304      	adds	r3, #4
 80032f0:	4619      	mov	r1, r3
 80032f2:	4610      	mov	r0, r2
 80032f4:	f000 fb3c 	bl	8003970 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800330a:	b480      	push	{r7}
 800330c:	b085      	sub	sp, #20
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0201 	orr.w	r2, r2, #1
 8003320:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2b06      	cmp	r3, #6
 8003332:	d007      	beq.n	8003344 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0201 	orr.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3714      	adds	r7, #20
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e01d      	b.n	800339e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f815 	bl	80033a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3304      	adds	r3, #4
 800338c:	4619      	mov	r1, r3
 800338e:	4610      	mov	r0, r2
 8003390:	f000 faee 	bl	8003970 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2201      	movs	r2, #1
 80033c8:	6839      	ldr	r1, [r7, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fd50 	bl	8003e70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a10      	ldr	r2, [pc, #64]	; (8003418 <HAL_TIM_PWM_Start+0x60>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d107      	bne.n	80033ea <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b06      	cmp	r3, #6
 80033fa:	d007      	beq.n	800340c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0201 	orr.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40012c00 	.word	0x40012c00

0800341c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b02      	cmp	r3, #2
 8003430:	d122      	bne.n	8003478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b02      	cmp	r3, #2
 800343e:	d11b      	bne.n	8003478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f06f 0202 	mvn.w	r2, #2
 8003448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fa6a 	bl	8003938 <HAL_TIM_IC_CaptureCallback>
 8003464:	e005      	b.n	8003472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fa5d 	bl	8003926 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 fa6c 	bl	800394a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	f003 0304 	and.w	r3, r3, #4
 8003482:	2b04      	cmp	r3, #4
 8003484:	d122      	bne.n	80034cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b04      	cmp	r3, #4
 8003492:	d11b      	bne.n	80034cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0204 	mvn.w	r2, #4
 800349c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2202      	movs	r2, #2
 80034a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa40 	bl	8003938 <HAL_TIM_IC_CaptureCallback>
 80034b8:	e005      	b.n	80034c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fa33 	bl	8003926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fa42 	bl	800394a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d122      	bne.n	8003520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	d11b      	bne.n	8003520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f06f 0208 	mvn.w	r2, #8
 80034f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2204      	movs	r2, #4
 80034f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa16 	bl	8003938 <HAL_TIM_IC_CaptureCallback>
 800350c:	e005      	b.n	800351a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fa09 	bl	8003926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 fa18 	bl	800394a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b10      	cmp	r3, #16
 800352c:	d122      	bne.n	8003574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	2b10      	cmp	r3, #16
 800353a:	d11b      	bne.n	8003574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f06f 0210 	mvn.w	r2, #16
 8003544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2208      	movs	r2, #8
 800354a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f9ec 	bl	8003938 <HAL_TIM_IC_CaptureCallback>
 8003560:	e005      	b.n	800356e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f9df 	bl	8003926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 f9ee 	bl	800394a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b01      	cmp	r3, #1
 8003580:	d10e      	bne.n	80035a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d107      	bne.n	80035a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f06f 0201 	mvn.w	r2, #1
 8003598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fd f992 	bl	80008c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035aa:	2b80      	cmp	r3, #128	; 0x80
 80035ac:	d10e      	bne.n	80035cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b8:	2b80      	cmp	r3, #128	; 0x80
 80035ba:	d107      	bne.n	80035cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 fcc3 	bl	8003f52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d6:	2b40      	cmp	r3, #64	; 0x40
 80035d8:	d10e      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e4:	2b40      	cmp	r3, #64	; 0x40
 80035e6:	d107      	bne.n	80035f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f9b2 	bl	800395c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b20      	cmp	r3, #32
 8003604:	d10e      	bne.n	8003624 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 0320 	and.w	r3, r3, #32
 8003610:	2b20      	cmp	r3, #32
 8003612:	d107      	bne.n	8003624 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f06f 0220 	mvn.w	r2, #32
 800361c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 fc8e 	bl	8003f40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003624:	bf00      	nop
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800363e:	2b01      	cmp	r3, #1
 8003640:	d101      	bne.n	8003646 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003642:	2302      	movs	r3, #2
 8003644:	e0b4      	b.n	80037b0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2202      	movs	r2, #2
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b0c      	cmp	r3, #12
 800365a:	f200 809f 	bhi.w	800379c <HAL_TIM_PWM_ConfigChannel+0x170>
 800365e:	a201      	add	r2, pc, #4	; (adr r2, 8003664 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003664:	08003699 	.word	0x08003699
 8003668:	0800379d 	.word	0x0800379d
 800366c:	0800379d 	.word	0x0800379d
 8003670:	0800379d 	.word	0x0800379d
 8003674:	080036d9 	.word	0x080036d9
 8003678:	0800379d 	.word	0x0800379d
 800367c:	0800379d 	.word	0x0800379d
 8003680:	0800379d 	.word	0x0800379d
 8003684:	0800371b 	.word	0x0800371b
 8003688:	0800379d 	.word	0x0800379d
 800368c:	0800379d 	.word	0x0800379d
 8003690:	0800379d 	.word	0x0800379d
 8003694:	0800375b 	.word	0x0800375b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68b9      	ldr	r1, [r7, #8]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 f9c8 	bl	8003a34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	699a      	ldr	r2, [r3, #24]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0208 	orr.w	r2, r2, #8
 80036b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699a      	ldr	r2, [r3, #24]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0204 	bic.w	r2, r2, #4
 80036c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6999      	ldr	r1, [r3, #24]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	691a      	ldr	r2, [r3, #16]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	619a      	str	r2, [r3, #24]
      break;
 80036d6:	e062      	b.n	800379e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68b9      	ldr	r1, [r7, #8]
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 fa0e 	bl	8003b00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699a      	ldr	r2, [r3, #24]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699a      	ldr	r2, [r3, #24]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003702:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6999      	ldr	r1, [r3, #24]
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	021a      	lsls	r2, r3, #8
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	619a      	str	r2, [r3, #24]
      break;
 8003718:	e041      	b.n	800379e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68b9      	ldr	r1, [r7, #8]
 8003720:	4618      	mov	r0, r3
 8003722:	f000 fa57 	bl	8003bd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69da      	ldr	r2, [r3, #28]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f042 0208 	orr.w	r2, r2, #8
 8003734:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	69da      	ldr	r2, [r3, #28]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0204 	bic.w	r2, r2, #4
 8003744:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69d9      	ldr	r1, [r3, #28]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	61da      	str	r2, [r3, #28]
      break;
 8003758:	e021      	b.n	800379e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68b9      	ldr	r1, [r7, #8]
 8003760:	4618      	mov	r0, r3
 8003762:	f000 faa1 	bl	8003ca8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69da      	ldr	r2, [r3, #28]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003774:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	69da      	ldr	r2, [r3, #28]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003784:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	69d9      	ldr	r1, [r3, #28]
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	021a      	lsls	r2, r3, #8
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	61da      	str	r2, [r3, #28]
      break;
 800379a:	e000      	b.n	800379e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800379c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_TIM_ConfigClockSource+0x18>
 80037cc:	2302      	movs	r3, #2
 80037ce:	e0a6      	b.n	800391e <HAL_TIM_ConfigClockSource+0x166>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b40      	cmp	r3, #64	; 0x40
 8003806:	d067      	beq.n	80038d8 <HAL_TIM_ConfigClockSource+0x120>
 8003808:	2b40      	cmp	r3, #64	; 0x40
 800380a:	d80b      	bhi.n	8003824 <HAL_TIM_ConfigClockSource+0x6c>
 800380c:	2b10      	cmp	r3, #16
 800380e:	d073      	beq.n	80038f8 <HAL_TIM_ConfigClockSource+0x140>
 8003810:	2b10      	cmp	r3, #16
 8003812:	d802      	bhi.n	800381a <HAL_TIM_ConfigClockSource+0x62>
 8003814:	2b00      	cmp	r3, #0
 8003816:	d06f      	beq.n	80038f8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003818:	e078      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800381a:	2b20      	cmp	r3, #32
 800381c:	d06c      	beq.n	80038f8 <HAL_TIM_ConfigClockSource+0x140>
 800381e:	2b30      	cmp	r3, #48	; 0x30
 8003820:	d06a      	beq.n	80038f8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003822:	e073      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003824:	2b70      	cmp	r3, #112	; 0x70
 8003826:	d00d      	beq.n	8003844 <HAL_TIM_ConfigClockSource+0x8c>
 8003828:	2b70      	cmp	r3, #112	; 0x70
 800382a:	d804      	bhi.n	8003836 <HAL_TIM_ConfigClockSource+0x7e>
 800382c:	2b50      	cmp	r3, #80	; 0x50
 800382e:	d033      	beq.n	8003898 <HAL_TIM_ConfigClockSource+0xe0>
 8003830:	2b60      	cmp	r3, #96	; 0x60
 8003832:	d041      	beq.n	80038b8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003834:	e06a      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383a:	d066      	beq.n	800390a <HAL_TIM_ConfigClockSource+0x152>
 800383c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003840:	d017      	beq.n	8003872 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003842:	e063      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	6899      	ldr	r1, [r3, #8]
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	f000 faed 	bl	8003e32 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003866:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	609a      	str	r2, [r3, #8]
      break;
 8003870:	e04c      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6818      	ldr	r0, [r3, #0]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	6899      	ldr	r1, [r3, #8]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	f000 fad6 	bl	8003e32 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003894:	609a      	str	r2, [r3, #8]
      break;
 8003896:	e039      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6818      	ldr	r0, [r3, #0]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	6859      	ldr	r1, [r3, #4]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	461a      	mov	r2, r3
 80038a6:	f000 fa4d 	bl	8003d44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2150      	movs	r1, #80	; 0x50
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 faa4 	bl	8003dfe <TIM_ITRx_SetConfig>
      break;
 80038b6:	e029      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6818      	ldr	r0, [r3, #0]
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	6859      	ldr	r1, [r3, #4]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	461a      	mov	r2, r3
 80038c6:	f000 fa6b 	bl	8003da0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2160      	movs	r1, #96	; 0x60
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 fa94 	bl	8003dfe <TIM_ITRx_SetConfig>
      break;
 80038d6:	e019      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6818      	ldr	r0, [r3, #0]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	6859      	ldr	r1, [r3, #4]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	461a      	mov	r2, r3
 80038e6:	f000 fa2d 	bl	8003d44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2140      	movs	r1, #64	; 0x40
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fa84 	bl	8003dfe <TIM_ITRx_SetConfig>
      break;
 80038f6:	e009      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4619      	mov	r1, r3
 8003902:	4610      	mov	r0, r2
 8003904:	f000 fa7b 	bl	8003dfe <TIM_ITRx_SetConfig>
      break;
 8003908:	e000      	b.n	800390c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800390a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr

0800394a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	bc80      	pop	{r7}
 800396c:	4770      	bx	lr
	...

08003970 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a29      	ldr	r2, [pc, #164]	; (8003a28 <TIM_Base_SetConfig+0xb8>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d00b      	beq.n	80039a0 <TIM_Base_SetConfig+0x30>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398e:	d007      	beq.n	80039a0 <TIM_Base_SetConfig+0x30>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a26      	ldr	r2, [pc, #152]	; (8003a2c <TIM_Base_SetConfig+0xbc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d003      	beq.n	80039a0 <TIM_Base_SetConfig+0x30>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a25      	ldr	r2, [pc, #148]	; (8003a30 <TIM_Base_SetConfig+0xc0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d108      	bne.n	80039b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a1c      	ldr	r2, [pc, #112]	; (8003a28 <TIM_Base_SetConfig+0xb8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00b      	beq.n	80039d2 <TIM_Base_SetConfig+0x62>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039c0:	d007      	beq.n	80039d2 <TIM_Base_SetConfig+0x62>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a19      	ldr	r2, [pc, #100]	; (8003a2c <TIM_Base_SetConfig+0xbc>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d003      	beq.n	80039d2 <TIM_Base_SetConfig+0x62>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a18      	ldr	r2, [pc, #96]	; (8003a30 <TIM_Base_SetConfig+0xc0>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d108      	bne.n	80039e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a07      	ldr	r2, [pc, #28]	; (8003a28 <TIM_Base_SetConfig+0xb8>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d103      	bne.n	8003a18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	615a      	str	r2, [r3, #20]
}
 8003a1e:	bf00      	nop
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bc80      	pop	{r7}
 8003a26:	4770      	bx	lr
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40000400 	.word	0x40000400
 8003a30:	40000800 	.word	0x40000800

08003a34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	f023 0201 	bic.w	r2, r3, #1
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 0303 	bic.w	r3, r3, #3
 8003a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f023 0302 	bic.w	r3, r3, #2
 8003a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a1c      	ldr	r2, [pc, #112]	; (8003afc <TIM_OC1_SetConfig+0xc8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d10c      	bne.n	8003aaa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0308 	bic.w	r3, r3, #8
 8003a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f023 0304 	bic.w	r3, r3, #4
 8003aa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <TIM_OC1_SetConfig+0xc8>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d111      	bne.n	8003ad6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	621a      	str	r2, [r3, #32]
}
 8003af0:	bf00      	nop
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	40012c00 	.word	0x40012c00

08003b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	f023 0210 	bic.w	r2, r3, #16
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	021b      	lsls	r3, r3, #8
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f023 0320 	bic.w	r3, r3, #32
 8003b4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	011b      	lsls	r3, r3, #4
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a1d      	ldr	r2, [pc, #116]	; (8003bd0 <TIM_OC2_SetConfig+0xd0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d10d      	bne.n	8003b7c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a14      	ldr	r2, [pc, #80]	; (8003bd0 <TIM_OC2_SetConfig+0xd0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d113      	bne.n	8003bac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	621a      	str	r2, [r3, #32]
}
 8003bc6:	bf00      	nop
 8003bc8:	371c      	adds	r7, #28
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr
 8003bd0:	40012c00 	.word	0x40012c00

08003bd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b087      	sub	sp, #28
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f023 0303 	bic.w	r3, r3, #3
 8003c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	021b      	lsls	r3, r3, #8
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ca4 <TIM_OC3_SetConfig+0xd0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d10d      	bne.n	8003c4e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a14      	ldr	r2, [pc, #80]	; (8003ca4 <TIM_OC3_SetConfig+0xd0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d113      	bne.n	8003c7e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	621a      	str	r2, [r3, #32]
}
 8003c98:	bf00      	nop
 8003c9a:	371c      	adds	r7, #28
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	40012c00 	.word	0x40012c00

08003ca8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	021b      	lsls	r3, r3, #8
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	031b      	lsls	r3, r3, #12
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a0f      	ldr	r2, [pc, #60]	; (8003d40 <TIM_OC4_SetConfig+0x98>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d109      	bne.n	8003d1c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	019b      	lsls	r3, r3, #6
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	621a      	str	r2, [r3, #32]
}
 8003d36:	bf00      	nop
 8003d38:	371c      	adds	r7, #28
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr
 8003d40:	40012c00 	.word	0x40012c00

08003d44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b087      	sub	sp, #28
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	f023 0201 	bic.w	r2, r3, #1
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f023 030a 	bic.w	r3, r3, #10
 8003d80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	621a      	str	r2, [r3, #32]
}
 8003d96:	bf00      	nop
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr

08003da0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f023 0210 	bic.w	r2, r3, #16
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	031b      	lsls	r3, r3, #12
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ddc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	621a      	str	r2, [r3, #32]
}
 8003df4:	bf00      	nop
 8003df6:	371c      	adds	r7, #28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bc80      	pop	{r7}
 8003dfc:	4770      	bx	lr

08003dfe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b085      	sub	sp, #20
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f043 0307 	orr.w	r3, r3, #7
 8003e20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	609a      	str	r2, [r3, #8]
}
 8003e28:	bf00      	nop
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bc80      	pop	{r7}
 8003e30:	4770      	bx	lr

08003e32 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b087      	sub	sp, #28
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	607a      	str	r2, [r7, #4]
 8003e3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	021a      	lsls	r2, r3, #8
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	431a      	orrs	r2, r3
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	609a      	str	r2, [r3, #8]
}
 8003e66:	bf00      	nop
 8003e68:	371c      	adds	r7, #28
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f003 031f 	and.w	r3, r3, #31
 8003e82:	2201      	movs	r2, #1
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6a1a      	ldr	r2, [r3, #32]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	401a      	ands	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a1a      	ldr	r2, [r3, #32]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f003 031f 	and.w	r3, r3, #31
 8003ea2:	6879      	ldr	r1, [r7, #4]
 8003ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	621a      	str	r2, [r3, #32]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d101      	bne.n	8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e032      	b.n	8003f36 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f08:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr

08003f52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr

08003f64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e03f      	b.n	8003ff6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7fc fe74 	bl	8000c78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2224      	movs	r2, #36	; 0x24
 8003f94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fc2d 	bl	8004808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	691a      	ldr	r2, [r3, #16]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	695a      	ldr	r2, [r3, #20]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003fcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68da      	ldr	r2, [r3, #12]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	4613      	mov	r3, r2
 800400c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b20      	cmp	r3, #32
 8004018:	d153      	bne.n	80040c2 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_UART_Transmit_DMA+0x26>
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e04c      	b.n	80040c4 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004030:	2b01      	cmp	r3, #1
 8004032:	d101      	bne.n	8004038 <HAL_UART_Transmit_DMA+0x38>
 8004034:	2302      	movs	r3, #2
 8004036:	e045      	b.n	80040c4 <HAL_UART_Transmit_DMA+0xc4>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	88fa      	ldrh	r2, [r7, #6]
 800404a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	88fa      	ldrh	r2, [r7, #6]
 8004050:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2221      	movs	r2, #33	; 0x21
 800405c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004064:	4a19      	ldr	r2, [pc, #100]	; (80040cc <HAL_UART_Transmit_DMA+0xcc>)
 8004066:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406c:	4a18      	ldr	r2, [pc, #96]	; (80040d0 <HAL_UART_Transmit_DMA+0xd0>)
 800406e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <HAL_UART_Transmit_DMA+0xd4>)
 8004076:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407c:	2200      	movs	r2, #0
 800407e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8004080:	f107 0308 	add.w	r3, r7, #8
 8004084:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	6819      	ldr	r1, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3304      	adds	r3, #4
 8004094:	461a      	mov	r2, r3
 8004096:	88fb      	ldrh	r3, [r7, #6]
 8004098:	f7fd ff98 	bl	8001fcc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040a4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695a      	ldr	r2, [r3, #20]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80040bc:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e000      	b.n	80040c4 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	08004419 	.word	0x08004419
 80040d0:	0800446b 	.word	0x0800446b
 80040d4:	0800450b 	.word	0x0800450b

080040d8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	4613      	mov	r3, r2
 80040e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b20      	cmp	r3, #32
 80040f0:	d166      	bne.n	80041c0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_UART_Receive_DMA+0x26>
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e05f      	b.n	80041c2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_UART_Receive_DMA+0x38>
 800410c:	2302      	movs	r3, #2
 800410e:	e058      	b.n	80041c2 <HAL_UART_Receive_DMA+0xea>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	88fa      	ldrh	r2, [r7, #6]
 8004122:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2222      	movs	r2, #34	; 0x22
 800412e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004136:	4a25      	ldr	r2, [pc, #148]	; (80041cc <HAL_UART_Receive_DMA+0xf4>)
 8004138:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413e:	4a24      	ldr	r2, [pc, #144]	; (80041d0 <HAL_UART_Receive_DMA+0xf8>)
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004146:	4a23      	ldr	r2, [pc, #140]	; (80041d4 <HAL_UART_Receive_DMA+0xfc>)
 8004148:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414e:	2200      	movs	r2, #0
 8004150:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8004152:	f107 0308 	add.w	r3, r7, #8
 8004156:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	3304      	adds	r3, #4
 8004162:	4619      	mov	r1, r3
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	88fb      	ldrh	r3, [r7, #6]
 800416a:	f7fd ff2f 	bl	8001fcc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800416e:	2300      	movs	r3, #0
 8004170:	613b      	str	r3, [r7, #16]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	613b      	str	r3, [r7, #16]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68da      	ldr	r2, [r3, #12]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800419a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695a      	ldr	r2, [r3, #20]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041ba:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80041bc:	2300      	movs	r3, #0
 80041be:	e000      	b.n	80041c2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80041c0:	2302      	movs	r3, #2
  }
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	08004487 	.word	0x08004487
 80041d0:	080044ef 	.word	0x080044ef
 80041d4:	0800450b 	.word	0x0800450b

080041d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10d      	bne.n	800422a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d008      	beq.n	800422a <HAL_UART_IRQHandler+0x52>
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa6e 	bl	8004704 <UART_Receive_IT>
      return;
 8004228:	e0cc      	b.n	80043c4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 80ab 	beq.w	8004388 <HAL_UART_IRQHandler+0x1b0>
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d105      	bne.n	8004248 <HAL_UART_IRQHandler+0x70>
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 80a0 	beq.w	8004388 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <HAL_UART_IRQHandler+0x90>
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004260:	f043 0201 	orr.w	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	f003 0304 	and.w	r3, r3, #4
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <HAL_UART_IRQHandler+0xb0>
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d005      	beq.n	8004288 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004280:	f043 0202 	orr.w	r2, r3, #2
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00a      	beq.n	80042a8 <HAL_UART_IRQHandler+0xd0>
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a0:	f043 0204 	orr.w	r2, r3, #4
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00a      	beq.n	80042c8 <HAL_UART_IRQHandler+0xf0>
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c0:	f043 0208 	orr.w	r2, r3, #8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d078      	beq.n	80043c2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f003 0320 	and.w	r3, r3, #32
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d007      	beq.n	80042ea <HAL_UART_IRQHandler+0x112>
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	f003 0320 	and.w	r3, r3, #32
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 fa0d 	bl	8004704 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf14      	ite	ne
 80042f8:	2301      	movne	r3, #1
 80042fa:	2300      	moveq	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004304:	f003 0308 	and.w	r3, r3, #8
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <HAL_UART_IRQHandler+0x13a>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d031      	beq.n	8004376 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f958 	bl	80045c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d023      	beq.n	800436e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695a      	ldr	r2, [r3, #20]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004334:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	2b00      	cmp	r3, #0
 800433c:	d013      	beq.n	8004366 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004342:	4a22      	ldr	r2, [pc, #136]	; (80043cc <HAL_UART_IRQHandler+0x1f4>)
 8004344:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800434a:	4618      	mov	r0, r3
 800434c:	f7fd fed8 	bl	8002100 <HAL_DMA_Abort_IT>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d016      	beq.n	8004384 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004360:	4610      	mov	r0, r2
 8004362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	e00e      	b.n	8004384 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f84d 	bl	8004406 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800436c:	e00a      	b.n	8004384 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f849 	bl	8004406 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004374:	e006      	b.n	8004384 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f845 	bl	8004406 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004382:	e01e      	b.n	80043c2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	bf00      	nop
    return;
 8004386:	e01c      	b.n	80043c2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800438e:	2b00      	cmp	r3, #0
 8004390:	d008      	beq.n	80043a4 <HAL_UART_IRQHandler+0x1cc>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 f944 	bl	800462a <UART_Transmit_IT>
    return;
 80043a2:	e00f      	b.n	80043c4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <HAL_UART_IRQHandler+0x1ec>
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d005      	beq.n	80043c4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 f98b 	bl	80046d4 <UART_EndTransmit_IT>
    return;
 80043be:	bf00      	nop
 80043c0:	e000      	b.n	80043c4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80043c2:	bf00      	nop
  }
}
 80043c4:	3720      	adds	r7, #32
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	08004603 	.word	0x08004603

080043d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	bc80      	pop	{r7}
 80043e0:	4770      	bx	lr

080043e2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	bc80      	pop	{r7}
 8004404:	4770      	bx	lr

08004406 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004406:	b480      	push	{r7}
 8004408:	b083      	sub	sp, #12
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800440e:	bf00      	nop
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr

08004418 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d113      	bne.n	800445c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004448:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68da      	ldr	r2, [r3, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004458:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800445a:	e002      	b.n	8004462 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f7ff ffb7 	bl	80043d0 <HAL_UART_TxCpltCallback>
}
 8004462:	bf00      	nop
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004476:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f7ff ffb2 	bl	80043e2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800447e:	bf00      	nop
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b084      	sub	sp, #16
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0320 	and.w	r3, r3, #32
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d11e      	bne.n	80044e0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044b6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0201 	bic.w	r2, r2, #1
 80044c6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695a      	ldr	r2, [r3, #20]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044d6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f7fc fa87 	bl	80009f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044e6:	bf00      	nop
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b084      	sub	sp, #16
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f7ff ff79 	bl	80043f4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004502:	bf00      	nop
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b084      	sub	sp, #16
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004526:	2b00      	cmp	r3, #0
 8004528:	bf14      	ite	ne
 800452a:	2301      	movne	r3, #1
 800452c:	2300      	moveq	r3, #0
 800452e:	b2db      	uxtb	r3, r3
 8004530:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b21      	cmp	r3, #33	; 0x21
 800453c:	d108      	bne.n	8004550 <UART_DMAError+0x46>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2200      	movs	r2, #0
 8004548:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800454a:	68b8      	ldr	r0, [r7, #8]
 800454c:	f000 f827 	bl	800459e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455a:	2b00      	cmp	r3, #0
 800455c:	bf14      	ite	ne
 800455e:	2301      	movne	r3, #1
 8004560:	2300      	moveq	r3, #0
 8004562:	b2db      	uxtb	r3, r3
 8004564:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b22      	cmp	r3, #34	; 0x22
 8004570:	d108      	bne.n	8004584 <UART_DMAError+0x7a>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2200      	movs	r2, #0
 800457c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800457e:	68b8      	ldr	r0, [r7, #8]
 8004580:	f000 f822 	bl	80045c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004588:	f043 0210 	orr.w	r2, r3, #16
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004590:	68b8      	ldr	r0, [r7, #8]
 8004592:	f7ff ff38 	bl	8004406 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80045b4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr

080045c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80045de:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695a      	ldr	r2, [r3, #20]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0201 	bic.w	r2, r2, #1
 80045ee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bc80      	pop	{r7}
 8004600:	4770      	bx	lr

08004602 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b084      	sub	sp, #16
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f7ff fef2 	bl	8004406 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004622:	bf00      	nop
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800462a:	b480      	push	{r7}
 800462c:	b085      	sub	sp, #20
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b21      	cmp	r3, #33	; 0x21
 800463c:	d144      	bne.n	80046c8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004646:	d11a      	bne.n	800467e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	461a      	mov	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800465c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d105      	bne.n	8004672 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	1c9a      	adds	r2, r3, #2
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	621a      	str	r2, [r3, #32]
 8004670:	e00e      	b.n	8004690 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	621a      	str	r2, [r3, #32]
 800467c:	e008      	b.n	8004690 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	1c59      	adds	r1, r3, #1
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6211      	str	r1, [r2, #32]
 8004688:	781a      	ldrb	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004694:	b29b      	uxth	r3, r3
 8004696:	3b01      	subs	r3, #1
 8004698:	b29b      	uxth	r3, r3
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	4619      	mov	r1, r3
 800469e:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10f      	bne.n	80046c4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68da      	ldr	r2, [r3, #12]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046c4:	2300      	movs	r3, #0
 80046c6:	e000      	b.n	80046ca <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046c8:	2302      	movs	r3, #2
  }
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bc80      	pop	{r7}
 80046d2:	4770      	bx	lr

080046d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68da      	ldr	r2, [r3, #12]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f7ff fe6b 	bl	80043d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b22      	cmp	r3, #34	; 0x22
 8004716:	d171      	bne.n	80047fc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004720:	d123      	bne.n	800476a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10e      	bne.n	800474e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	b29b      	uxth	r3, r3
 8004738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004746:	1c9a      	adds	r2, r3, #2
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	629a      	str	r2, [r3, #40]	; 0x28
 800474c:	e029      	b.n	80047a2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	b29b      	uxth	r3, r3
 8004756:	b2db      	uxtb	r3, r3
 8004758:	b29a      	uxth	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004762:	1c5a      	adds	r2, r3, #1
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	629a      	str	r2, [r3, #40]	; 0x28
 8004768:	e01b      	b.n	80047a2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	691b      	ldr	r3, [r3, #16]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10a      	bne.n	8004788 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6858      	ldr	r0, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477c:	1c59      	adds	r1, r3, #1
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6291      	str	r1, [r2, #40]	; 0x28
 8004782:	b2c2      	uxtb	r2, r0
 8004784:	701a      	strb	r2, [r3, #0]
 8004786:	e00c      	b.n	80047a2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	b2da      	uxtb	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	1c58      	adds	r0, r3, #1
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	6288      	str	r0, [r1, #40]	; 0x28
 800479a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	3b01      	subs	r3, #1
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4619      	mov	r1, r3
 80047b0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d120      	bne.n	80047f8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0220 	bic.w	r2, r2, #32
 80047c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695a      	ldr	r2, [r3, #20]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fc f900 	bl	80009f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e002      	b.n	80047fe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80047f8:	2300      	movs	r3, #0
 80047fa:	e000      	b.n	80047fe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80047fc:	2302      	movs	r3, #2
  }
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
	...

08004808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004842:	f023 030c 	bic.w	r3, r3, #12
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6812      	ldr	r2, [r2, #0]
 800484a:	68f9      	ldr	r1, [r7, #12]
 800484c:	430b      	orrs	r3, r1
 800484e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699a      	ldr	r2, [r3, #24]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	430a      	orrs	r2, r1
 8004864:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a52      	ldr	r2, [pc, #328]	; (80049b4 <UART_SetConfig+0x1ac>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d14e      	bne.n	800490e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004870:	f7fe fb7c 	bl	8002f6c <HAL_RCC_GetPCLK2Freq>
 8004874:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	4613      	mov	r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	009a      	lsls	r2, r3, #2
 8004880:	441a      	add	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	fbb2 f3f3 	udiv	r3, r2, r3
 800488c:	4a4a      	ldr	r2, [pc, #296]	; (80049b8 <UART_SetConfig+0x1b0>)
 800488e:	fba2 2303 	umull	r2, r3, r2, r3
 8004892:	095b      	lsrs	r3, r3, #5
 8004894:	0119      	lsls	r1, r3, #4
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	4613      	mov	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	009a      	lsls	r2, r3, #2
 80048a0:	441a      	add	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048ac:	4b42      	ldr	r3, [pc, #264]	; (80049b8 <UART_SetConfig+0x1b0>)
 80048ae:	fba3 0302 	umull	r0, r3, r3, r2
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	2064      	movs	r0, #100	; 0x64
 80048b6:	fb00 f303 	mul.w	r3, r0, r3
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	3332      	adds	r3, #50	; 0x32
 80048c0:	4a3d      	ldr	r2, [pc, #244]	; (80049b8 <UART_SetConfig+0x1b0>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	095b      	lsrs	r3, r3, #5
 80048c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048cc:	4419      	add	r1, r3
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	009a      	lsls	r2, r3, #2
 80048d8:	441a      	add	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048e4:	4b34      	ldr	r3, [pc, #208]	; (80049b8 <UART_SetConfig+0x1b0>)
 80048e6:	fba3 0302 	umull	r0, r3, r3, r2
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	2064      	movs	r0, #100	; 0x64
 80048ee:	fb00 f303 	mul.w	r3, r0, r3
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	011b      	lsls	r3, r3, #4
 80048f6:	3332      	adds	r3, #50	; 0x32
 80048f8:	4a2f      	ldr	r2, [pc, #188]	; (80049b8 <UART_SetConfig+0x1b0>)
 80048fa:	fba2 2303 	umull	r2, r3, r2, r3
 80048fe:	095b      	lsrs	r3, r3, #5
 8004900:	f003 020f 	and.w	r2, r3, #15
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	440a      	add	r2, r1
 800490a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800490c:	e04d      	b.n	80049aa <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800490e:	f7fe fb19 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8004912:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	009a      	lsls	r2, r3, #2
 800491e:	441a      	add	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	4a23      	ldr	r2, [pc, #140]	; (80049b8 <UART_SetConfig+0x1b0>)
 800492c:	fba2 2303 	umull	r2, r3, r2, r3
 8004930:	095b      	lsrs	r3, r3, #5
 8004932:	0119      	lsls	r1, r3, #4
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	4613      	mov	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	009a      	lsls	r2, r3, #2
 800493e:	441a      	add	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	fbb2 f2f3 	udiv	r2, r2, r3
 800494a:	4b1b      	ldr	r3, [pc, #108]	; (80049b8 <UART_SetConfig+0x1b0>)
 800494c:	fba3 0302 	umull	r0, r3, r3, r2
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	2064      	movs	r0, #100	; 0x64
 8004954:	fb00 f303 	mul.w	r3, r0, r3
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	3332      	adds	r3, #50	; 0x32
 800495e:	4a16      	ldr	r2, [pc, #88]	; (80049b8 <UART_SetConfig+0x1b0>)
 8004960:	fba2 2303 	umull	r2, r3, r2, r3
 8004964:	095b      	lsrs	r3, r3, #5
 8004966:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800496a:	4419      	add	r1, r3
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	4613      	mov	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	009a      	lsls	r2, r3, #2
 8004976:	441a      	add	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004982:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <UART_SetConfig+0x1b0>)
 8004984:	fba3 0302 	umull	r0, r3, r3, r2
 8004988:	095b      	lsrs	r3, r3, #5
 800498a:	2064      	movs	r0, #100	; 0x64
 800498c:	fb00 f303 	mul.w	r3, r0, r3
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	011b      	lsls	r3, r3, #4
 8004994:	3332      	adds	r3, #50	; 0x32
 8004996:	4a08      	ldr	r2, [pc, #32]	; (80049b8 <UART_SetConfig+0x1b0>)
 8004998:	fba2 2303 	umull	r2, r3, r2, r3
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	f003 020f 	and.w	r2, r3, #15
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	440a      	add	r2, r1
 80049a8:	609a      	str	r2, [r3, #8]
}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40013800 	.word	0x40013800
 80049b8:	51eb851f 	.word	0x51eb851f

080049bc <__errno>:
 80049bc:	4b01      	ldr	r3, [pc, #4]	; (80049c4 <__errno+0x8>)
 80049be:	6818      	ldr	r0, [r3, #0]
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	2000000c 	.word	0x2000000c

080049c8 <__libc_init_array>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	2500      	movs	r5, #0
 80049cc:	4e0c      	ldr	r6, [pc, #48]	; (8004a00 <__libc_init_array+0x38>)
 80049ce:	4c0d      	ldr	r4, [pc, #52]	; (8004a04 <__libc_init_array+0x3c>)
 80049d0:	1ba4      	subs	r4, r4, r6
 80049d2:	10a4      	asrs	r4, r4, #2
 80049d4:	42a5      	cmp	r5, r4
 80049d6:	d109      	bne.n	80049ec <__libc_init_array+0x24>
 80049d8:	f000 fc34 	bl	8005244 <_init>
 80049dc:	2500      	movs	r5, #0
 80049de:	4e0a      	ldr	r6, [pc, #40]	; (8004a08 <__libc_init_array+0x40>)
 80049e0:	4c0a      	ldr	r4, [pc, #40]	; (8004a0c <__libc_init_array+0x44>)
 80049e2:	1ba4      	subs	r4, r4, r6
 80049e4:	10a4      	asrs	r4, r4, #2
 80049e6:	42a5      	cmp	r5, r4
 80049e8:	d105      	bne.n	80049f6 <__libc_init_array+0x2e>
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049f0:	4798      	blx	r3
 80049f2:	3501      	adds	r5, #1
 80049f4:	e7ee      	b.n	80049d4 <__libc_init_array+0xc>
 80049f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049fa:	4798      	blx	r3
 80049fc:	3501      	adds	r5, #1
 80049fe:	e7f2      	b.n	80049e6 <__libc_init_array+0x1e>
 8004a00:	0800531c 	.word	0x0800531c
 8004a04:	0800531c 	.word	0x0800531c
 8004a08:	0800531c 	.word	0x0800531c
 8004a0c:	08005320 	.word	0x08005320

08004a10 <memset>:
 8004a10:	4603      	mov	r3, r0
 8004a12:	4402      	add	r2, r0
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d100      	bne.n	8004a1a <memset+0xa>
 8004a18:	4770      	bx	lr
 8004a1a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a1e:	e7f9      	b.n	8004a14 <memset+0x4>

08004a20 <siprintf>:
 8004a20:	b40e      	push	{r1, r2, r3}
 8004a22:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a26:	b500      	push	{lr}
 8004a28:	b09c      	sub	sp, #112	; 0x70
 8004a2a:	ab1d      	add	r3, sp, #116	; 0x74
 8004a2c:	9002      	str	r0, [sp, #8]
 8004a2e:	9006      	str	r0, [sp, #24]
 8004a30:	9107      	str	r1, [sp, #28]
 8004a32:	9104      	str	r1, [sp, #16]
 8004a34:	4808      	ldr	r0, [pc, #32]	; (8004a58 <siprintf+0x38>)
 8004a36:	4909      	ldr	r1, [pc, #36]	; (8004a5c <siprintf+0x3c>)
 8004a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a3c:	9105      	str	r1, [sp, #20]
 8004a3e:	6800      	ldr	r0, [r0, #0]
 8004a40:	a902      	add	r1, sp, #8
 8004a42:	9301      	str	r3, [sp, #4]
 8004a44:	f000 f866 	bl	8004b14 <_svfiprintf_r>
 8004a48:	2200      	movs	r2, #0
 8004a4a:	9b02      	ldr	r3, [sp, #8]
 8004a4c:	701a      	strb	r2, [r3, #0]
 8004a4e:	b01c      	add	sp, #112	; 0x70
 8004a50:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a54:	b003      	add	sp, #12
 8004a56:	4770      	bx	lr
 8004a58:	2000000c 	.word	0x2000000c
 8004a5c:	ffff0208 	.word	0xffff0208

08004a60 <__ssputs_r>:
 8004a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a64:	688e      	ldr	r6, [r1, #8]
 8004a66:	4682      	mov	sl, r0
 8004a68:	429e      	cmp	r6, r3
 8004a6a:	460c      	mov	r4, r1
 8004a6c:	4690      	mov	r8, r2
 8004a6e:	4699      	mov	r9, r3
 8004a70:	d837      	bhi.n	8004ae2 <__ssputs_r+0x82>
 8004a72:	898a      	ldrh	r2, [r1, #12]
 8004a74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a78:	d031      	beq.n	8004ade <__ssputs_r+0x7e>
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	6825      	ldr	r5, [r4, #0]
 8004a7e:	6909      	ldr	r1, [r1, #16]
 8004a80:	1a6f      	subs	r7, r5, r1
 8004a82:	6965      	ldr	r5, [r4, #20]
 8004a84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a88:	fb95 f5f3 	sdiv	r5, r5, r3
 8004a8c:	f109 0301 	add.w	r3, r9, #1
 8004a90:	443b      	add	r3, r7
 8004a92:	429d      	cmp	r5, r3
 8004a94:	bf38      	it	cc
 8004a96:	461d      	movcc	r5, r3
 8004a98:	0553      	lsls	r3, r2, #21
 8004a9a:	d530      	bpl.n	8004afe <__ssputs_r+0x9e>
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	f000 fb37 	bl	8005110 <_malloc_r>
 8004aa2:	4606      	mov	r6, r0
 8004aa4:	b950      	cbnz	r0, 8004abc <__ssputs_r+0x5c>
 8004aa6:	230c      	movs	r3, #12
 8004aa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aac:	f8ca 3000 	str.w	r3, [sl]
 8004ab0:	89a3      	ldrh	r3, [r4, #12]
 8004ab2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ab6:	81a3      	strh	r3, [r4, #12]
 8004ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004abc:	463a      	mov	r2, r7
 8004abe:	6921      	ldr	r1, [r4, #16]
 8004ac0:	f000 fab6 	bl	8005030 <memcpy>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004aca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ace:	81a3      	strh	r3, [r4, #12]
 8004ad0:	6126      	str	r6, [r4, #16]
 8004ad2:	443e      	add	r6, r7
 8004ad4:	6026      	str	r6, [r4, #0]
 8004ad6:	464e      	mov	r6, r9
 8004ad8:	6165      	str	r5, [r4, #20]
 8004ada:	1bed      	subs	r5, r5, r7
 8004adc:	60a5      	str	r5, [r4, #8]
 8004ade:	454e      	cmp	r6, r9
 8004ae0:	d900      	bls.n	8004ae4 <__ssputs_r+0x84>
 8004ae2:	464e      	mov	r6, r9
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	4641      	mov	r1, r8
 8004ae8:	6820      	ldr	r0, [r4, #0]
 8004aea:	f000 faac 	bl	8005046 <memmove>
 8004aee:	68a3      	ldr	r3, [r4, #8]
 8004af0:	2000      	movs	r0, #0
 8004af2:	1b9b      	subs	r3, r3, r6
 8004af4:	60a3      	str	r3, [r4, #8]
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	441e      	add	r6, r3
 8004afa:	6026      	str	r6, [r4, #0]
 8004afc:	e7dc      	b.n	8004ab8 <__ssputs_r+0x58>
 8004afe:	462a      	mov	r2, r5
 8004b00:	f000 fb60 	bl	80051c4 <_realloc_r>
 8004b04:	4606      	mov	r6, r0
 8004b06:	2800      	cmp	r0, #0
 8004b08:	d1e2      	bne.n	8004ad0 <__ssputs_r+0x70>
 8004b0a:	6921      	ldr	r1, [r4, #16]
 8004b0c:	4650      	mov	r0, sl
 8004b0e:	f000 fab3 	bl	8005078 <_free_r>
 8004b12:	e7c8      	b.n	8004aa6 <__ssputs_r+0x46>

08004b14 <_svfiprintf_r>:
 8004b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b18:	461d      	mov	r5, r3
 8004b1a:	898b      	ldrh	r3, [r1, #12]
 8004b1c:	b09d      	sub	sp, #116	; 0x74
 8004b1e:	061f      	lsls	r7, r3, #24
 8004b20:	4680      	mov	r8, r0
 8004b22:	460c      	mov	r4, r1
 8004b24:	4616      	mov	r6, r2
 8004b26:	d50f      	bpl.n	8004b48 <_svfiprintf_r+0x34>
 8004b28:	690b      	ldr	r3, [r1, #16]
 8004b2a:	b96b      	cbnz	r3, 8004b48 <_svfiprintf_r+0x34>
 8004b2c:	2140      	movs	r1, #64	; 0x40
 8004b2e:	f000 faef 	bl	8005110 <_malloc_r>
 8004b32:	6020      	str	r0, [r4, #0]
 8004b34:	6120      	str	r0, [r4, #16]
 8004b36:	b928      	cbnz	r0, 8004b44 <_svfiprintf_r+0x30>
 8004b38:	230c      	movs	r3, #12
 8004b3a:	f8c8 3000 	str.w	r3, [r8]
 8004b3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b42:	e0c8      	b.n	8004cd6 <_svfiprintf_r+0x1c2>
 8004b44:	2340      	movs	r3, #64	; 0x40
 8004b46:	6163      	str	r3, [r4, #20]
 8004b48:	2300      	movs	r3, #0
 8004b4a:	9309      	str	r3, [sp, #36]	; 0x24
 8004b4c:	2320      	movs	r3, #32
 8004b4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b52:	2330      	movs	r3, #48	; 0x30
 8004b54:	f04f 0b01 	mov.w	fp, #1
 8004b58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b5c:	9503      	str	r5, [sp, #12]
 8004b5e:	4637      	mov	r7, r6
 8004b60:	463d      	mov	r5, r7
 8004b62:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b66:	b10b      	cbz	r3, 8004b6c <_svfiprintf_r+0x58>
 8004b68:	2b25      	cmp	r3, #37	; 0x25
 8004b6a:	d13e      	bne.n	8004bea <_svfiprintf_r+0xd6>
 8004b6c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004b70:	d00b      	beq.n	8004b8a <_svfiprintf_r+0x76>
 8004b72:	4653      	mov	r3, sl
 8004b74:	4632      	mov	r2, r6
 8004b76:	4621      	mov	r1, r4
 8004b78:	4640      	mov	r0, r8
 8004b7a:	f7ff ff71 	bl	8004a60 <__ssputs_r>
 8004b7e:	3001      	adds	r0, #1
 8004b80:	f000 80a4 	beq.w	8004ccc <_svfiprintf_r+0x1b8>
 8004b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b86:	4453      	add	r3, sl
 8004b88:	9309      	str	r3, [sp, #36]	; 0x24
 8004b8a:	783b      	ldrb	r3, [r7, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 809d 	beq.w	8004ccc <_svfiprintf_r+0x1b8>
 8004b92:	2300      	movs	r3, #0
 8004b94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b9c:	9304      	str	r3, [sp, #16]
 8004b9e:	9307      	str	r3, [sp, #28]
 8004ba0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ba4:	931a      	str	r3, [sp, #104]	; 0x68
 8004ba6:	462f      	mov	r7, r5
 8004ba8:	2205      	movs	r2, #5
 8004baa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004bae:	4850      	ldr	r0, [pc, #320]	; (8004cf0 <_svfiprintf_r+0x1dc>)
 8004bb0:	f000 fa30 	bl	8005014 <memchr>
 8004bb4:	9b04      	ldr	r3, [sp, #16]
 8004bb6:	b9d0      	cbnz	r0, 8004bee <_svfiprintf_r+0xda>
 8004bb8:	06d9      	lsls	r1, r3, #27
 8004bba:	bf44      	itt	mi
 8004bbc:	2220      	movmi	r2, #32
 8004bbe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bc2:	071a      	lsls	r2, r3, #28
 8004bc4:	bf44      	itt	mi
 8004bc6:	222b      	movmi	r2, #43	; 0x2b
 8004bc8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bcc:	782a      	ldrb	r2, [r5, #0]
 8004bce:	2a2a      	cmp	r2, #42	; 0x2a
 8004bd0:	d015      	beq.n	8004bfe <_svfiprintf_r+0xea>
 8004bd2:	462f      	mov	r7, r5
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	250a      	movs	r5, #10
 8004bd8:	9a07      	ldr	r2, [sp, #28]
 8004bda:	4639      	mov	r1, r7
 8004bdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004be0:	3b30      	subs	r3, #48	; 0x30
 8004be2:	2b09      	cmp	r3, #9
 8004be4:	d94d      	bls.n	8004c82 <_svfiprintf_r+0x16e>
 8004be6:	b1b8      	cbz	r0, 8004c18 <_svfiprintf_r+0x104>
 8004be8:	e00f      	b.n	8004c0a <_svfiprintf_r+0xf6>
 8004bea:	462f      	mov	r7, r5
 8004bec:	e7b8      	b.n	8004b60 <_svfiprintf_r+0x4c>
 8004bee:	4a40      	ldr	r2, [pc, #256]	; (8004cf0 <_svfiprintf_r+0x1dc>)
 8004bf0:	463d      	mov	r5, r7
 8004bf2:	1a80      	subs	r0, r0, r2
 8004bf4:	fa0b f000 	lsl.w	r0, fp, r0
 8004bf8:	4318      	orrs	r0, r3
 8004bfa:	9004      	str	r0, [sp, #16]
 8004bfc:	e7d3      	b.n	8004ba6 <_svfiprintf_r+0x92>
 8004bfe:	9a03      	ldr	r2, [sp, #12]
 8004c00:	1d11      	adds	r1, r2, #4
 8004c02:	6812      	ldr	r2, [r2, #0]
 8004c04:	9103      	str	r1, [sp, #12]
 8004c06:	2a00      	cmp	r2, #0
 8004c08:	db01      	blt.n	8004c0e <_svfiprintf_r+0xfa>
 8004c0a:	9207      	str	r2, [sp, #28]
 8004c0c:	e004      	b.n	8004c18 <_svfiprintf_r+0x104>
 8004c0e:	4252      	negs	r2, r2
 8004c10:	f043 0302 	orr.w	r3, r3, #2
 8004c14:	9207      	str	r2, [sp, #28]
 8004c16:	9304      	str	r3, [sp, #16]
 8004c18:	783b      	ldrb	r3, [r7, #0]
 8004c1a:	2b2e      	cmp	r3, #46	; 0x2e
 8004c1c:	d10c      	bne.n	8004c38 <_svfiprintf_r+0x124>
 8004c1e:	787b      	ldrb	r3, [r7, #1]
 8004c20:	2b2a      	cmp	r3, #42	; 0x2a
 8004c22:	d133      	bne.n	8004c8c <_svfiprintf_r+0x178>
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	3702      	adds	r7, #2
 8004c28:	1d1a      	adds	r2, r3, #4
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	9203      	str	r2, [sp, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	bfb8      	it	lt
 8004c32:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004c36:	9305      	str	r3, [sp, #20]
 8004c38:	4d2e      	ldr	r5, [pc, #184]	; (8004cf4 <_svfiprintf_r+0x1e0>)
 8004c3a:	2203      	movs	r2, #3
 8004c3c:	7839      	ldrb	r1, [r7, #0]
 8004c3e:	4628      	mov	r0, r5
 8004c40:	f000 f9e8 	bl	8005014 <memchr>
 8004c44:	b138      	cbz	r0, 8004c56 <_svfiprintf_r+0x142>
 8004c46:	2340      	movs	r3, #64	; 0x40
 8004c48:	1b40      	subs	r0, r0, r5
 8004c4a:	fa03 f000 	lsl.w	r0, r3, r0
 8004c4e:	9b04      	ldr	r3, [sp, #16]
 8004c50:	3701      	adds	r7, #1
 8004c52:	4303      	orrs	r3, r0
 8004c54:	9304      	str	r3, [sp, #16]
 8004c56:	7839      	ldrb	r1, [r7, #0]
 8004c58:	2206      	movs	r2, #6
 8004c5a:	4827      	ldr	r0, [pc, #156]	; (8004cf8 <_svfiprintf_r+0x1e4>)
 8004c5c:	1c7e      	adds	r6, r7, #1
 8004c5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c62:	f000 f9d7 	bl	8005014 <memchr>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d038      	beq.n	8004cdc <_svfiprintf_r+0x1c8>
 8004c6a:	4b24      	ldr	r3, [pc, #144]	; (8004cfc <_svfiprintf_r+0x1e8>)
 8004c6c:	bb13      	cbnz	r3, 8004cb4 <_svfiprintf_r+0x1a0>
 8004c6e:	9b03      	ldr	r3, [sp, #12]
 8004c70:	3307      	adds	r3, #7
 8004c72:	f023 0307 	bic.w	r3, r3, #7
 8004c76:	3308      	adds	r3, #8
 8004c78:	9303      	str	r3, [sp, #12]
 8004c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c7c:	444b      	add	r3, r9
 8004c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8004c80:	e76d      	b.n	8004b5e <_svfiprintf_r+0x4a>
 8004c82:	fb05 3202 	mla	r2, r5, r2, r3
 8004c86:	2001      	movs	r0, #1
 8004c88:	460f      	mov	r7, r1
 8004c8a:	e7a6      	b.n	8004bda <_svfiprintf_r+0xc6>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	250a      	movs	r5, #10
 8004c90:	4619      	mov	r1, r3
 8004c92:	3701      	adds	r7, #1
 8004c94:	9305      	str	r3, [sp, #20]
 8004c96:	4638      	mov	r0, r7
 8004c98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c9c:	3a30      	subs	r2, #48	; 0x30
 8004c9e:	2a09      	cmp	r2, #9
 8004ca0:	d903      	bls.n	8004caa <_svfiprintf_r+0x196>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0c8      	beq.n	8004c38 <_svfiprintf_r+0x124>
 8004ca6:	9105      	str	r1, [sp, #20]
 8004ca8:	e7c6      	b.n	8004c38 <_svfiprintf_r+0x124>
 8004caa:	fb05 2101 	mla	r1, r5, r1, r2
 8004cae:	2301      	movs	r3, #1
 8004cb0:	4607      	mov	r7, r0
 8004cb2:	e7f0      	b.n	8004c96 <_svfiprintf_r+0x182>
 8004cb4:	ab03      	add	r3, sp, #12
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	4622      	mov	r2, r4
 8004cba:	4b11      	ldr	r3, [pc, #68]	; (8004d00 <_svfiprintf_r+0x1ec>)
 8004cbc:	a904      	add	r1, sp, #16
 8004cbe:	4640      	mov	r0, r8
 8004cc0:	f3af 8000 	nop.w
 8004cc4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004cc8:	4681      	mov	r9, r0
 8004cca:	d1d6      	bne.n	8004c7a <_svfiprintf_r+0x166>
 8004ccc:	89a3      	ldrh	r3, [r4, #12]
 8004cce:	065b      	lsls	r3, r3, #25
 8004cd0:	f53f af35 	bmi.w	8004b3e <_svfiprintf_r+0x2a>
 8004cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cd6:	b01d      	add	sp, #116	; 0x74
 8004cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cdc:	ab03      	add	r3, sp, #12
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	4622      	mov	r2, r4
 8004ce2:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <_svfiprintf_r+0x1ec>)
 8004ce4:	a904      	add	r1, sp, #16
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	f000 f882 	bl	8004df0 <_printf_i>
 8004cec:	e7ea      	b.n	8004cc4 <_svfiprintf_r+0x1b0>
 8004cee:	bf00      	nop
 8004cf0:	080052e8 	.word	0x080052e8
 8004cf4:	080052ee 	.word	0x080052ee
 8004cf8:	080052f2 	.word	0x080052f2
 8004cfc:	00000000 	.word	0x00000000
 8004d00:	08004a61 	.word	0x08004a61

08004d04 <_printf_common>:
 8004d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d08:	4691      	mov	r9, r2
 8004d0a:	461f      	mov	r7, r3
 8004d0c:	688a      	ldr	r2, [r1, #8]
 8004d0e:	690b      	ldr	r3, [r1, #16]
 8004d10:	4606      	mov	r6, r0
 8004d12:	4293      	cmp	r3, r2
 8004d14:	bfb8      	it	lt
 8004d16:	4613      	movlt	r3, r2
 8004d18:	f8c9 3000 	str.w	r3, [r9]
 8004d1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d20:	460c      	mov	r4, r1
 8004d22:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d26:	b112      	cbz	r2, 8004d2e <_printf_common+0x2a>
 8004d28:	3301      	adds	r3, #1
 8004d2a:	f8c9 3000 	str.w	r3, [r9]
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	0699      	lsls	r1, r3, #26
 8004d32:	bf42      	ittt	mi
 8004d34:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d38:	3302      	addmi	r3, #2
 8004d3a:	f8c9 3000 	strmi.w	r3, [r9]
 8004d3e:	6825      	ldr	r5, [r4, #0]
 8004d40:	f015 0506 	ands.w	r5, r5, #6
 8004d44:	d107      	bne.n	8004d56 <_printf_common+0x52>
 8004d46:	f104 0a19 	add.w	sl, r4, #25
 8004d4a:	68e3      	ldr	r3, [r4, #12]
 8004d4c:	f8d9 2000 	ldr.w	r2, [r9]
 8004d50:	1a9b      	subs	r3, r3, r2
 8004d52:	42ab      	cmp	r3, r5
 8004d54:	dc29      	bgt.n	8004daa <_printf_common+0xa6>
 8004d56:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d5a:	6822      	ldr	r2, [r4, #0]
 8004d5c:	3300      	adds	r3, #0
 8004d5e:	bf18      	it	ne
 8004d60:	2301      	movne	r3, #1
 8004d62:	0692      	lsls	r2, r2, #26
 8004d64:	d42e      	bmi.n	8004dc4 <_printf_common+0xc0>
 8004d66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d6a:	4639      	mov	r1, r7
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	47c0      	blx	r8
 8004d70:	3001      	adds	r0, #1
 8004d72:	d021      	beq.n	8004db8 <_printf_common+0xb4>
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	68e5      	ldr	r5, [r4, #12]
 8004d78:	f003 0306 	and.w	r3, r3, #6
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	bf18      	it	ne
 8004d80:	2500      	movne	r5, #0
 8004d82:	f8d9 2000 	ldr.w	r2, [r9]
 8004d86:	f04f 0900 	mov.w	r9, #0
 8004d8a:	bf08      	it	eq
 8004d8c:	1aad      	subeq	r5, r5, r2
 8004d8e:	68a3      	ldr	r3, [r4, #8]
 8004d90:	6922      	ldr	r2, [r4, #16]
 8004d92:	bf08      	it	eq
 8004d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	bfc4      	itt	gt
 8004d9c:	1a9b      	subgt	r3, r3, r2
 8004d9e:	18ed      	addgt	r5, r5, r3
 8004da0:	341a      	adds	r4, #26
 8004da2:	454d      	cmp	r5, r9
 8004da4:	d11a      	bne.n	8004ddc <_printf_common+0xd8>
 8004da6:	2000      	movs	r0, #0
 8004da8:	e008      	b.n	8004dbc <_printf_common+0xb8>
 8004daa:	2301      	movs	r3, #1
 8004dac:	4652      	mov	r2, sl
 8004dae:	4639      	mov	r1, r7
 8004db0:	4630      	mov	r0, r6
 8004db2:	47c0      	blx	r8
 8004db4:	3001      	adds	r0, #1
 8004db6:	d103      	bne.n	8004dc0 <_printf_common+0xbc>
 8004db8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dc0:	3501      	adds	r5, #1
 8004dc2:	e7c2      	b.n	8004d4a <_printf_common+0x46>
 8004dc4:	2030      	movs	r0, #48	; 0x30
 8004dc6:	18e1      	adds	r1, r4, r3
 8004dc8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dcc:	1c5a      	adds	r2, r3, #1
 8004dce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dd2:	4422      	add	r2, r4
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dda:	e7c4      	b.n	8004d66 <_printf_common+0x62>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	4622      	mov	r2, r4
 8004de0:	4639      	mov	r1, r7
 8004de2:	4630      	mov	r0, r6
 8004de4:	47c0      	blx	r8
 8004de6:	3001      	adds	r0, #1
 8004de8:	d0e6      	beq.n	8004db8 <_printf_common+0xb4>
 8004dea:	f109 0901 	add.w	r9, r9, #1
 8004dee:	e7d8      	b.n	8004da2 <_printf_common+0x9e>

08004df0 <_printf_i>:
 8004df0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004df4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004df8:	460c      	mov	r4, r1
 8004dfa:	7e09      	ldrb	r1, [r1, #24]
 8004dfc:	b085      	sub	sp, #20
 8004dfe:	296e      	cmp	r1, #110	; 0x6e
 8004e00:	4617      	mov	r7, r2
 8004e02:	4606      	mov	r6, r0
 8004e04:	4698      	mov	r8, r3
 8004e06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e08:	f000 80b3 	beq.w	8004f72 <_printf_i+0x182>
 8004e0c:	d822      	bhi.n	8004e54 <_printf_i+0x64>
 8004e0e:	2963      	cmp	r1, #99	; 0x63
 8004e10:	d036      	beq.n	8004e80 <_printf_i+0x90>
 8004e12:	d80a      	bhi.n	8004e2a <_printf_i+0x3a>
 8004e14:	2900      	cmp	r1, #0
 8004e16:	f000 80b9 	beq.w	8004f8c <_printf_i+0x19c>
 8004e1a:	2958      	cmp	r1, #88	; 0x58
 8004e1c:	f000 8083 	beq.w	8004f26 <_printf_i+0x136>
 8004e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e24:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e28:	e032      	b.n	8004e90 <_printf_i+0xa0>
 8004e2a:	2964      	cmp	r1, #100	; 0x64
 8004e2c:	d001      	beq.n	8004e32 <_printf_i+0x42>
 8004e2e:	2969      	cmp	r1, #105	; 0x69
 8004e30:	d1f6      	bne.n	8004e20 <_printf_i+0x30>
 8004e32:	6820      	ldr	r0, [r4, #0]
 8004e34:	6813      	ldr	r3, [r2, #0]
 8004e36:	0605      	lsls	r5, r0, #24
 8004e38:	f103 0104 	add.w	r1, r3, #4
 8004e3c:	d52a      	bpl.n	8004e94 <_printf_i+0xa4>
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6011      	str	r1, [r2, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	da03      	bge.n	8004e4e <_printf_i+0x5e>
 8004e46:	222d      	movs	r2, #45	; 0x2d
 8004e48:	425b      	negs	r3, r3
 8004e4a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e4e:	486f      	ldr	r0, [pc, #444]	; (800500c <_printf_i+0x21c>)
 8004e50:	220a      	movs	r2, #10
 8004e52:	e039      	b.n	8004ec8 <_printf_i+0xd8>
 8004e54:	2973      	cmp	r1, #115	; 0x73
 8004e56:	f000 809d 	beq.w	8004f94 <_printf_i+0x1a4>
 8004e5a:	d808      	bhi.n	8004e6e <_printf_i+0x7e>
 8004e5c:	296f      	cmp	r1, #111	; 0x6f
 8004e5e:	d020      	beq.n	8004ea2 <_printf_i+0xb2>
 8004e60:	2970      	cmp	r1, #112	; 0x70
 8004e62:	d1dd      	bne.n	8004e20 <_printf_i+0x30>
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	f043 0320 	orr.w	r3, r3, #32
 8004e6a:	6023      	str	r3, [r4, #0]
 8004e6c:	e003      	b.n	8004e76 <_printf_i+0x86>
 8004e6e:	2975      	cmp	r1, #117	; 0x75
 8004e70:	d017      	beq.n	8004ea2 <_printf_i+0xb2>
 8004e72:	2978      	cmp	r1, #120	; 0x78
 8004e74:	d1d4      	bne.n	8004e20 <_printf_i+0x30>
 8004e76:	2378      	movs	r3, #120	; 0x78
 8004e78:	4865      	ldr	r0, [pc, #404]	; (8005010 <_printf_i+0x220>)
 8004e7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e7e:	e055      	b.n	8004f2c <_printf_i+0x13c>
 8004e80:	6813      	ldr	r3, [r2, #0]
 8004e82:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e86:	1d19      	adds	r1, r3, #4
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6011      	str	r1, [r2, #0]
 8004e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e90:	2301      	movs	r3, #1
 8004e92:	e08c      	b.n	8004fae <_printf_i+0x1be>
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e9a:	6011      	str	r1, [r2, #0]
 8004e9c:	bf18      	it	ne
 8004e9e:	b21b      	sxthne	r3, r3
 8004ea0:	e7cf      	b.n	8004e42 <_printf_i+0x52>
 8004ea2:	6813      	ldr	r3, [r2, #0]
 8004ea4:	6825      	ldr	r5, [r4, #0]
 8004ea6:	1d18      	adds	r0, r3, #4
 8004ea8:	6010      	str	r0, [r2, #0]
 8004eaa:	0628      	lsls	r0, r5, #24
 8004eac:	d501      	bpl.n	8004eb2 <_printf_i+0xc2>
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	e002      	b.n	8004eb8 <_printf_i+0xc8>
 8004eb2:	0668      	lsls	r0, r5, #25
 8004eb4:	d5fb      	bpl.n	8004eae <_printf_i+0xbe>
 8004eb6:	881b      	ldrh	r3, [r3, #0]
 8004eb8:	296f      	cmp	r1, #111	; 0x6f
 8004eba:	bf14      	ite	ne
 8004ebc:	220a      	movne	r2, #10
 8004ebe:	2208      	moveq	r2, #8
 8004ec0:	4852      	ldr	r0, [pc, #328]	; (800500c <_printf_i+0x21c>)
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ec8:	6865      	ldr	r5, [r4, #4]
 8004eca:	2d00      	cmp	r5, #0
 8004ecc:	60a5      	str	r5, [r4, #8]
 8004ece:	f2c0 8095 	blt.w	8004ffc <_printf_i+0x20c>
 8004ed2:	6821      	ldr	r1, [r4, #0]
 8004ed4:	f021 0104 	bic.w	r1, r1, #4
 8004ed8:	6021      	str	r1, [r4, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d13d      	bne.n	8004f5a <_printf_i+0x16a>
 8004ede:	2d00      	cmp	r5, #0
 8004ee0:	f040 808e 	bne.w	8005000 <_printf_i+0x210>
 8004ee4:	4665      	mov	r5, ip
 8004ee6:	2a08      	cmp	r2, #8
 8004ee8:	d10b      	bne.n	8004f02 <_printf_i+0x112>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	07db      	lsls	r3, r3, #31
 8004eee:	d508      	bpl.n	8004f02 <_printf_i+0x112>
 8004ef0:	6923      	ldr	r3, [r4, #16]
 8004ef2:	6862      	ldr	r2, [r4, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	bfde      	ittt	le
 8004ef8:	2330      	movle	r3, #48	; 0x30
 8004efa:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004efe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004f02:	ebac 0305 	sub.w	r3, ip, r5
 8004f06:	6123      	str	r3, [r4, #16]
 8004f08:	f8cd 8000 	str.w	r8, [sp]
 8004f0c:	463b      	mov	r3, r7
 8004f0e:	aa03      	add	r2, sp, #12
 8004f10:	4621      	mov	r1, r4
 8004f12:	4630      	mov	r0, r6
 8004f14:	f7ff fef6 	bl	8004d04 <_printf_common>
 8004f18:	3001      	adds	r0, #1
 8004f1a:	d14d      	bne.n	8004fb8 <_printf_i+0x1c8>
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f20:	b005      	add	sp, #20
 8004f22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f26:	4839      	ldr	r0, [pc, #228]	; (800500c <_printf_i+0x21c>)
 8004f28:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f2c:	6813      	ldr	r3, [r2, #0]
 8004f2e:	6821      	ldr	r1, [r4, #0]
 8004f30:	1d1d      	adds	r5, r3, #4
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6015      	str	r5, [r2, #0]
 8004f36:	060a      	lsls	r2, r1, #24
 8004f38:	d50b      	bpl.n	8004f52 <_printf_i+0x162>
 8004f3a:	07ca      	lsls	r2, r1, #31
 8004f3c:	bf44      	itt	mi
 8004f3e:	f041 0120 	orrmi.w	r1, r1, #32
 8004f42:	6021      	strmi	r1, [r4, #0]
 8004f44:	b91b      	cbnz	r3, 8004f4e <_printf_i+0x15e>
 8004f46:	6822      	ldr	r2, [r4, #0]
 8004f48:	f022 0220 	bic.w	r2, r2, #32
 8004f4c:	6022      	str	r2, [r4, #0]
 8004f4e:	2210      	movs	r2, #16
 8004f50:	e7b7      	b.n	8004ec2 <_printf_i+0xd2>
 8004f52:	064d      	lsls	r5, r1, #25
 8004f54:	bf48      	it	mi
 8004f56:	b29b      	uxthmi	r3, r3
 8004f58:	e7ef      	b.n	8004f3a <_printf_i+0x14a>
 8004f5a:	4665      	mov	r5, ip
 8004f5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f60:	fb02 3311 	mls	r3, r2, r1, r3
 8004f64:	5cc3      	ldrb	r3, [r0, r3]
 8004f66:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	2900      	cmp	r1, #0
 8004f6e:	d1f5      	bne.n	8004f5c <_printf_i+0x16c>
 8004f70:	e7b9      	b.n	8004ee6 <_printf_i+0xf6>
 8004f72:	6813      	ldr	r3, [r2, #0]
 8004f74:	6825      	ldr	r5, [r4, #0]
 8004f76:	1d18      	adds	r0, r3, #4
 8004f78:	6961      	ldr	r1, [r4, #20]
 8004f7a:	6010      	str	r0, [r2, #0]
 8004f7c:	0628      	lsls	r0, r5, #24
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	d501      	bpl.n	8004f86 <_printf_i+0x196>
 8004f82:	6019      	str	r1, [r3, #0]
 8004f84:	e002      	b.n	8004f8c <_printf_i+0x19c>
 8004f86:	066a      	lsls	r2, r5, #25
 8004f88:	d5fb      	bpl.n	8004f82 <_printf_i+0x192>
 8004f8a:	8019      	strh	r1, [r3, #0]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4665      	mov	r5, ip
 8004f90:	6123      	str	r3, [r4, #16]
 8004f92:	e7b9      	b.n	8004f08 <_printf_i+0x118>
 8004f94:	6813      	ldr	r3, [r2, #0]
 8004f96:	1d19      	adds	r1, r3, #4
 8004f98:	6011      	str	r1, [r2, #0]
 8004f9a:	681d      	ldr	r5, [r3, #0]
 8004f9c:	6862      	ldr	r2, [r4, #4]
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f000 f837 	bl	8005014 <memchr>
 8004fa6:	b108      	cbz	r0, 8004fac <_printf_i+0x1bc>
 8004fa8:	1b40      	subs	r0, r0, r5
 8004faa:	6060      	str	r0, [r4, #4]
 8004fac:	6863      	ldr	r3, [r4, #4]
 8004fae:	6123      	str	r3, [r4, #16]
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb6:	e7a7      	b.n	8004f08 <_printf_i+0x118>
 8004fb8:	6923      	ldr	r3, [r4, #16]
 8004fba:	462a      	mov	r2, r5
 8004fbc:	4639      	mov	r1, r7
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	47c0      	blx	r8
 8004fc2:	3001      	adds	r0, #1
 8004fc4:	d0aa      	beq.n	8004f1c <_printf_i+0x12c>
 8004fc6:	6823      	ldr	r3, [r4, #0]
 8004fc8:	079b      	lsls	r3, r3, #30
 8004fca:	d413      	bmi.n	8004ff4 <_printf_i+0x204>
 8004fcc:	68e0      	ldr	r0, [r4, #12]
 8004fce:	9b03      	ldr	r3, [sp, #12]
 8004fd0:	4298      	cmp	r0, r3
 8004fd2:	bfb8      	it	lt
 8004fd4:	4618      	movlt	r0, r3
 8004fd6:	e7a3      	b.n	8004f20 <_printf_i+0x130>
 8004fd8:	2301      	movs	r3, #1
 8004fda:	464a      	mov	r2, r9
 8004fdc:	4639      	mov	r1, r7
 8004fde:	4630      	mov	r0, r6
 8004fe0:	47c0      	blx	r8
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d09a      	beq.n	8004f1c <_printf_i+0x12c>
 8004fe6:	3501      	adds	r5, #1
 8004fe8:	68e3      	ldr	r3, [r4, #12]
 8004fea:	9a03      	ldr	r2, [sp, #12]
 8004fec:	1a9b      	subs	r3, r3, r2
 8004fee:	42ab      	cmp	r3, r5
 8004ff0:	dcf2      	bgt.n	8004fd8 <_printf_i+0x1e8>
 8004ff2:	e7eb      	b.n	8004fcc <_printf_i+0x1dc>
 8004ff4:	2500      	movs	r5, #0
 8004ff6:	f104 0919 	add.w	r9, r4, #25
 8004ffa:	e7f5      	b.n	8004fe8 <_printf_i+0x1f8>
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1ac      	bne.n	8004f5a <_printf_i+0x16a>
 8005000:	7803      	ldrb	r3, [r0, #0]
 8005002:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005006:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800500a:	e76c      	b.n	8004ee6 <_printf_i+0xf6>
 800500c:	080052f9 	.word	0x080052f9
 8005010:	0800530a 	.word	0x0800530a

08005014 <memchr>:
 8005014:	b510      	push	{r4, lr}
 8005016:	b2c9      	uxtb	r1, r1
 8005018:	4402      	add	r2, r0
 800501a:	4290      	cmp	r0, r2
 800501c:	4603      	mov	r3, r0
 800501e:	d101      	bne.n	8005024 <memchr+0x10>
 8005020:	2300      	movs	r3, #0
 8005022:	e003      	b.n	800502c <memchr+0x18>
 8005024:	781c      	ldrb	r4, [r3, #0]
 8005026:	3001      	adds	r0, #1
 8005028:	428c      	cmp	r4, r1
 800502a:	d1f6      	bne.n	800501a <memchr+0x6>
 800502c:	4618      	mov	r0, r3
 800502e:	bd10      	pop	{r4, pc}

08005030 <memcpy>:
 8005030:	b510      	push	{r4, lr}
 8005032:	1e43      	subs	r3, r0, #1
 8005034:	440a      	add	r2, r1
 8005036:	4291      	cmp	r1, r2
 8005038:	d100      	bne.n	800503c <memcpy+0xc>
 800503a:	bd10      	pop	{r4, pc}
 800503c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005044:	e7f7      	b.n	8005036 <memcpy+0x6>

08005046 <memmove>:
 8005046:	4288      	cmp	r0, r1
 8005048:	b510      	push	{r4, lr}
 800504a:	eb01 0302 	add.w	r3, r1, r2
 800504e:	d807      	bhi.n	8005060 <memmove+0x1a>
 8005050:	1e42      	subs	r2, r0, #1
 8005052:	4299      	cmp	r1, r3
 8005054:	d00a      	beq.n	800506c <memmove+0x26>
 8005056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800505a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800505e:	e7f8      	b.n	8005052 <memmove+0xc>
 8005060:	4283      	cmp	r3, r0
 8005062:	d9f5      	bls.n	8005050 <memmove+0xa>
 8005064:	1881      	adds	r1, r0, r2
 8005066:	1ad2      	subs	r2, r2, r3
 8005068:	42d3      	cmn	r3, r2
 800506a:	d100      	bne.n	800506e <memmove+0x28>
 800506c:	bd10      	pop	{r4, pc}
 800506e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005072:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005076:	e7f7      	b.n	8005068 <memmove+0x22>

08005078 <_free_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4605      	mov	r5, r0
 800507c:	2900      	cmp	r1, #0
 800507e:	d043      	beq.n	8005108 <_free_r+0x90>
 8005080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005084:	1f0c      	subs	r4, r1, #4
 8005086:	2b00      	cmp	r3, #0
 8005088:	bfb8      	it	lt
 800508a:	18e4      	addlt	r4, r4, r3
 800508c:	f000 f8d0 	bl	8005230 <__malloc_lock>
 8005090:	4a1e      	ldr	r2, [pc, #120]	; (800510c <_free_r+0x94>)
 8005092:	6813      	ldr	r3, [r2, #0]
 8005094:	4610      	mov	r0, r2
 8005096:	b933      	cbnz	r3, 80050a6 <_free_r+0x2e>
 8005098:	6063      	str	r3, [r4, #4]
 800509a:	6014      	str	r4, [r2, #0]
 800509c:	4628      	mov	r0, r5
 800509e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050a2:	f000 b8c6 	b.w	8005232 <__malloc_unlock>
 80050a6:	42a3      	cmp	r3, r4
 80050a8:	d90b      	bls.n	80050c2 <_free_r+0x4a>
 80050aa:	6821      	ldr	r1, [r4, #0]
 80050ac:	1862      	adds	r2, r4, r1
 80050ae:	4293      	cmp	r3, r2
 80050b0:	bf01      	itttt	eq
 80050b2:	681a      	ldreq	r2, [r3, #0]
 80050b4:	685b      	ldreq	r3, [r3, #4]
 80050b6:	1852      	addeq	r2, r2, r1
 80050b8:	6022      	streq	r2, [r4, #0]
 80050ba:	6063      	str	r3, [r4, #4]
 80050bc:	6004      	str	r4, [r0, #0]
 80050be:	e7ed      	b.n	800509c <_free_r+0x24>
 80050c0:	4613      	mov	r3, r2
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	b10a      	cbz	r2, 80050ca <_free_r+0x52>
 80050c6:	42a2      	cmp	r2, r4
 80050c8:	d9fa      	bls.n	80050c0 <_free_r+0x48>
 80050ca:	6819      	ldr	r1, [r3, #0]
 80050cc:	1858      	adds	r0, r3, r1
 80050ce:	42a0      	cmp	r0, r4
 80050d0:	d10b      	bne.n	80050ea <_free_r+0x72>
 80050d2:	6820      	ldr	r0, [r4, #0]
 80050d4:	4401      	add	r1, r0
 80050d6:	1858      	adds	r0, r3, r1
 80050d8:	4282      	cmp	r2, r0
 80050da:	6019      	str	r1, [r3, #0]
 80050dc:	d1de      	bne.n	800509c <_free_r+0x24>
 80050de:	6810      	ldr	r0, [r2, #0]
 80050e0:	6852      	ldr	r2, [r2, #4]
 80050e2:	4401      	add	r1, r0
 80050e4:	6019      	str	r1, [r3, #0]
 80050e6:	605a      	str	r2, [r3, #4]
 80050e8:	e7d8      	b.n	800509c <_free_r+0x24>
 80050ea:	d902      	bls.n	80050f2 <_free_r+0x7a>
 80050ec:	230c      	movs	r3, #12
 80050ee:	602b      	str	r3, [r5, #0]
 80050f0:	e7d4      	b.n	800509c <_free_r+0x24>
 80050f2:	6820      	ldr	r0, [r4, #0]
 80050f4:	1821      	adds	r1, r4, r0
 80050f6:	428a      	cmp	r2, r1
 80050f8:	bf01      	itttt	eq
 80050fa:	6811      	ldreq	r1, [r2, #0]
 80050fc:	6852      	ldreq	r2, [r2, #4]
 80050fe:	1809      	addeq	r1, r1, r0
 8005100:	6021      	streq	r1, [r4, #0]
 8005102:	6062      	str	r2, [r4, #4]
 8005104:	605c      	str	r4, [r3, #4]
 8005106:	e7c9      	b.n	800509c <_free_r+0x24>
 8005108:	bd38      	pop	{r3, r4, r5, pc}
 800510a:	bf00      	nop
 800510c:	20000168 	.word	0x20000168

08005110 <_malloc_r>:
 8005110:	b570      	push	{r4, r5, r6, lr}
 8005112:	1ccd      	adds	r5, r1, #3
 8005114:	f025 0503 	bic.w	r5, r5, #3
 8005118:	3508      	adds	r5, #8
 800511a:	2d0c      	cmp	r5, #12
 800511c:	bf38      	it	cc
 800511e:	250c      	movcc	r5, #12
 8005120:	2d00      	cmp	r5, #0
 8005122:	4606      	mov	r6, r0
 8005124:	db01      	blt.n	800512a <_malloc_r+0x1a>
 8005126:	42a9      	cmp	r1, r5
 8005128:	d903      	bls.n	8005132 <_malloc_r+0x22>
 800512a:	230c      	movs	r3, #12
 800512c:	6033      	str	r3, [r6, #0]
 800512e:	2000      	movs	r0, #0
 8005130:	bd70      	pop	{r4, r5, r6, pc}
 8005132:	f000 f87d 	bl	8005230 <__malloc_lock>
 8005136:	4a21      	ldr	r2, [pc, #132]	; (80051bc <_malloc_r+0xac>)
 8005138:	6814      	ldr	r4, [r2, #0]
 800513a:	4621      	mov	r1, r4
 800513c:	b991      	cbnz	r1, 8005164 <_malloc_r+0x54>
 800513e:	4c20      	ldr	r4, [pc, #128]	; (80051c0 <_malloc_r+0xb0>)
 8005140:	6823      	ldr	r3, [r4, #0]
 8005142:	b91b      	cbnz	r3, 800514c <_malloc_r+0x3c>
 8005144:	4630      	mov	r0, r6
 8005146:	f000 f863 	bl	8005210 <_sbrk_r>
 800514a:	6020      	str	r0, [r4, #0]
 800514c:	4629      	mov	r1, r5
 800514e:	4630      	mov	r0, r6
 8005150:	f000 f85e 	bl	8005210 <_sbrk_r>
 8005154:	1c43      	adds	r3, r0, #1
 8005156:	d124      	bne.n	80051a2 <_malloc_r+0x92>
 8005158:	230c      	movs	r3, #12
 800515a:	4630      	mov	r0, r6
 800515c:	6033      	str	r3, [r6, #0]
 800515e:	f000 f868 	bl	8005232 <__malloc_unlock>
 8005162:	e7e4      	b.n	800512e <_malloc_r+0x1e>
 8005164:	680b      	ldr	r3, [r1, #0]
 8005166:	1b5b      	subs	r3, r3, r5
 8005168:	d418      	bmi.n	800519c <_malloc_r+0x8c>
 800516a:	2b0b      	cmp	r3, #11
 800516c:	d90f      	bls.n	800518e <_malloc_r+0x7e>
 800516e:	600b      	str	r3, [r1, #0]
 8005170:	18cc      	adds	r4, r1, r3
 8005172:	50cd      	str	r5, [r1, r3]
 8005174:	4630      	mov	r0, r6
 8005176:	f000 f85c 	bl	8005232 <__malloc_unlock>
 800517a:	f104 000b 	add.w	r0, r4, #11
 800517e:	1d23      	adds	r3, r4, #4
 8005180:	f020 0007 	bic.w	r0, r0, #7
 8005184:	1ac3      	subs	r3, r0, r3
 8005186:	d0d3      	beq.n	8005130 <_malloc_r+0x20>
 8005188:	425a      	negs	r2, r3
 800518a:	50e2      	str	r2, [r4, r3]
 800518c:	e7d0      	b.n	8005130 <_malloc_r+0x20>
 800518e:	684b      	ldr	r3, [r1, #4]
 8005190:	428c      	cmp	r4, r1
 8005192:	bf16      	itet	ne
 8005194:	6063      	strne	r3, [r4, #4]
 8005196:	6013      	streq	r3, [r2, #0]
 8005198:	460c      	movne	r4, r1
 800519a:	e7eb      	b.n	8005174 <_malloc_r+0x64>
 800519c:	460c      	mov	r4, r1
 800519e:	6849      	ldr	r1, [r1, #4]
 80051a0:	e7cc      	b.n	800513c <_malloc_r+0x2c>
 80051a2:	1cc4      	adds	r4, r0, #3
 80051a4:	f024 0403 	bic.w	r4, r4, #3
 80051a8:	42a0      	cmp	r0, r4
 80051aa:	d005      	beq.n	80051b8 <_malloc_r+0xa8>
 80051ac:	1a21      	subs	r1, r4, r0
 80051ae:	4630      	mov	r0, r6
 80051b0:	f000 f82e 	bl	8005210 <_sbrk_r>
 80051b4:	3001      	adds	r0, #1
 80051b6:	d0cf      	beq.n	8005158 <_malloc_r+0x48>
 80051b8:	6025      	str	r5, [r4, #0]
 80051ba:	e7db      	b.n	8005174 <_malloc_r+0x64>
 80051bc:	20000168 	.word	0x20000168
 80051c0:	2000016c 	.word	0x2000016c

080051c4 <_realloc_r>:
 80051c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c6:	4607      	mov	r7, r0
 80051c8:	4614      	mov	r4, r2
 80051ca:	460e      	mov	r6, r1
 80051cc:	b921      	cbnz	r1, 80051d8 <_realloc_r+0x14>
 80051ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051d2:	4611      	mov	r1, r2
 80051d4:	f7ff bf9c 	b.w	8005110 <_malloc_r>
 80051d8:	b922      	cbnz	r2, 80051e4 <_realloc_r+0x20>
 80051da:	f7ff ff4d 	bl	8005078 <_free_r>
 80051de:	4625      	mov	r5, r4
 80051e0:	4628      	mov	r0, r5
 80051e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051e4:	f000 f826 	bl	8005234 <_malloc_usable_size_r>
 80051e8:	42a0      	cmp	r0, r4
 80051ea:	d20f      	bcs.n	800520c <_realloc_r+0x48>
 80051ec:	4621      	mov	r1, r4
 80051ee:	4638      	mov	r0, r7
 80051f0:	f7ff ff8e 	bl	8005110 <_malloc_r>
 80051f4:	4605      	mov	r5, r0
 80051f6:	2800      	cmp	r0, #0
 80051f8:	d0f2      	beq.n	80051e0 <_realloc_r+0x1c>
 80051fa:	4631      	mov	r1, r6
 80051fc:	4622      	mov	r2, r4
 80051fe:	f7ff ff17 	bl	8005030 <memcpy>
 8005202:	4631      	mov	r1, r6
 8005204:	4638      	mov	r0, r7
 8005206:	f7ff ff37 	bl	8005078 <_free_r>
 800520a:	e7e9      	b.n	80051e0 <_realloc_r+0x1c>
 800520c:	4635      	mov	r5, r6
 800520e:	e7e7      	b.n	80051e0 <_realloc_r+0x1c>

08005210 <_sbrk_r>:
 8005210:	b538      	push	{r3, r4, r5, lr}
 8005212:	2300      	movs	r3, #0
 8005214:	4c05      	ldr	r4, [pc, #20]	; (800522c <_sbrk_r+0x1c>)
 8005216:	4605      	mov	r5, r0
 8005218:	4608      	mov	r0, r1
 800521a:	6023      	str	r3, [r4, #0]
 800521c:	f7fb fefa 	bl	8001014 <_sbrk>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d102      	bne.n	800522a <_sbrk_r+0x1a>
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	b103      	cbz	r3, 800522a <_sbrk_r+0x1a>
 8005228:	602b      	str	r3, [r5, #0]
 800522a:	bd38      	pop	{r3, r4, r5, pc}
 800522c:	20000454 	.word	0x20000454

08005230 <__malloc_lock>:
 8005230:	4770      	bx	lr

08005232 <__malloc_unlock>:
 8005232:	4770      	bx	lr

08005234 <_malloc_usable_size_r>:
 8005234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005238:	1f18      	subs	r0, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	bfbc      	itt	lt
 800523e:	580b      	ldrlt	r3, [r1, r0]
 8005240:	18c0      	addlt	r0, r0, r3
 8005242:	4770      	bx	lr

08005244 <_init>:
 8005244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005246:	bf00      	nop
 8005248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524a:	bc08      	pop	{r3}
 800524c:	469e      	mov	lr, r3
 800524e:	4770      	bx	lr

08005250 <_fini>:
 8005250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005252:	bf00      	nop
 8005254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005256:	bc08      	pop	{r3}
 8005258:	469e      	mov	lr, r3
 800525a:	4770      	bx	lr
