# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_xor2_0_0/sim/quatre_bit_add_xup_xor2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_xor2_0_1/sim/quatre_bit_add_xup_xor2_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_xor2_0_2/sim/quatre_bit_add_xup_xor2_0_2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_xor2_0_3/sim/quatre_bit_add_xup_xor2_0_3.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_xor2_0_0/sim/bit_add_xup_xor2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_xor2_0_1/sim/bit_add_xup_xor2_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_and2_0_0/sim/bit_add_xup_and2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_and2_0_1/sim/bit_add_xup_and2_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_and2_0_2/sim/bit_add_xup_and2_0_2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_bit_add_0_0/src/bit_add_xup_or3_0_0/sim/bit_add_xup_or3_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/ipshared/f156/xup_nor4.srcs/sources_1/new/xup_nor4.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_nor4_0_0/sim/quatre_bit_add_xup_nor4_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xup_xor2_4_0/sim/quatre_bit_add_xup_xor2_4_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_quatre_bit_add_0_0/src/quatre_bit_add_xlconcat_0_0/sim/quatre_bit_add_xlconcat_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_diviseur_5b_par4_0_0/src/diviseur_5b_par4_xlconstant_0_0/sim/diviseur_5b_par4_xlconstant_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_diviseur_5b_par4_0_0/src/diviseur_5b_par4_xlconcat_0_0/sim/diviseur_5b_par4_xlconcat_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_and2_0_0/sim/comparateur_1bit_xup_and2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_comparateur_1bit_0_0/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_nor2_0_0/sim/comparateur_1bit_xup_nor2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_comparateur_1bit_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_or2_0_0/sim/comparateur_1bit_xup_or2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/ipshared/b7fa/xup_and5.srcs/sources_1/new/xup_and5.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_xup_and5_0_0/sim/comparateur_4bit_xup_and5_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_comparateur_4bit_0_0/src/comparateur_4bit_xlconcat_0_0/sim/comparateur_4bit_xlconcat_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_0/sim/mini_UAL_xlconcat_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_1/sim/mini_UAL_xlconcat_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_2/sim/mini_UAL_xlconcat_2_2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_and3_0_0/sim/multiplexeur_labo2_xup_and3_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_and3_0_1/sim/multiplexeur_labo2_xup_and3_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_and3_0_2/sim/multiplexeur_labo2_xup_and3_0_2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_and3_0_3/sim/multiplexeur_labo2_xup_and3_0_3.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_inv_0_0/sim/multiplexeur_labo2_xup_inv_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_inv_0_1/sim/multiplexeur_labo2_xup_inv_0_1.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_multiplexeur_labo2_0_0/src/multiplexeur_labo2_xup_or4_0_0/sim/multiplexeur_labo2_xup_or4_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/mini_UAL/ip/mini_UAL_multiplexeur_5B_0_0/src/multiplexeur_5B_xlconcat_0_0/sim/multiplexeur_5B_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
