{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661394691412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661394691413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 23:31:31 2022 " "Processing started: Wed Aug 24 23:31:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661394691413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661394691413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup --analyze_file=D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup --analyze_file=D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661394691418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661394692400 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" verilogwarmup.v(30) " "Verilog HDL syntax error at verilogwarmup.v(30) near text \";\";  expecting \")\"" {  } { { "verilogwarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/verilogwarmup.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1661394693007 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sram_controller verilogwarmup.v(2) " "Ignored design unit \"sram_controller\" at verilogwarmup.v(2) due to previous errors" {  } { { "verilogwarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/verilogwarmup.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1661394693016 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VerilogWarmup verilogwarmup.v(62) " "Ignored design unit \"VerilogWarmup\" at verilogwarmup.v(62) due to previous errors" {  } { { "verilogwarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/verilogwarmup.v" 62 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1661394693019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661394693116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 24 23:31:33 2022 " "Processing ended: Wed Aug 24 23:31:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661394693116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661394693116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661394693116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661394693116 ""}
