/***********************license start************************************
 * Copyright (c) 2004-2011 Cavium, Inc. <support@cavium.com>.  All rights
 * reserved.
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *
 *     * Redistributions in binary form must reproduce the above
 *       copyright notice, this list of conditions and the following
 *       disclaimer in the documentation and/or other materials provided
 *       with the distribution.
 *
 *     * Neither the name of Cavium Inc. nor the names of
 *       its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written
 *       permission.
 *
 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS
 * OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
 * RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY
 * REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT
 * DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR
 * PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET
 * POSSESSION OR CORRESPONDENCE TO DESCRIPTION.  THE ENTIRE RISK ARISING OUT
 * OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
 *
 *
 * For any questions regarding licensing please contact
 * marketing@cavium.com
 *
 ***********************license end**************************************/
#include <config.h>
#include <common.h>
#include <linux/ctype.h>
#include <asm/mipsregs.h>
#include <asm/arch/cvmx.h>
#include <asm/arch/cvmx-l2c.h>
#include <asm/arch/octeon-model.h>
#include <asm/arch/octeon_hal.h>

extern void octeon_led_str_write(const char *str);

static int displayErrorReg_1(const char *reg_name, uint64_t addr,
			     uint64_t expected, uint64_t mask)
{
	uint64_t bist_val;
	bist_val = cvmx_read_csr(addr);
	bist_val = (bist_val & mask) ^ expected;
	if (bist_val) {
		printf("BIST FAILURE: %s, error bits "
		       "((bist_val & mask) ^ expected): 0x%llx\n",
		       reg_name, bist_val);
		return 1;
	}
	return 0;
}

static int displayErrorRegC0_cvmmem(const char *reg_name, uint64_t expected,
				    uint64_t mask)
{
	uint64_t bist_val;

	bist_val = read_64bit_c0_cvmmemctl();

	bist_val = (bist_val & mask) ^ expected;
	if (bist_val) {
		printf("BIST FAILURE: %s, error bits: 0x%llx\n", reg_name,
		       bist_val);
		return (1);
	}
	return (0);
}

static int displayErrorRegC0_Icache(const char *reg_name, uint64_t expected,
				    uint64_t mask)
{
	uint64_t bist_val;

	bist_val = read_64bit_c0_cacheerr();

	bist_val = (bist_val & mask) ^ expected;
	if (bist_val) {
		printf("BIST FAILURE: %s, error bits: 0x%llx\n", reg_name,
		       bist_val);
		return (1);
	}
	return (0);
}

/* We want a mask that is all 1's in bit positions not covered
 * by the coremask once it is shifted.
 */
static inline uint64_t make_cm_mask(uint64_t cm, int shift)
{
	uint64_t cm_override_mask;
	if (OCTEON_IS_MODEL(OCTEON_CN63XX))
		cm_override_mask = 0x3f;
	else if (OCTEON_IS_MODEL(OCTEON_CN61XX) || OCTEON_IS_MODEL(OCTEON_CNF71XX))
		cm_override_mask = 0xf;
	else if (OCTEON_IS_MODEL(OCTEON_CN66XX))
		cm_override_mask = 0x3ff;
	else if (OCTEON_IS_MODEL(OCTEON_CN68XX))
		cm_override_mask = 0xffffffff;
	else {
		puts("ERROR: unsupported OCTEON model\n");
		return ~0ull;
	}

	return ((~0ull & ~(cm_override_mask << shift)) | (cm << shift));
}


int octeon_bist_6XXX_usb(void)
{
	int bist_failures = 0;
	cvmx_uctlx_if_ena_t usb_if_en;
	usb_if_en.u64 = cvmx_read_csr(CVMX_UCTLX_IF_ENA(0));
	usb_if_en.s.en = 1;
	cvmx_write_csr(CVMX_UCTLX_IF_ENA(0), usb_if_en.u64);
	cvmx_read_csr(CVMX_UCTLX_IF_ENA(0));
	cvmx_wait(1000000);

	bist_failures +=
	    displayErrorReg_1("CVMX_UCTLX_BIST_STATUS",
				      CVMX_UCTLX_BIST_STATUS(0), 0, ~0ull);
	return bist_failures;
}

int octeon_bist_6XXX(void)
{
	/* Mask POW BIST_STAT with coremask so we don't report errors on known
	 * bad cores
	 */
	char *cm_str = getenv("coremask_override");
	uint64_t cm_override = ~0ull;
	int bist_failures = 0;
	int tad = 0;
	
	bist_failures +=
	    displayErrorRegC0_cvmmem("COP0_CVMMEMCTL_REG", 0ull,
				     0xfc00000000000000ull);

	bist_failures +=
	    displayErrorRegC0_Icache("COP0_ICACHEERR_REG",
				     0,
				     0x37ull << 32);
	if (cm_str)
		cm_override = simple_strtoul(cm_str, NULL, 0);

	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
		bist_failures +=
		    displayErrorReg_1("SSO_BIST_STAT", CVMX_SSO_BIST_STAT,
				      0ull, make_cm_mask(cm_override, 16));
	else
		bist_failures +=
		    displayErrorReg_1("POW_BIST_STAT", CVMX_POW_BIST_STAT,
				      0ull, make_cm_mask(cm_override, 16));

	if (!OCTEON_IS_MODEL(OCTEON_CNF71XX))
        {
        	bist_failures +=
                    displayErrorReg_1("CVMX_AGL_GMX_BIST", CVMX_AGL_GMX_BIST, 0, ~0ull);
                bist_failures +=
                    displayErrorReg_1("CVMX_MIXX_BIST0", CVMX_MIXX_BIST(0), 0, ~0ull);
                if (!OCTEON_IS_MODEL(OCTEON_CN68XX))
                        bist_failures += displayErrorReg_1("CVMX_MIXX_BIST1",
                                                           CVMX_MIXX_BIST(1), 0, ~0ull);
        }
	bist_failures +=
	    displayErrorReg_1("CVMX_CIU_BIST", CVMX_CIU_BIST, 0, ~0ull);

	if (OCTEON_IS_MODEL(OCTEON_CN68XX))
		bist_failures +=
		    displayErrorReg_1("CVMX_CIU_PP_BIST_STAT",
				      CVMX_CIU_PP_BIST_STAT, 0, ~0ull);

	if (!OCTEON_IS_MODEL(OCTEON_CNF71XX))
        {
            bist_failures +=
                displayErrorReg_1("CVMX_DFA_BIST0", CVMX_DFA_BIST0, 0, ~0ull);
            bist_failures +=
                displayErrorReg_1("CVMX_DFA_BIST1", CVMX_DFA_BIST1, 0, ~0ull);
        }
	bist_failures +=
	    displayErrorReg_1("CVMX_DPI_BIST_STATUS", CVMX_DPI_BIST_STATUS, 0,
			      ~0ull);
	bist_failures +=
	    displayErrorReg_1("CVMX_FPA_BIST_STATUS", CVMX_FPA_BIST_STATUS, 0,
			      ~0ull);
	bist_failures +=
	    displayErrorReg_1("CVMX_GMXX_BIST0", CVMX_GMXX_BIST(0), 0, ~0ull);

	if (OCTEON_IS_MODEL(OCTEON_CN68XX)) {
		bist_failures += displayErrorReg_1("CVMX_GMXX_BIST1",
						   CVMX_GMXX_BIST(1), 0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_GMXX_BIST2",
						   CVMX_GMXX_BIST(2), 0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_GMXX_BIST3",
						   CVMX_GMXX_BIST(3), 0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_ILK_BIST_SUM",
						   CVMX_ILK_BIST_SUM, 0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_TIM_BIST_RESULT",
						   CVMX_TIM_BIST_RESULT, 0, ~0ull);
	}
	else
		bist_failures += displayErrorReg_1("CVMX_TIM_REG_BIST_RESULT",
					   	CVMX_TIM_REG_BIST_RESULT, 0, ~0ull);

	bist_failures +=
	    displayErrorReg_1("CVMX_IOB_BIST_STATUS", CVMX_IOB_BIST_STATUS, 0,
			      ~0ull);

	if (OCTEON_IS_MODEL(OCTEON_CN68XX)) {
		bist_failures += displayErrorReg_1("CVMX_IOB1_BIST_STATUS",
						   CVMX_IOB1_BIST_STATUS,
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_ZIP_CTL_BIST_STATUS",
						   CVMX_ZIP_CTL_BIST_STATUS,
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_ZIP_CORE0_BIST_STATUS",
						   CVMX_ZIP_COREX_BIST_STATUS(0),
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_ZIP_CORE1_BIST_STATUS",
						   CVMX_ZIP_COREX_BIST_STATUS(1),
						   0, ~0ull);
	}
	bist_failures +=
	    displayErrorReg_1("CVMX_IPD_BIST_STATUS", CVMX_IPD_BIST_STATUS, 0,
			      ~0ull);
	bist_failures +=
	    displayErrorReg_1("CVMX_KEY_BIST_REG", CVMX_KEY_BIST_REG, 0, ~0ull);
	bist_failures +=
	    displayErrorReg_1("CVMX_MIO_BOOT_BIST_STAT",
			      CVMX_MIO_BOOT_BIST_STAT, 0, ~0ull);

	if (!OCTEON_IS_MODEL(OCTEON_CN63XX_PASS1_X)) {
		int i;
		cvmx_mio_rst_ctlx_t mio_rst;
		/* Only some of the PCIe BIST can be checked before the ports
		 * are configured.  Here we only check to see if they are
		 * configured, but do not configure them.  PCIe BIST is also
		 * checked by the cvmx_pcie_initialize() function, so PCIe
		 * BIST is checked if used.
		 */

                if (!OCTEON_IS_MODEL(OCTEON_CNF71XX))
			bist_failures += displayErrorReg_1("CVMX_PCSXX_BIST_STATUS_REG",
							   CVMX_PCSXX_BIST_STATUS_REG
							   (0), 0, ~0ull);
		for (i = 0; i < 2; i++) {
			mio_rst.u64 = cvmx_read_csr(CVMX_MIO_RST_CTLX(i));
			if (mio_rst.cn63xx.prtmode == 1) {
				if (mio_rst.cn63xx.rst_done) {
					bist_failures += displayErrorReg_1("CVMX_PEMX_BIST_STATUS(i)",
									   CVMX_PEMX_BIST_STATUS(i),
									   0,
									   ~0ull);
					bist_failures += displayErrorReg_1("CVMX_PEMX_BIST_STATUS2(i)",
									   CVMX_PEMX_BIST_STATUS2(i), 0,
									   ~0ull);
				} else {
					printf("Skipping PCIe port %d BIST, "
					       "reset not done. "
					       "(port not configured)\n", i);
				}
			} else {
				printf("Skipping PCIe port %d BIST, "
				       "in EP mode, can't tell if clocked.\n",
				       i);
			}
		}
	} else {
		printf("NOTICE: Skipping PCIe BIST registers on "
		       "CN63XX pass 1.\n");
	}
	bist_failures += displayErrorReg_1("CVMX_PEXP_SLI_BIST_STATUS",
					   CVMX_PEXP_SLI_BIST_STATUS, 0, ~0ull);
	bist_failures += displayErrorReg_1("CVMX_PIP_BIST_STATUS",
					   CVMX_PIP_BIST_STATUS, 0, ~0ull);
	bist_failures += displayErrorReg_1("CVMX_PKO_REG_BIST_RESULT",
					   CVMX_PKO_REG_BIST_RESULT, 0, ~0ull);
	bist_failures += displayErrorReg_1("CVMX_RAD_REG_BIST_RESULT",
					   CVMX_RAD_REG_BIST_RESULT, 0, ~0ull);
	bist_failures += displayErrorReg_1("CVMX_RNM_BIST_STATUS",
					   CVMX_RNM_BIST_STATUS, 0, ~0ull);
	bist_failures += displayErrorReg_1("CVMX_TRA0_BIST_STATUS",
					   CVMX_TRA_BIST_STATUS, 0, ~0ull);

	if (OCTEON_IS_MODEL(OCTEON_CN68XX)) {
		bist_failures += displayErrorReg_1("CVMX_TRA1_BIST_STATUS",
						   CVMX_TRAX_BIST_STATUS(1),
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_TRA2_BIST_STATUS",
						   CVMX_TRAX_BIST_STATUS(2),
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_TRA3_BIST_STATUS",
						   CVMX_TRAX_BIST_STATUS(3),
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_L2C_BST", CVMX_L2C_BST, 0,
						   make_cm_mask(cm_override, 32) | 0xffffffff);
	}
	else
	{
		bist_failures += displayErrorReg_1("CVMX_L2C_BST", CVMX_L2C_BST, 0,
						   make_cm_mask(cm_override, 32) | 0x11111);
	}
        if (!OCTEON_IS_MODEL(OCTEON_CNF71XX))
        	bist_failures += displayErrorReg_1("CVMX_ZIP_CMD_BIST_RESULT",
        					   CVMX_ZIP_CMD_BIST_RESULT, 0, ~0ull);


	for (tad = 0; tad < CVMX_L2C_TADS; tad++) {
		bist_failures += displayErrorReg_1("CVMX_L2C_BST_MEMX",
						   CVMX_L2C_BST_MEMX(tad),
						   0, 0x1f);
		bist_failures += displayErrorReg_1("CVMX_L2C_BST_TDTX",
						   CVMX_L2C_BST_TDTX(tad),
						   0, ~0ull);
		bist_failures += displayErrorReg_1("CVMX_L2C_BST_TTGX",
						   CVMX_L2C_BST_TTGX(tad),
						   0, ~0ull);
	}

#if 1
	if (bist_failures) {
		printf("BIST Errors found (%d).\n", bist_failures);
		printf("'1' bits above indicate unexpected BIST status.\n");
	} else {
		printf("BIST check passed.\n");
	}
#endif

	if (0) {
		/* Print TDTX bist on LED */

		char str[10];
		uint64_t val = cvmx_read_csr(CVMX_L2C_BST_TDTX(0));
		int ival = (val >> 8) & 0xff;
		if (!bist_failures)
			sprintf(str, "PASS    ");
		else if (bist_failures == 1 && ival && !(val & ~0xFF00ull))
			sprintf(str, "%02x    %d ", ival,
				__builtin_popcount(ival));
		else
			sprintf(str, "FAIL    ");

		octeon_led_str_write(str);

	}
	return (0);
}

int octeon_bist(void)
{
	/* Mask POW BIST_STAT with coremask so we don't report errors on
	 * known bad cores
	 */
	uint32_t val;
	char *cm_str = getenv("coremask_override");
	int bist_failures = 0;

	if (octeon_is_model(OCTEON_CN6XXX) || octeon_is_model(OCTEON_CNF7XXX))
		return (octeon_bist_6XXX());

	val = (uint32_t) cvmx_read_csr(CVMX_POW_BIST_STAT);
	if (cm_str) {
		uint32_t cm_override = simple_strtoul(cm_str, NULL, 0);
		/* Shift coremask override to match up with core BIST
		 * bits in register
		 */
		cm_override = cm_override << 16;
		val &= cm_override;
	}
	if (val) {
		printf("BIST FAILURE: POW_BIST_STAT: 0x%08x\n", val);
		bist_failures++;
	}
	bist_failures +=
	    displayErrorRegC0_cvmmem("COP0_CVMMEMCTL_REG", 0ull,
				     0xfc00000000000000ull);
	bist_failures +=
	    displayErrorRegC0_Icache("COP0_ICACHEERR_REG",
				     0x007f7f0000000000ull,
				     0x007f7f0000000000ull | 0x3full << 32);

	/*  NAME    REGISTER     EXPECTED    MASK   */
	bist_failures += displayErrorReg_1("GMX0_BIST", CVMX_GMXX_BIST(0),
					   0ull, 0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN31XX)
	    && !octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN50XX)
	    && !octeon_is_model(OCTEON_CN52XX))
		bist_failures +=
		    displayErrorReg_1("GMX1_BIST", CVMX_GMXX_BIST(1), 0ull,
				      0xffffffffffffffffull);
	bist_failures +=
	    displayErrorReg_1("IPD_BIST_STATUS", CVMX_IPD_BIST_STATUS, 0ull,
			      0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN31XX)
	    && !octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN50XX)
	    && !octeon_is_model(OCTEON_CN52XX))
		bist_failures +=
		    displayErrorReg_1("KEY_BIST_REG", CVMX_KEY_BIST_REG, 0ull,
				      0xffffffffffffffffull);
	bist_failures += displayErrorReg_1("L2D_BST0", CVMX_L2D_BST0,
					   0ull, 1ull << 34);
	bist_failures += displayErrorReg_1("L2C_BST0", CVMX_L2C_BST0,
					   0, 0x1full);
	bist_failures += displayErrorReg_1("L2C_BST1", CVMX_L2C_BST1,
					   0, 0xffffffffffffffffull);
	bist_failures += displayErrorReg_1("L2C_BST2", CVMX_L2C_BST2,
					   0, 0xffffffffffffffffull);
	bist_failures += displayErrorReg_1("CIU_BIST", CVMX_CIU_BIST,
					   0, 0xffffffffffffffffull);
	bist_failures +=
	    displayErrorReg_1("PKO_REG_BIST_RESULT", CVMX_PKO_REG_BIST_RESULT,
			      0, 0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN56XX)
	    && !octeon_is_model(OCTEON_CN52XX)) {
		bist_failures +=
		    displayErrorReg_1("NPI_BIST_STATUS", CVMX_NPI_BIST_STATUS,
				      0, 0xffffffffffffffffull);
	}
	if (!octeon_is_model(OCTEON_CN56XX)) {
		bist_failures +=
		    displayErrorReg_1("PIP_BIST_STATUS", CVMX_PIP_BIST_STATUS,
				      0, 0xffffffffffffffffull);
	}
	bist_failures +=
	    displayErrorReg_1("RNM_BIST_STATUS", CVMX_RNM_BIST_STATUS, 0,
			      0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN31XX)
	    && !octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN56XX)
	    && !octeon_is_model(OCTEON_CN50XX)
	    && !octeon_is_model(OCTEON_CN52XX)
	    ) {
		bist_failures +=
		    displayErrorReg_1("SPX0_BIST_STAT",
				      CVMX_SPXX_BIST_STAT(0), 0,
				      0xffffffffffffffffull);
		bist_failures +=
		    displayErrorReg_1("SPX1_BIST_STAT",
				      CVMX_SPXX_BIST_STAT(1), 0,
				      0xffffffffffffffffull);
	}
	bist_failures +=
	    displayErrorReg_1("TIM_REG_BIST_RESULT", CVMX_TIM_REG_BIST_RESULT,
			      0, 0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN50XX))
		bist_failures +=
		    displayErrorReg_1("TRA_BIST_STATUS", CVMX_TRA_BIST_STATUS,
				      0, 0xffffffffffffffffull);
	bist_failures +=
	    displayErrorReg_1("MIO_BOOT_BIST_STAT", CVMX_MIO_BOOT_BIST_STAT, 0,
			      0xffffffffffffffffull);
	bist_failures +=
	    displayErrorReg_1("IOB_BIST_STATUS", CVMX_IOB_BIST_STATUS, 0,
			      0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN56XX)
	    && !octeon_is_model(OCTEON_CN50XX)
	    && !octeon_is_model(OCTEON_CN52XX)
	    ) {
		bist_failures +=
		    displayErrorReg_1("DFA_BST0", CVMX_DFA_BST0, 0,
				      0xffffffffffffffffull);
		bist_failures +=
		    displayErrorReg_1("DFA_BST1", CVMX_DFA_BST1, 0,
				      0xffffffffffffffffull);
	}
	bist_failures +=
	    displayErrorReg_1("FPA_BIST_STATUS", CVMX_FPA_BIST_STATUS, 0,
			      0xffffffffffffffffull);
	if (!octeon_is_model(OCTEON_CN30XX)
	    && !octeon_is_model(OCTEON_CN50XX)
	    && !octeon_is_model(OCTEON_CN52XX))
		bist_failures +=
		    displayErrorReg_1("ZIP_CMD_BIST_RESULT",
				      CVMX_ZIP_CMD_BIST_RESULT, 0,
				      0xffffffffffffffffull);

	if (!octeon_is_model(OCTEON_CN38XX)
	    && !octeon_is_model(OCTEON_CN58XX)
	    && !octeon_is_model(OCTEON_CN52XX)) {
		bist_failures +=
		    displayErrorReg_1("USBNX_BIST_STATUS(0)",
				      CVMX_USBNX_BIST_STATUS(0), 0, ~0ull);
	}
	if ((octeon_is_model(OCTEON_CN56XX))
	    || (octeon_is_model(OCTEON_CN52XX))) {
		bist_failures +=
		    displayErrorReg_1("AGL_GMX_BIST", CVMX_AGL_GMX_BIST, 0,
				      ~0ull);
		bist_failures +=
		    displayErrorReg_1("IOB_BIST_STATUS", CVMX_IOB_BIST_STATUS,
				      0, ~0ull);
		bist_failures +=
		    displayErrorReg_1("MIXX_BIST(0)", CVMX_MIXX_BIST(0), 0,
				      ~0ull);
		bist_failures +=
		    displayErrorReg_1("NPEI_BIST_STATUS",
				      CVMX_PEXP_NPEI_BIST_STATUS, 0, ~0ull);
		bist_failures +=
		    displayErrorReg_1("RAD_REG_BIST_RESULT",
				      CVMX_RAD_REG_BIST_RESULT, 0, ~0ull);
		bist_failures +=
		    displayErrorReg_1("RNM_BIST_STATUS", CVMX_RNM_BIST_STATUS,
				      0, ~0ull);
	}
	if (octeon_is_model(OCTEON_CN56XX)) {
		bist_failures +=
		    displayErrorReg_1("PCSX0_BIST_STATUS_REG(0)",
				      CVMX_PCSXX_BIST_STATUS_REG(0), 0, ~0ull);
		bist_failures +=
		    displayErrorReg_1("PCSX1_BIST_STATUS_REG(1)",
				      CVMX_PCSXX_BIST_STATUS_REG(1), 0, ~0ull);
	}
	if (bist_failures) {
		printf("BIST Errors found.\n");
		printf("'1' bits above indicate unexpected BIST status.\n");
	} else {
		printf("BIST check passed.\n");
	}
	return (0);
}
