# SStack State: rv64-fpga-linux-boot

## User Request
> Load simple RISC-V on FPGA and run Linux and find bug on simple RISC-V and fix. And fix simple VHDL backend also.

## Task Type
feature

## Refined Goal
> Make the existing RV64GC RTL (written in Simple) synthesizable, load it onto FPGA hardware, and boot a minimal Linux kernel on it — proving the homemade RISC-V 64-bit CPU design is functionally correct enough for Linux.
>
> **Scope breakdown:**
> 1. **RTL Validation** — Fix/complete the RV64GC RTL modules (core, ALU, decoder, regfile, CSR, MMU/SV39, LSU, mul_div, atomics, trap) so they pass RISC-V compliance-level simulation
> 2. **VHDL Backend Fixes** — Find and fix bugs in the Simple compiler's VHDL backend (`src/compiler/70.backend/backend/vhdl*.spl`) — type mapping, expression codegen, process lowering, testbench generation
> 3. **VHDL Generation** — Run `soc_vhdl_gen*.spl` pipeline to produce synthesizable VHDL from Simple RTL descriptions
> 4. **SOC Integration** — Wire RV64GC core with SOC peripherals (CLINT, PLIC, UART16550, bootrom, RAM, wishbone interconnect) into `soc_top`
> 5. **FPGA Synthesis** — Target Kria K26 (or ZedBoard) with XDC constraints, produce bitstream via Vivado
> 6. **Linux Boot** — Load OpenSBI (or Simple-native SBI) + Linux kernel image, boot to console over UART
> 7. **Bug Fixes** — Fix whatever breaks along the way in RV64 RTL and VHDL backend until Linux boots

## Acceptance Criteria
- [ ] AC-1: RV64GC RTL modules compile and pass GHDL simulation of basic instruction sequences (R/I/S/B/U/J types + M-ext + A-ext)
- [ ] AC-2: VHDL generation pipeline (`soc_vhdl_gen.spl`) produces valid VHDL files that GHDL can analyze without errors
- [ ] AC-3: SOC top-level integrates core + CLINT + PLIC + UART16550 + RAM + bootrom with correct memory map
- [ ] AC-4: XDC constraints generated for target FPGA board (Kria K26 or ZedBoard)
- [ ] AC-5: Vivado synthesis completes without critical errors; bitstream generated
- [ ] AC-6: FPGA boots, UART outputs SBI banner and Linux boot messages
- [ ] AC-7: Linux reaches userspace (init or shell prompt) on the FPGA-hosted RV64GC
- [ ] AC-8: VHDL backend compiler bugs identified and fixed — generated VHDL passes GHDL analysis for all RTL modules without codegen errors
- [ ] AC-9: VHDL backend regression tests (spec files) pass after fixes

## Cooperative Providers
- Codex: unavailable
- Gemini: unavailable
- Sonnet Agent Teams: available (user-requested parallel Sonnet agents with Opus advisor)

## Phase Checklist
- [x] 1-dev (Developer Lead) — 2026-05-20
- [x] 2-research (Analyst) — 2026-05-20
- [x] 3-arch (Architect) — 2026-05-20
- [x] 4-spec (QA Lead) — 2026-05-20
- [ ] 5-implement (Engineer)
- [ ] 6-refactor (Tech Lead)
- [ ] 7-verify (QA)
- [ ] 8-ship (Release Mgr)

## Phase Outputs

### 1-dev
**Task Type:** feature
**Refined Goal:** Make RV64GC RTL synthesizable on FPGA and boot Linux.

**Existing assets identified:**
- RV64GC RTL core: `src/lib/hardware/rv64gc_rtl/` (alu, atomics, core, csr, csr_s, decode, lsu, mmu_sv39, mul_div, pkg, regfile, trap)
- Pipeline stages: `src/lib/<ns>/hardware/rv64/pipeline/` (if_stage, id_stage, decoder, ex_stage, mem_stage, wb_stage)
- SOC peripherals: `src/lib/hardware/soc_rtl/` (bootrom, clint, plic, uart16550, ram, wb_interconnect, soc_top)
- VHDL generation: `src/lib/hardware/fpga_linux/soc_vhdl_gen*.spl`
- XDC generation: `src/lib/hardware/fpga_linux/xdc_gen.spl`
- FPGA K26: `src/lib/hardware/fpga_k26/`
- SBI: `src/lib/nogc_async_mut_noalloc/baremetal/riscv/sbi.spl`
- Boot: `src/os/kernel/arch/riscv64/boot.spl`, `fpga_boot.spl`
- Top machine: `src/lib/hardware/rv64gc/top/rv64_machine.spl`

**Key gaps:**
1. No generated VHDL artifacts exist yet — only generators
2. No Vivado project/TCL automation
3. Pipeline stages duplicated across 4 memory-model namespaces — unclear which is canonical for synthesis
4. No GHDL simulation scripts in main tree
5. SBI is Simple-native; needs verification against Linux kernel expectations
6. No DTB for the custom SOC memory map
7. No kernel image loading mechanism

**Approach:** Use parallel Sonnet agent teams for independent workstreams, Opus advisor for architecture decisions and bug triage.

### 2-research

## Research Summary

### Existing Code

#### Area A: RV64GC RTL Modules (`src/lib/hardware/rv64gc_rtl/`)

- `src/lib/hardware/rv64gc_rtl/core.spl:1-337` — Single-cycle RV64GC datapath. Wires decoder, ALU, regfile, LSU, mul_div, atomics. **Critical gap: does NOT use CsrFile64, trap, or interrupt logic at all.** No S-mode, no privilege switching, no mret/sret handling wired in.
- `src/lib/hardware/rv64gc_rtl/alu.spl:1-171` — 64-bit ALU with W-suffix ops (ADDW/SUBW). Tested via `riscv_common_alu_spec.spl`.
- `src/lib/hardware/rv64gc_rtl/decode.spl:1-248` — Decodes RV64GC including OP_AMO, OP_OP_32, OP_OP_IMM_32 (W-suffix), M-ext, A-ext. Does NOT decode SRET/SFENCE.VMA as distinct instructions — they fall through OP_SYSTEM unhandled.
- `src/lib/hardware/rv64gc_rtl/csr.spl:1-252` — M-mode CSRs only (mstatus, mie, mip, mtvec, mepc, mcause, mtval, mscratch, misa). `csr64_update_mip()` wires external interrupt signals.
- `src/lib/hardware/rv64gc_rtl/csr_s.spl:1-280` — S-mode CSR register file (sstatus, sie, sip, stvec, sscratch, sepc, scause, stval, satp, medeleg, mideleg). Satp layout for Sv39 correct. **Not integrated into core.spl or any soc_top wiring.**
- `src/lib/hardware/rv64gc_rtl/mmu_sv39.spl:1-543` — Sv39 3-level page table walk with gigapage (1 GiB) and megapage (2 MiB) support. **Not integrated into core or LSU** — standalone functions only.
- `src/lib/hardware/rv64gc_rtl/trap.spl:1-178` — M-mode-only trap entry/exit (mret). Priority: MEI > MSI > MTI. **No S-mode delegation (medeleg/mideleg), no sret, no ecall_U/ecall_S cause codes.**
- `src/lib/hardware/rv64gc_rtl/lsu.spl:1-95` — Load/store address calc + sign/zero extend for LB/LH/LW/LD/LBU/LHU/LWU. No MMU translation wired.
- `src/lib/hardware/rv64gc_rtl/mul_div.spl:1-185` — M-extension state machine. Unsigned division approximated via signed (simulation-only note at line 115).
- `src/lib/hardware/rv64gc_rtl/atomics.spl:1-140` — LR/SC reservation logic.
- `src/lib/hardware/rv64gc_rtl/regfile.spl:1-88` — 64-bit register file, x0 hardwired zero.
- `src/lib/hardware/rv64gc_rtl/pkg.spl:1-173` — Opcode/funct constants including OP_AMO.

#### Area A: SOC RTL (`src/lib/hardware/soc_rtl/`)

- `src/lib/hardware/soc_rtl/soc_top.spl:1-430` — **Wires RV32I core only** (imports `std.hardware.rv32i_rtl.*`). No RV64GC integration. `soc_tick()` is the simulation entry point.
- `src/lib/hardware/soc_rtl/clint.spl:1-133` — CLINT with mtime/mtimecmp, timer interrupt, software interrupt.
- `src/lib/hardware/soc_rtl/plic.spl:1-248` — PLIC with source 0 hardwired-zero per spec.
- `src/lib/hardware/soc_rtl/uart16550.spl:1-408` — 16550-compatible UART behavioral model.
- `src/lib/hardware/soc_rtl/bootrom.spl:1-96` — Combinational ROM.
- `src/lib/hardware/soc_rtl/ram.spl:1-134` — [u32] simulation RAM with bulk ELF load support (line 95).
- `src/lib/hardware/soc_rtl/wb_interconnect.spl:1-193` — Wishbone interconnect.
- `src/lib/hardware/soc_rtl/mailbox.spl:1-174` — GHDL test peripheral.
- `src/lib/hardware/soc_rtl/eth_dma_bridge.spl:1-277` — Ethernet DMA bridge (extra peripheral, not required for Linux boot).

#### Area A: riscv_common (shared definitions)

- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/alu.spl` — `alu_eval()` used for simulation; spec-tested.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/csr_defs.spl` — CSR address constants.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/decode.spl` — Instruction decode helpers.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/registers.spl` — Register name constants.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/memory.spl` — Memory access helpers.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/xlen.spl` — `XlenConfig` (rv32/rv64 selector).
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv_common/platform.spl` — Platform profile constants.
- Spec tests: `riscv_common_alu_spec.spl`, `riscv_common_csr_defs_spec.spl`, `riscv_common_decode_spec.spl`, `riscv_common_memory_spec.spl`, `riscv_common_platform_spec.spl`, `riscv_common_registers_spec.spl`, `riscv_common_xlen_spec.spl`.

#### Area A: Pipeline stages (4 duplicated namespaces)

- `src/lib/gc_async_mut/hardware/rv64/pipeline/` — gc_async_mut flavor (6 files)
- `src/lib/gc_sync_mut/hardware/rv64/pipeline/` — gc_sync_mut flavor (6 files)
- `src/lib/nogc_async_mut/hardware/rv64/pipeline/` — nogc_async_mut flavor (6 files)
- `src/lib/nogc_sync_mut/hardware/rv64/pipeline/` — nogc_sync_mut flavor (6 files)
- Each has: decoder, ex_stage, id_stage, if_stage, mem_stage, wb_stage, types. **Unclear which is canonical for VHDL synthesis.** None directly uses rv64gc_rtl modules.

#### Area A: Boot code

- `src/os/kernel/arch/riscv64/fpga_boot.spl` — M-mode bare-metal FPGA boot entry. Has `fpga_boot_main(hart_id: u64)`, UART banner, SBI handoff. Uses `rt_riscv_uart_put` extern for UART.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv/sbi.spl` — Simple-native SBI implementation.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv/dtb_gen.spl` + `dtb_scan.spl` — DTB generation/parsing.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv/csr.spl` — Bare-metal CSR access wrappers.
- `src/lib/nogc_async_mut_noalloc/baremetal/riscv/mmu.spl` — MMU enable/disable helpers.

#### Area B: VHDL Backend (`src/compiler/70.backend/backend/`)

Core backend files:
- `vhdl_backend.spl` — Entry point; `compile_vhdl()` → `aot_vhdl_file()`.
- `vhdl_type_mapper.spl` — Type mapping: i8/i16/i32/i64 → `signed(N downto 0)`; u8/u16/u32/u64 → `unsigned(N downto 0)`. Payload enums unsupported (line 169: tagged-record lowering not implemented).
- `vhdl_expr.spl` — Expression codegen.
- `vhdl_process.spl`, `vhdl_process_part1.spl`, `vhdl_process_part2.spl` — Process lowering.
- `vhdl_entity_compile.spl:171` — Nested/slice/pointer/reference local memory lowering not implemented.
- `vhdl_validation.spl` — Strict fail-fast validation.
- `vhdl_codegen_helpers.spl` — Codegen helpers.

Submodule (`vhdl/`):
- `vhdl_hardware_metadata.spl:383,393` — Indirect calls not supported; recursion not supported.
- `vhdl_memory_templates.spl:80` — Nested/general array element type not implemented.
- `vhdl_rv32i_decode.spl` — RV32I decode template (not RV64).
- `vhdl_testbench_converter.spl:531,537,546,553,560` — For-loops, while-loops, conditional branches, randomization, file I/O not supported in slice 1 testbench conversion.
- `vhdl_register_file.spl` — Register file VHDL templates.
- `vhdl_builder.spl` — VHDL AST builder.
- `vhdl_bit_semantics.spl` — Bit-level operation semantics.
- `vhdl_clock_ports.spl` — Clock port handling.
- `vhdl_decode_memory.spl` — Memory decode templates.
- `vhdl_hardware_spawn_lower.spl` — Spawn/instantiation lowering.
- `vhdl_abi.spl:255` — Diagnostic messages for unsupported patterns.
- `vhdl_call_lowering.spl` — Function call lowering.
- Testbench submodules: `vhdl_testbench_model.spl`, `vhdl_testbench_render.spl`, `vhdl_testbench_source.spl`, `vhdl_testbench_clock.spl`, `vhdl_testbench_converter.spl`.
- Subprogram submodules: `vhdl_subprogram_model.spl`, `vhdl_subprogram_select.spl`, `vhdl_subprogram_naming.spl`, `vhdl_subprogram_diag.spl`.

Driver files (`src/compiler/80.driver/`):
- `driver_compile_vhdl_codegen.spl`, `driver_compile_vhdl_expr.spl`, `driver_compile_vhdl_lowering.spl`, `driver_compile_vhdl_source_map.spl`, `driver_compile_vhdl_util.spl`.

**Backend status (2026-04-04 completion report):** Phases 1-9 complete. Supported subset: i8/i16/i32/i64, u8/u16/u32/u64, bool, fixed-size arrays, structs, payloadless enums, tuples, ROM/RAM templates. **Unsupported:** payload enums (tagged-record lowering), indirect calls, recursion, dynamic allocation, pointers, nested array memories, floats, HLS-style functions outside `@hardware`. Simulation milestone (riscv32_sim_vhdl) explicitly deferred. GHDL analysis+elaboration validated but functional simulation not yet proven.

#### Area B: VHDL-related docs

- `doc/04_architecture/vhdl_support_matrix.md` — Full type/feature support matrix.
- `doc/04_architecture/vhdl_simulation_milestone_decision.md` — Decision: simulation deferred.
- `doc/04_architecture/vhdl_hardware_subset_contract.md` — Documented subset contract.
- `doc/01_research/local/vhdl_remaining_subset_2026_04_22.md` — Latest gap analysis (April 2026).
- `doc/03_plan/agent_tasks/pure_simple_vhdl_riscv_gap_spawn_plan.md` — 16 tasks COMPLETE: typed hardware metadata, hardware call lowering, fixed-width bit semantics, decode-friendly match lowering, composite ports, simulation/testbench support.

#### Area C: FPGA Linux Boot Pipeline (`src/lib/hardware/fpga_linux/`)

- `src/lib/hardware/fpga_linux/soc_vhdl_gen.spl` — Re-exports from part1+part2.
- `src/lib/hardware/fpga_linux/soc_vhdl_gen_part1.spl` — Generates VHDL text for: bootrom, RAM, UART, CLINT, mailbox, wishbone interconnect as string builders.
- `src/lib/hardware/fpga_linux/soc_vhdl_gen_part2.spl:140` — **Critical: `generate_soc_top_vhdl()` hardcodes `entity work.rv32i_core` in the generated soc_top VHDL.** RV64GC core entity not substituted.
- `src/lib/hardware/fpga_linux/riscv_fpga_linux.spl:418,432-434` — `RTL_VHDL_BASE = "examples/09_embedded/fpga_riscv/rtl"`. RV64 uses `mlk_s02_100t_assumed_rv64_wrapper.vhd` (a placeholder/assumed file, not generated from Simple RTL). Comment at line 407: "RV64GC VHDL wrappers (full core via VHDL backend pending)".
- `src/lib/hardware/fpga_linux/synthesis_wrapper.spl` — Generates Vivado TCL scripts: `create_project`, `add_files`, `set_property top`, `launch_runs synth_1`. Does NOT call Vivado directly.
- `src/lib/hardware/fpga_linux/xdc_gen.spl` — XDC constraint file generator.
- `src/lib/hardware/fpga_linux/soc_boot_sim.spl` — `generate_simpleos_test_prog()` for testbench boot program.
- `src/lib/hardware/fpga_linux/riscv_fpga_linux.spl:228` — `RiscvFpgaLane.readiness_status()` tracks readiness per lane.
- Spec tests: `riscv_fpga_linux_spec.spl`, `synthesis_wrapper_spec.spl`, `xdc_gen_spec.spl`.

#### Area C: FPGA K26 (`src/lib/hardware/fpga_k26/`)

- `src/lib/hardware/fpga_k26/k26_soc_top.spl` — K26 SoC wrapper; comment says "Instantiates the RV64GC core" + PS-PL AXI bridge for DDR. **Actual core wiring unclear** — needs inspection.
- `src/lib/hardware/fpga_k26/k26_ps_pl_bridge.spl` — PS-PL AXI-Lite bridge.
- `src/lib/hardware/fpga_k26/k26_xdc.spl` — K26 XDC constraints (pins, clock, UART, PMOD LEDs).

#### Area C: Existing research docs

- `doc/01_research/domain/vhdl_backend_linux_rtl.md` — Linux boot requirements: a0=hartid, a1=dtb, satp=0 on entry; Sv39/CLINT/PLIC/UART16550/DTB all required. Conclusion: "existing Simple-generated FPGA VHDL scaffold does not meet Linux boot requirements."
- `doc/01_research/domain/riscv_fpga_linux.md` — Staged proof: RTL/sim → synthesis → hardware. QEMU virt profile is reference contract. Board-specific values must stay outside CPU RTL.
- `doc/01_research/domain/riscv_linux_rtl_dual_arch_completion.md` — QEMU virt is least-divergent first contract; RV64 targets Sv39+LP64D.

### Reusable Modules

- `std.hardware.rv64gc_rtl.*` — All RTL modules exist; ALU/decode/regfile/lsu/mul_div/atomics are functional; csr/csr_s/mmu_sv39/trap exist but not wired together.
- `std.hardware.soc_rtl.{clint, plic, uart16550, bootrom, ram, wb_interconnect}` — Peripheral behavioral models; tested in RV32 context, reusable for RV64 soc_top.
- `std.hardware.fpga_linux.{soc_vhdl_gen, synthesis_wrapper, xdc_gen}` — VHDL generation + Vivado TCL generation pipeline.
- `std.hardware.fpga_k26.{k26_xdc, k26_ps_pl_bridge}` — K26-specific constraints and PS-PL bridge.
- `std.nogc_async_mut_noalloc.baremetal.riscv.{sbi, dtb_gen, dtb_scan, csr, mmu}` — SBI, DTB, CSR access for boot firmware.
- `std.nogc_async_mut_noalloc.baremetal.riscv_common.*` — Shared RISC-V definitions, all spec-tested.
- VHDL backend: `src/compiler/70.backend/backend/vhdl_backend.spl` + submodules — `--backend=vhdl` path fully wired; GHDL analysis/elaboration proven; i64/u64 stable.

### Domain Notes

- **Linux RISC-V boot contract:** a0=hartid, a1=dtb_addr, satp=0 on kernel entry; kernel must be PMD-aligned (2 MiB for RV64). Source: `doc/01_research/domain/vhdl_backend_linux_rtl.md`.
- **Sv39 minimum:** satp MODE=8, 3-level page table, ASID support optional but field must exist. `sfence.vma` must flush TLB after satp write.
- **OpenSBI as M-mode firmware:** simplest path — OpenSBI handles M-mode, hands off to Linux in S-mode. Alternative: Simple-native SBI already exists in `baremetal/riscv/sbi.spl`.
- **GHDL simulation milestone explicitly deferred** (doc/04_architecture/vhdl_simulation_milestone_decision.md). Functional VHDL simulation not yet proven in repo.
- **RV32I-only soc_top:** current `soc_rtl/soc_top.spl` and generated VHDL both instantiate `rv32i_core`. An RV64GC soc_top_64 must be created from scratch or adapted.
- **mul_div unsigned division approximated:** line 115 of `mul_div.spl` notes unsigned division uses signed approximation — may produce wrong results for large unsigned values. Needs fix or full unsigned divider.
- **4-namespace pipeline duplication:** pipeline stages in gc_async_mut, gc_sync_mut, nogc_async_mut, nogc_sync_mut are all present but none uses rv64gc_rtl; canonical synthesis target is unclear.
- **mlk_s02_100t assumed wrapper:** RV64 lane in `riscv_fpga_linux.spl` copies a placeholder VHDL file; no actual RV64 VHDL generated from Simple yet.
- **VHDL backend proven subset:** i64/u64 types emit valid VHDL; structs/arrays/payloadless enums work. The rv64gc_rtl modules use only these types so in principle they are compilable by the VHDL backend. Needs verification run.

### Open Questions

- NONE (all resolved via code inspection and existing research docs)

## Requirements

- REQ-1 (from AC-1): Wire CsrFile64, CsrSMode, trap64, interrupt delegation, sret, and sfence.vma into `core.spl` to produce a complete RV64GC execution unit with M/S/U privilege modes — area: `src/lib/hardware/rv64gc_rtl/core.spl`, `trap.spl`, `csr_s.spl`
- REQ-2 (from AC-1): Connect `mmu_sv39` page-table walker to the LSU so virtual address translation activates when satp.MODE=Sv39 — area: `src/lib/hardware/rv64gc_rtl/lsu.spl`, `mmu_sv39.spl`
- REQ-3 (from AC-1): Fix mul_div unsigned division approximation so DIVU/REMU produce correct results for all u64 inputs — area: `src/lib/hardware/rv64gc_rtl/mul_div.spl:115`
- REQ-4 (from AC-1): Add SRET and SFENCE.VMA decode paths to `decode.spl` and handle them in the core execution loop — area: `src/lib/hardware/rv64gc_rtl/decode.spl`, `core.spl`
- REQ-5 (from AC-1): Add S-mode ecall (cause 9) and U-mode ecall (cause 8) to `trap.spl`; implement medeleg/mideleg routing so delegated traps enter S-mode handler — area: `src/lib/hardware/rv64gc_rtl/trap.spl`
- REQ-6 (from AC-2): Run the VHDL backend (`--backend=vhdl`) against each rv64gc_rtl module and fix any codegen errors; confirm GHDL analysis passes for all 13 modules — area: `src/compiler/70.backend/backend/vhdl_backend.spl`, `src/lib/hardware/rv64gc_rtl/`
- REQ-7 (from AC-2): Implement payload-enum (tagged-record) lowering in `vhdl_type_mapper.spl` if any rv64gc_rtl module uses payload enums; otherwise document the constraint — area: `src/compiler/70.backend/backend/vhdl_type_mapper.spl:169`
- REQ-8 (from AC-3): Create `soc_top_64.spl` (or upgrade `soc_top.spl`) that instantiates the RV64GC core with CsrFile64+CsrSMode integrated, wired to CLINT/PLIC/UART16550/RAM/bootrom via wishbone — area: `src/lib/hardware/soc_rtl/`
- REQ-9 (from AC-3): Define RV64 Linux memory map (bootrom at 0x1000, CLINT at 0x200_0000, PLIC at 0xC00_0000, UART at 0x1000_0000, DRAM at 0x8000_0000) matching QEMU virt profile — area: `src/lib/hardware/soc_rtl/soc_top.spl`, `src/lib/hardware/fpga_linux/soc_vhdl_gen_part2.spl`
- REQ-10 (from AC-2/AC-3): Update `soc_vhdl_gen_part2.spl:140` to instantiate `rv64gc_core` entity (not `rv32i_core`) in the generated soc_top VHDL — area: `src/lib/hardware/fpga_linux/soc_vhdl_gen_part2.spl`
- REQ-11 (from AC-3): Generate RV64GC core VHDL from Simple RTL using the VHDL backend rather than copying the assumed placeholder `mlk_s02_100t_assumed_rv64_wrapper.vhd` — area: `src/lib/hardware/fpga_linux/riscv_fpga_linux.spl:432-434`
- REQ-12 (from AC-4): Verify `k26_xdc.spl` XDC constraints cover clock, UART TX/RX, reset, and JTAG pins for the Kria K26; generate and validate with Vivado if available — area: `src/lib/hardware/fpga_k26/k26_xdc.spl`
- REQ-13 (from AC-4/AC-5): Complete `synthesis_wrapper.spl` Vivado TCL to include all generated VHDL sources (RV64 core + peripherals) and set correct FPGA part — area: `src/lib/hardware/fpga_linux/synthesis_wrapper.spl`
- REQ-14 (from AC-6/AC-7): Produce a DTB for the RV64 SoC memory map using `baremetal/riscv/dtb_gen.spl`; include CPUs, memory, CLINT, PLIC, UART, chosen/stdout, initrd — area: `src/lib/nogc_async_mut_noalloc/baremetal/riscv/dtb_gen.spl`
- REQ-15 (from AC-6/AC-7): Validate `fpga_boot.spl` sets a0=hartid, a1=dtb_addr, satp=0 before jumping to kernel/OpenSBI; wire to SBI in `baremetal/riscv/sbi.spl` — area: `src/os/kernel/arch/riscv64/fpga_boot.spl`
- REQ-16 (from AC-8): Identify VHDL backend codegen bugs triggered by rv64gc_rtl modules (e.g., 64-bit shift patterns, CSR struct field widths, match lowering for opcode decode); fix each in the backend — area: `src/compiler/70.backend/backend/vhdl_expr.spl`, `vhdl_process.spl`, `vhdl_type_mapper.spl`
- REQ-17 (from AC-9): Update or create VHDL backend regression spec files covering rv64gc_rtl RTL constructs (64-bit ops, struct records, payloadless enums) — area: `doc/06_spec/app/compiler/feature/`

## Risks

- **HIGHEST:** RV64GC core lacks CSR/trap/privilege integration — no M/S/U mode switching means Linux cannot boot regardless of VHDL quality.
- **HIGH:** soc_vhdl_gen hardcodes rv32i_core entity — generated VHDL will not simulate or synthesize with RV64 until this is replaced.
- **HIGH:** GHDL functional simulation milestone deferred — AC-1 requires passing GHDL simulation but the repo infrastructure for it (semihost testbench, ELF loader, `simple test` integration) is not in main tree.
- **MEDIUM:** mul_div unsigned division approximation may produce wrong results in Linux kernel math.
- **MEDIUM:** 4 parallel pipeline-stage namespaces — architecture phase must decide canonical synthesis target.
- **MEDIUM:** RV64 VHDL wrapper is a placeholder file, not compiler-generated — VHDL backend must be proven on rv64gc_rtl before synthesis can proceed.
- **LOW:** K26 PS-PL bridge adds AXI complexity; ZedBoard may be simpler first target.

### 3-arch

## Architecture

### Module Plan

| Module | Path | Role | New/Modified |
|--------|------|------|--------------|
| core64 | `src/lib/hardware/rv64gc_rtl/core.spl` | Integrate CsrFile64, CsrSMode, TrapHandler64, MMU, privilege modes into single-cycle RV64GC execution unit | Modified |
| trap64 | `src/lib/hardware/rv64gc_rtl/trap.spl` | Add S-mode delegation (medeleg/mideleg), sret, ecall_U (cause 8), ecall_S (cause 9) | Modified |
| csr_s64 | `src/lib/hardware/rv64gc_rtl/csr_s.spl` | Wire S-mode CSR file into core; expose read/write accessors for satp, stvec, sepc, scause, stval | Modified |
| decode64 | `src/lib/hardware/rv64gc_rtl/decode.spl` | Add SRET and SFENCE.VMA decode paths under OP_SYSTEM | Modified |
| lsu64 | `src/lib/hardware/rv64gc_rtl/lsu.spl` | Wire MMU Sv39 translation; virtual-to-physical address lookup when satp.MODE=8 | Modified |
| mmu_sv39 | `src/lib/hardware/rv64gc_rtl/mmu_sv39.spl` | No structural change; may need minor interface adjustments for LSU integration (address/result types) | Modified |
| mul_div64 | `src/lib/hardware/rv64gc_rtl/mul_div.spl` | Fix unsigned division approximation — implement proper unsigned DIVU/REMU for u64 | Modified |
| soc_top_64 | `src/lib/hardware/soc_rtl/soc_top_64.spl` | New RV64GC SoC top-level; wires core64 + CLINT + PLIC + UART16550 + RAM64 + bootrom + wishbone64 | New |
| ram64 | `src/lib/hardware/soc_rtl/ram64.spl` | 64-bit data-width RAM with byte-addressable interface; bulk ELF/binary load support | New |
| wb64_interconnect | `src/lib/hardware/soc_rtl/wb64_interconnect.spl` | 64-bit address/data wishbone interconnect with QEMU virt memory map decode | New |
| soc_vhdl_gen_part2 | `src/lib/hardware/fpga_linux/soc_vhdl_gen_part2.spl` | Add `generate_soc_top_vhdl_rv64()` sibling function; keep existing rv32 function intact | Modified |
| riscv_fpga_linux | `src/lib/hardware/fpga_linux/riscv_fpga_linux.spl` | Replace placeholder RV64 wrapper path with VHDL-backend-generated core VHDL | Modified |
| synthesis_wrapper | `src/lib/hardware/fpga_linux/synthesis_wrapper.spl` | Add all RV64 VHDL sources to Vivado TCL project; set correct FPGA part for K26 | Modified |
| xdc_gen | `src/lib/hardware/fpga_linux/xdc_gen.spl` | Verify/update K26 constraints (clock, UART, reset, JTAG) | Modified |
| k26_xdc | `src/lib/hardware/fpga_k26/k26_xdc.spl` | Verify pin assignments cover UART TX/RX, clock, reset, JTAG | Modified |
| dtb_gen | `src/lib/nogc_async_mut_noalloc/baremetal/riscv/dtb_gen.spl` | Add `rv64_linux_dtb_generate()` for custom SoC memory map DTB | Modified |
| fpga_boot | `src/os/kernel/arch/riscv64/fpga_boot.spl` | Validate/fix boot contract: a0=hartid, a1=dtb_addr, satp=0; wire SBI handoff | Modified |
| sbi | `src/lib/nogc_async_mut_noalloc/baremetal/riscv/sbi.spl` | Verify SBI ecall interface matches Linux kernel expectations; fix if needed | Modified |
| vhdl_backend (multiple) | `src/compiler/70.backend/backend/vhdl_*.spl` | Fix codegen bugs discovered when running backend against rv64gc_rtl modules (iterative) | Modified |
| vhdl_regression_specs | `doc/06_spec/app/compiler/feature/vhdl_rv64gc_rtl_regression_spec.spl` | Regression spec covering 64-bit ops, struct records, payloadless enums from rv64gc_rtl | New |

### Dependency Map

Edges (A -> B means A depends on B):

```
core64 -> decode64        (instruction decode output)
core64 -> regfile         (register read/write — existing, unchanged)
core64 -> alu             (ALU result — existing, unchanged)
core64 -> lsu64           (load/store with translation)
core64 -> mul_div64       (M-extension results)
core64 -> atomics         (A-extension LR/SC — existing, unchanged)
core64 -> csr             (M-mode CSR read/write — existing CsrFile64)
core64 -> csr_s64         (S-mode CSR read/write)
core64 -> trap64          (trap entry/exit with delegation)
core64 -> pkg             (opcode constants — existing, unchanged)

lsu64 -> mmu_sv39         (virtual address translation)

trap64 -> csr             (reads mepc, mcause, mtvec)
trap64 -> csr_s64         (reads/writes sepc, scause, stvec for delegated traps)

soc_top_64 -> core64      (instantiates RV64GC core)
soc_top_64 -> ram64       (64-bit RAM)
soc_top_64 -> wb64_interconnect (64-bit wishbone bus)
soc_top_64 -> clint       (existing, unchanged)
soc_top_64 -> plic        (existing, unchanged)
soc_top_64 -> uart16550   (existing, unchanged)
soc_top_64 -> bootrom     (existing, unchanged)

wb64_interconnect -> (leaf — no further deps)
ram64 -> (leaf — no further deps)

soc_vhdl_gen_part2 -> soc_top_64  (reads structure to generate VHDL)
riscv_fpga_linux -> soc_vhdl_gen_part2 (calls VHDL generation)
riscv_fpga_linux -> synthesis_wrapper (generates Vivado TCL)
synthesis_wrapper -> xdc_gen (includes XDC in project)
synthesis_wrapper -> k26_xdc (board-specific constraints)

dtb_gen -> (leaf — standalone DTB binary generation)
fpga_boot -> sbi          (hands off to SBI firmware)
fpga_boot -> dtb_gen      (loads DTB address)

vhdl_backend -> rv64gc_rtl modules (compiles them to VHDL — build-time dep, not import dep)
vhdl_regression_specs -> vhdl_backend (tests backend output)
```

**Cycle check:** All edges flow downward: core64 is top of RTL hierarchy, soc_top_64 instantiates core64, VHDL gen reads soc_top_64, synthesis_wrapper consumes VHDL gen output. No module depends on its own consumer. **No circular dependencies: verified.**

### Decisions

- **D-1: Single-cycle core for first pass** — The 4 duplicated pipeline-stage namespaces (gc_async_mut, gc_sync_mut, nogc_async_mut, nogc_sync_mut) are all disconnected from rv64gc_rtl. Rather than picking a canonical pipeline namespace and adapting it, stick with the single-cycle `core.spl` design in `rv64gc_rtl/`. Rationale: single-cycle is simpler to debug, adequate for initial FPGA validation at low clock rates (25-50 MHz), and the rv64gc_rtl modules already form a coherent single-cycle design. Pipeline can be added later as optimization.

- **D-2: New soc_top_64.spl, ram64.spl, wb64_interconnect.spl — do not modify RV32 files** — The existing `soc_top.spl`, `ram.spl`, and `wb_interconnect.spl` have spec tests under RV32. Creating new 64-bit variants avoids breaking the working RV32 path. The new files will share the same peripheral instantiation pattern but with 64-bit data paths. Consequences: some code duplication between RV32/RV64 SoC top levels, but safer than parameterizing and risking RV32 regressions.

- **D-3: Sibling function in soc_vhdl_gen_part2 for RV64** — Add `generate_soc_top_vhdl_rv64()` alongside the existing `generate_soc_top_vhdl()` rather than refactoring the RV32 function to take an xlen parameter. Rationale: the entity name, port widths, and signal names all differ between RV32/RV64; a parameterized version would be more complex than two clear sibling functions. The shared peripheral VHDL gen in part1 stays untouched.

- **D-4: Modify core.spl in-place for CSR/trap/privilege integration** — Unlike SoC top (D-2), the core itself only has one variant (RV64GC). Wire CsrFile64, CsrSMode, TrapHandler64, and MMU directly into core.spl. The core will hold privilege state via composition: `priv_mode: u8` (M=3, S=1, U=0), `csr_m: CsrFile64`, `csr_s: CsrSMode`, `trap: TrapState64`. No inheritance — pure composition per CLAUDE.md rules.

- **D-5: MMU wired through LSU, not core** — The LSU is the natural MMU integration point: it already handles address calculation and memory access. When satp.MODE=8 (Sv39), LSU calls `mmu_sv39_translate()` before issuing the bus request. Core only passes `satp` value and `priv_mode` to LSU; it does not directly interact with MMU. This keeps core.spl focused on instruction execution and privilege transitions.

- **D-6: VHDL backend bug discovery strategy** — REQ-16 is a discovery requirement. Strategy: run `--backend=vhdl` against each of the 13 rv64gc_rtl modules, capture GHDL analysis errors, and fix backend bugs iteratively. Architecture does not predict specific bugs. The `vhdl_backend (multiple)` module entry covers all files under `src/compiler/70.backend/backend/vhdl_*.spl` that may need fixes.

- **D-7: DTB for custom SoC via new function** — Add `rv64_linux_dtb_generate(memory_map: Rv64SocMemoryMap) -> [u8]` to dtb_gen.spl. The memory map struct encodes DRAM base/size, UART addr, CLINT addr, PLIC addr, boot CPU hartid. This produces a DTB blob matching the QEMU virt profile layout that Linux expects.

- **D-8: QEMU virt memory map as the canonical contract** — All address assignments follow the QEMU virt profile exactly (bootrom 0x1000, CLINT 0x200_0000, PLIC 0xC00_0000, UART 0x1000_0000, DRAM 0x8000_0000). This minimizes divergence from tested Linux DTS configurations. Board-specific pin mapping stays in XDC files, not in the memory map.

### Public API

**RTL Core (core.spl modified):**
- `fn core64_init(reset_vector: u64) -> Core64State` — Initialize core with PC at reset_vector, M-mode, all CSRs zeroed
- `fn core64_step(state: Core64State, bus: SocBus64) -> Core64StepResult` — Execute one instruction cycle; returns updated state + bus transactions
- `class Core64State` — Holds pc, regs (Regfile64), priv_mode (u8), csr_m (CsrFile64), csr_s (CsrSMode), trap (TrapState64), mmu (MmuSv39State)

**Trap (trap.spl modified):**
- `fn trap64_enter(state: TrapState64, cause: u64, tval: u64, pc: u64, priv_mode: u8, csr_m: CsrFile64, csr_s: CsrSMode) -> TrapResult64` — Enter trap with medeleg/mideleg routing; returns target_pc, target_mode, updated CSRs
- `fn trap64_mret(csr_m: CsrFile64) -> TrapReturnResult` — M-mode trap return
- `fn trap64_sret(csr_s: CsrSMode) -> TrapReturnResult` — S-mode trap return
- `class TrapState64` — Holds interrupt pending/enable state, delegation registers

**CSR S-mode (csr_s.spl modified):**
- `fn csr_s_read(csr_s: CsrSMode, addr: u16) -> u64` — Read S-mode CSR by address
- `fn csr_s_write(csr_s: CsrSMode, addr: u16, value: u64) -> CsrSMode` — Write S-mode CSR, return updated
- `class CsrSMode` — sstatus, sie, sip, stvec, sscratch, sepc, scause, stval, satp, medeleg, mideleg

**Decode (decode.spl modified):**
- `fn decode64(instr: u32) -> DecodedInstr64` — Extended to emit SRET and SFENCE_VMA instruction tags

**LSU (lsu.spl modified):**
- `fn lsu64_access(op: LsuOp, vaddr: u64, data: u64, satp: u64, priv_mode: u8, mmu_state: MmuSv39State, bus: SocBus64) -> LsuResult64` — Load/store with optional Sv39 translation

**Mul/Div (mul_div.spl modified):**
- `fn mul_div64_step(state: MulDiv64State, op: MulDivOp, rs1: u64, rs2: u64) -> MulDiv64State` — Fixed unsigned division

**SoC (soc_top_64.spl new):**
- `fn soc_top_64_init(dram_size: u64) -> SocTop64State` — Initialize SoC with QEMU virt memory map
- `fn soc_top_64_tick(state: SocTop64State) -> SocTop64State` — One clock cycle: core step + peripheral updates + interrupt routing
- `class SocTop64State` — Holds Core64State, Ram64, Clint, Plic, Uart16550, Bootrom, Wb64Interconnect

**RAM (ram64.spl new):**
- `fn ram64_init(size: u64) -> Ram64` — Allocate byte-addressable RAM
- `fn ram64_read(ram: Ram64, addr: u64, width: u8) -> u64` — Read 1/2/4/8 bytes
- `fn ram64_write(ram: Ram64, addr: u64, width: u8, data: u64) -> Ram64` — Write 1/2/4/8 bytes
- `fn ram64_load_binary(ram: Ram64, offset: u64, data: [u8]) -> Ram64` — Bulk load (ELF/binary image)

**Wishbone (wb64_interconnect.spl new):**
- `fn wb64_init(regions: [WbRegion64]) -> Wb64Interconnect` — Initialize with address decode regions
- `fn wb64_request(ic: Wb64Interconnect, addr: u64, data: u64, we: bool, sel: u8) -> Wb64Response` — Route request to target peripheral
- `class WbRegion64` — base_addr, size, peripheral_id
- `class Wb64Response` — data, ack, err

**VHDL Gen (soc_vhdl_gen_part2.spl modified):**
- `fn generate_soc_top_vhdl_rv64() -> Text` — Generate VHDL for RV64GC SoC top-level entity

**DTB Gen (dtb_gen.spl modified):**
- `fn rv64_linux_dtb_generate(map: Rv64SocMemoryMap) -> [u8]` — Generate FDT blob for Linux boot
- `class Rv64SocMemoryMap` — dram_base, dram_size, uart_addr, clint_addr, plic_addr, boot_hartid

**Boot (fpga_boot.spl modified):**
- `fn fpga_boot_main(hart_id: u64)` — Already exists; verify it sets a0=hartid, a1=dtb_addr, satp=0 before SBI handoff

### Data Flow

```
[Power-on Reset]
  |
  v
[Bootrom @ 0x1000] -> loads reset vector -> jumps to fpga_boot_main
  |
  v
[fpga_boot.spl] -> sets a0=hartid, a1=dtb_addr, satp=0 -> jumps to OpenSBI/SBI
  |
  v
[SBI (M-mode)] -> initializes CLINT timer, PLIC -> sets up medeleg/mideleg -> jumps to Linux entry (S-mode)
  |
  v
[Linux kernel] -> reads DTB (CLINT/PLIC/UART/memory) -> enables Sv39 MMU -> boots to userspace

Per-cycle SoC data flow:
  soc_top_64_tick()
    1. core64_step(): fetch instr from bus, decode, execute
       - decode64() identifies instruction
       - ALU / mul_div / atomics compute result
       - lsu64_access() handles loads/stores with MMU translation
       - trap64_enter() handles exceptions/interrupts with delegation
       - CSR read/write via csr_m + csr_s
    2. wb64_request(): routes bus transactions to peripherals
    3. clint_tick(): update mtime, check timer interrupts
    4. plic_tick(): check external interrupts
    5. uart16550_tick(): process TX/RX FIFO
    6. Interrupt signals fed back to core via mip/sip
```

### Requirement Coverage

| REQ | Module(s) |
|-----|-----------|
| REQ-1 | core64, csr_s64, trap64 |
| REQ-2 | lsu64, mmu_sv39 |
| REQ-3 | mul_div64 |
| REQ-4 | decode64, core64 |
| REQ-5 | trap64, csr_s64 |
| REQ-6 | vhdl_backend (multiple), rv64gc_rtl modules |
| REQ-7 | vhdl_backend (vhdl_type_mapper.spl) |
| REQ-8 | soc_top_64, ram64, wb64_interconnect |
| REQ-9 | soc_top_64, wb64_interconnect |
| REQ-10 | soc_vhdl_gen_part2 |
| REQ-11 | riscv_fpga_linux, vhdl_backend |
| REQ-12 | k26_xdc, xdc_gen |
| REQ-13 | synthesis_wrapper |
| REQ-14 | dtb_gen |
| REQ-15 | fpga_boot, sbi |
| REQ-16 | vhdl_backend (multiple) — iterative discovery via per-module compilation |
| REQ-17 | vhdl_regression_specs |

### 4-spec

## Specs

### Spec Files
- `test/unit/lib/hardware/rv64gc_rtl/core64_integration_spec.spl` — 18 specs covering AC-1 (core init, privilege modes, CSR addresses, decode SRET/SFENCE, trap S-mode delegation, LSU MMU, mul_div unsigned fix, core step)
- `test/unit/lib/hardware/soc_rtl/soc_top_64_spec.spl` — 16 specs covering AC-3 (memory map constants, SoC init, RAM64 read/write, wb64 address decode, SoC tick)
- `test/unit/lib/hardware/fpga_linux/soc_vhdl_gen_rv64_spec.spl` — 14 specs covering AC-2 (VHDL entity generation, peripheral instantiation, 64-bit ports, backend RTL compilation)
- `test/unit/lib/hardware/fpga_linux/fpga_synthesis_rv64_spec.spl` — 15 specs covering AC-4, AC-5 (XDC constraints, Vivado TCL generation)
- `test/unit/baremetal/riscv/fpga_boot_linux_spec.spl` — 17 specs covering AC-6, AC-7 (DTB generation, DTB nodes, memory map values, boot contract, SBI interface)
- `test/unit/compiler/backend/vhdl_rv64gc_regression_spec.spl` — 20 specs covering AC-8, AC-9 (type mapping, struct records, enum lowering, expressions, match lowering, process lowering, arrays)

### AC Coverage Matrix
| AC | Spec File | it blocks | Status |
|----|-----------|-----------|--------|
| AC-1 | `core64_integration_spec.spl` | "core64_init returns state with PC at reset vector", "core64_init starts in M-mode", "core64_init zeroes all CSRs", "M-mode is encoded as 3", "S-mode is encoded as 1", "U-mode is encoded as 0", "decode64 recognizes SRET", "decode64 recognizes SFENCE.VMA", "ecall from U-mode cause 8", "ecall from S-mode cause 9", "trap64_enter delegates to S-mode", "trap64_mret restores priv", "trap64_sret restores priv", CSR address constants (9), "lsu64_access passes through bare", "Sv39 MODE field is 8", "DIVU large unsigned", "REMU large unsigned", "core64_step returns updated state", "core64_step handles R-type" | Failing (no impl) |
| AC-2 | `soc_vhdl_gen_rv64_spec.spl` | "generate_soc_top_vhdl_rv64 returns non-empty", "contains rv64gc_core", "does NOT contain rv32i_core", "contains entity", "contains architecture", peripheral instantiation (6), "64-bit data bus width", "clock port", "reset port", backend RTL compilation (3) | Failing (no impl) |
| AC-3 | `soc_top_64_spec.spl` | memory map constants (5), "soc_top_64_init creates state", "soc_top_64_init wires reset vector", "soc_top_64_init starts M-mode", RAM64 round-trips (5), "ram64_load_binary", wb64 address decode (4), SoC tick (2) | Failing (no impl) |
| AC-4 | `fpga_synthesis_rv64_spec.spl` | K26 XDC constraints (6), XDC generator (3) | Failing (no impl) |
| AC-5 | `fpga_synthesis_rv64_spec.spl` | Vivado TCL (9) | Failing (no impl) |
| AC-6 | `fpga_boot_linux_spec.spl` | DTB generation (3), DTB nodes (6), DTB memory map (4), boot contract (3), SBI interface (3) | Failing (no impl) |
| AC-7 | `fpga_boot_linux_spec.spl` | "DTB chosen node with stdout-path", "boot hartid is 0" | Failing (no impl) |
| AC-8 | `vhdl_rv64gc_regression_spec.spl` | type mapping (4), struct records (3), enum lowering (2), expressions (6) | Failing (no impl) |
| AC-9 | `vhdl_rv64gc_regression_spec.spl` | match lowering (3), process lowering (3), array lowering (2) | Failing (no impl) |

## Log
- intake: Created state file with 9 acceptance criteria
- research: Found 3 areas (rv64gc_rtl, VHDL backend, FPGA pipeline), 7 reusable module groups, 17 requirements drafted
- arch: Designed 20 modules, 8 decisions, no circular deps
- spec: Created 6 spec files with 100 total specs, 100% AC coverage (all 9 ACs)

### 5-implement
<pending>

### 6-refactor
<pending>

### 7-verify
<pending>

### 8-ship
<pending>
