// Seed: 2424289242
module module_0 #(
    parameter id_1 = 32'd33
);
  wire _id_1;
  wire [id_1 : 1] id_2[id_1 : -1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire  id_6;
  logic id_7;
  ;
endmodule
module module_2 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply0 id_3
    , id_7,
    input wor id_4,
    input tri0 id_5
);
  always_latch
    if (-1)
      `define pp_8 0
    else;
  wand  id_9;
  logic id_10 = 1;
  initial @* id_10 += - -1;
  assign id_1 = id_3.id_9 & id_4;
  wire id_11 = id_7;
  module_0 modCall_1 ();
endmodule
