// Seed: 492438757
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9
);
  wire id_11;
  wire id_12, id_13;
  module_0(
      id_0, id_5, id_5, id_5, id_2, id_9, id_7, id_9, id_6
  );
  supply0 id_14;
  assign id_14 = 1;
endmodule
