$date
	Sat Sep 20 11:45:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 4 ! D [3:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ enable $end
$scope module test $end
$var wire 1 " A $end
$var wire 1 % A_not $end
$var wire 1 # B $end
$var wire 1 & B_not $end
$var wire 1 $ enable $end
$var wire 1 ' enable_not $end
$var wire 4 ( D [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
x'
x&
x%
x$
x#
x"
bx !
$end
#10
b1111 !
b1111 (
0'
1&
1%
1$
0#
0"
#20
b1101 !
b1101 (
1'
0%
0$
1"
#30
b111 !
b111 (
1%
0"
#40
b1110 !
b1110 (
0&
0%
1#
1"
#50
b1011 !
b1011 (
1%
0"
