G:/Embedded/STM32-BareMetal_Programming/Chip_headers/CMSIS/Include/core_cm4.h:1684:22:__NVIC_EnableIRQ	2
../Src/uart.c:35:5:__io_putchar	1
../Src/uart.c:43:6:dma1_stream6_init	2
../Src/uart.c:100:6:uart2_rxtx_init	1
../Src/uart.c:146:6:uart2_rx_interrupt_init	1
../Src/uart.c:198:6:uart2_tx_init	1
../Src/uart.c:232:6:uart2_read	2
../Src/uart.c:242:6:uart2_write	2
../Src/uart.c:254:13:uart_set_baudrate	1
../Src/uart.c:259:17:compute_uart_bd	1
