#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  1 04:33:15 2025
# Process ID         : 364424
# Current directory  : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig
# Command line       : vivado RV32Rocket/RV32Rocket.xpr
# Log file           : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.log
# Journal file       : /home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/vivado.jou
# Running On         : hakam-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700KF
# CPU Frequency      : 4366.649 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 16617 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20912 MB
# Available Virtual  : 16871 MB
#-----------------------------------------------------------
start_gui
open_project RV32Rocket/RV32Rocket.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7829.652 ; gain = 336.578 ; free physical = 7201 ; free virtual = 15255
update_compile_order -fileset sources_1
open_bd_design {/home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd}
Reading block design file </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd>...
Successfully read diagram <BD> from block design file </home/hakam/Repos/ChaosCore-FPGA/RV32RocketFPGAConfig/RV32Rocket/RV32Rocket.srcs/sources_1/bd/BD/BD.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ultra_ps_e_0
endgroup
create_bd_cell -type module -reference RV32RocketCoreTop RV32RocketCoreTop_0
set_property -dict [list \
  CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
  CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
  CONFIG.PSU__USE__M_AXI_GP2 {0} \
  CONFIG.PSU__USE__S_AXI_GP2 {1} \
  CONFIG.PSU__USE__S_AXI_GP6 {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 118 -151} [get_bd_cells RV32RocketCoreTop_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 118 -151} [get_bd_cells RV32RocketCoreTop_0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list \
  CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
  CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
  CONFIG.PSU__USE__M_AXI_GP2 {0} \
  CONFIG.PSU__USE__S_AXI_GP2 {1} \
  CONFIG.PSU__USE__S_AXI_GP6 {1} \
] [get_bd_cells zynq_ultra_ps_e_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference RV32RocketCoreTop RV32RocketCoreTop_0'
set_property -dict [list \
  CONFIG.PSU__SAXIGP2__DATA_WIDTH {64} \
  CONFIG.PSU__SAXIGP6__DATA_WIDTH {64} \
  CONFIG.PSU__USE__M_AXI_GP2 {0} \
  CONFIG.PSU__USE__S_AXI_GP2 {1} \
  CONFIG.PSU__USE__S_AXI_GP6 {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
create_bd_cell -type module -reference RV32RocketCoreTop RV32RocketCoreTop_0
set_property location {1 210 -74} [get_bd_cells RV32RocketCoreTop_0]
set_property location {1 219 -94} [get_bd_cells RV32RocketCoreTop_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 219 -94} [get_bd_cells RV32RocketCoreTop_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 210 -74} [get_bd_cells RV32RocketCoreTop_0]'
delete_bd_objs [get_bd_cells RV32RocketCoreTop_0]
create_bd_cell -type module -reference RV32RocketCoreTop core
/core
create_bd_cell -type module -reference RV32RocketCoreTop core_
ERROR: [BD 41-85] Exec TCL - Illegal Name: The name 'core_' is illegal, it should not end with '_'. For compatibility in mixed mode with VHDL, '_' (underscore) is not supported at the beginning or end of a name. 
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference RV32RocketCoreTop -name core_ .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
top_module
invalid command name "top_module"
top
WARNING: [Common 17-259] Unknown Tcl command 'top' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
