{"sha": "101a0841b6fad201172e90f716d6c1866d7b0a36", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTAxYTA4NDFiNmZhZDIwMTE3MmU5MGY3MTZkNmMxODY2ZDdiMGEzNg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-09-18T19:49:19Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-09-18T19:49:19Z"}, "message": "i386: Increase Skylake SImode pseudo register store cost\n\nOn Skylake, SImode store cost isn't less than half cost of 128-bit vector\nstore.  This patch increases Skylake SImode pseudo register store cost to\nmake it the same as QImode and HImode.\n\ngcc/\n\n\tPR target/91446\n\t* config/i386/x86-tune-costs.h (skylake_cost): Increase SImode\n\tpseudo register store cost from 3 to 6 to make it the same as\n\tQImode and HImode.\n\ngcc/testsuite/\n\n\tPR target/91446\n\t* gcc.target/i386/pr91446.c: New test.\n\nFrom-SVN: r275905", "tree": {"sha": "8bf69732553f5ab877eee2dbbdf83545ef978e34", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8bf69732553f5ab877eee2dbbdf83545ef978e34"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/101a0841b6fad201172e90f716d6c1866d7b0a36", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/101a0841b6fad201172e90f716d6c1866d7b0a36", "html_url": "https://github.com/Rust-GCC/gccrs/commit/101a0841b6fad201172e90f716d6c1866d7b0a36", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/101a0841b6fad201172e90f716d6c1866d7b0a36/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "22a8ab772c37dc6250f2b22afe1e91b55fda41f5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/22a8ab772c37dc6250f2b22afe1e91b55fda41f5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/22a8ab772c37dc6250f2b22afe1e91b55fda41f5"}], "stats": {"total": 38, "additions": 37, "deletions": 1}, "files": [{"sha": "d74b19f7109770bf1c05b96f8c965951efabb0b2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=101a0841b6fad201172e90f716d6c1866d7b0a36", "patch": "@@ -1,3 +1,10 @@\n+2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/91446\n+\t* config/i386/x86-tune-costs.h (skylake_cost): Increase SImode\n+\tpseudo register store cost from 3 to 6 to make it the same as\n+\tQImode and HImode.\n+\n 2019-09-18  Wilco Dijkstra  <wdijkstr@arm.com>\n \n \t* config/arm/arm.md (maddsidi4): Remove expander."}, {"sha": "42c9c2530c981218fc3ae6a8353b0cef217136b4", "filename": "gcc/config/i386/x86-tune-costs.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune-costs.h?ref=101a0841b6fad201172e90f716d6c1866d7b0a36", "patch": "@@ -1638,7 +1638,7 @@ struct processor_costs skylake_cost = {\n   {4, 4, 4},\t\t\t\t/* cost of loading integer registers\n \t\t\t\t\t   in QImode, HImode and SImode.\n \t\t\t\t\t   Relative to reg-reg move (2).  */\n-  {6, 6, 3},\t\t\t\t/* cost of storing integer registers */\n+  {6, 6, 6},\t\t\t\t/* cost of storing integer registers */\n   {6, 6, 6, 10, 20},\t\t\t/* cost of loading SSE register\n \t\t\t\t\t   in 32bit, 64bit, 128bit, 256bit and 512bit */\n   {8, 8, 8, 12, 24},\t\t\t/* cost of storing SSE register"}, {"sha": "8ea581d775e8818525082344da2dfcae09e276eb", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=101a0841b6fad201172e90f716d6c1866d7b0a36", "patch": "@@ -1,3 +1,8 @@\n+2019-09-18  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/91446\n+\t* gcc.target/i386/pr91446.c: New test.\n+\n 2019-09-18  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* gnat.dg/warn31.adb, gnat.dg/warn31.ads: New testcase."}, {"sha": "f7c4bea616da3cef52c5314544e6dcc3ade07710", "filename": "gcc/testsuite/gcc.target/i386/pr91446.c", "status": "added", "additions": 24, "deletions": 0, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr91446.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/101a0841b6fad201172e90f716d6c1866d7b0a36/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr91446.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr91446.c?ref=101a0841b6fad201172e90f716d6c1866d7b0a36", "patch": "@@ -0,0 +1,24 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-O2 -march=skylake -ftree-slp-vectorize -mtune-ctrl=^sse_typeless_stores\" } */\n+\n+typedef struct\n+{\n+  unsigned long long width, height;\n+  long long x, y;\n+} info;\n+\n+extern void bar (info *);\n+\n+void\n+foo (unsigned long long width, unsigned long long height,\n+     long long x, long long y)\n+{\n+  info t;\n+  t.width = width;\n+  t.height = height;\n+  t.x = x;\n+  t.y = y;\n+  bar (&t);\n+}\n+\n+/* { dg-final { scan-assembler-times \"vmovdqa\\[^\\n\\r\\]*xmm\\[0-9\\]\" 2 } } */"}]}