# FPGA_Lab
Includes the experiments done on an FPGA kit during the lab course of FPGA Based System Design, in my 6th semester of B-Tech

Special Focus on the code is prioritized on github. For further information regarding individual lab experiments, please go through the attached documentation in pdf format, where each task and the outputs have been documented thoroughly.
For Quick access the links to the documantation are provided below:

Note: Experiment 1 and 2 were combined into Experiment 1, so there is no separate Experiment 2 Sub-Folder.

<table>
<tr>
<td>CARRY_LOOK_AHEAD_ADDER_AND_BINARY_MULTIPLIER</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/2931da4491b82204cee23c4013db6147a9fea7e7/Experiment_1/22BEC1205_Expt-1.pdf" target="_blank" rel="noopener noreferrer">Experiment_1</a></td>
</tr>
<tr>
<td>PARALLEL_AND_ARRAY_MULTIPLIER</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_3/22BEC1205_Expt-3_PARALLEL_AND_ARRAY_MULTIPLIER.pdf" target="_blank" rel="noopener noreferrer">Experiment_3</a></td>
</tr>
<tr>
<td>SERIAL_ADDER</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_4/22BEC1205_Expt-4_SERIAL_ADDER.pdf" target="_blank" rel="noopener noreferrer">Experiment_4</a></td>
</tr>
<tr>
<td>SEVEN_SEGMENT_DISPLAY</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_5/22BEC1205_Expt-5_SEVEN_SEGMENT_DISPLAY.pdf" target="_blank" rel="noopener noreferrer">Experiment_5</a></td>
</tr>
<tr>
<td>MEEALY_AND_MOORE_FSM</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_6/22BEC1205_Expt-6_MEEALY_AND_MOORE_FSM.pdf" target="_blank" rel="noopener noreferrer">Experiment_6</a></td>
</tr>
<tr>
<td>FSM_VENDING_MACHINE</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_7/22BEC1205_Expt-7_FSM_VENDING_MACHINE.pdf" target="_blank" rel="noopener noreferrer">Experiment_7</a></td>
</tr>
<tr>
<td>RS232_TX_AND_RX</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/832b4aaf5ca26b076978e25e28f9c5f7c47a92c2/Experiment_8/22BEC1205_Expt-8_RS232_TX_AND_RX.pdf" target="_blank" rel="noopener noreferrer">Experiment_8</a></td>
</tr>
<tr>
<td>SINGLE_AND_DUAL_PORT_RAM_AND_ROM</td>
<td><a href="https://github.com/Jayakrishnan-Menon/FPGA_Lab/blob/23c41f02d3ec7abf3d2aa866786d5a6e683a7a82/Experiment_9/22BEC1205_Expt-9_SINGLE_AND_DUAL_PORT_RAM_AND_ROM.pdf" target="_blank" rel="noopener noreferrer">Experiment_9</a></td>
</tr>
</table>
