

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Mon Mar  1 22:17:19 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  194|  194|  194|  194|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_reduce_2_fu_167  |reduce_2  |   59|   59|   59|   59|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   50|   50|         5|          -|          -|    10|    no    |
        |- Loop 2  |   80|   80|         8|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    170|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    660|    906|
|Memory           |        2|      -|     36|      3|
|Multiplexer      |        -|      -|      -|    152|
|Register         |        -|      -|    199|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      1|    895|   1231|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      1|      3|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+----------+---------+-------+-----+-----+
    |grp_reduce_2_fu_167  |reduce_2  |        0|      0|  660|  906|
    +---------------------+----------+---------+-------+-----+-----+
    |Total                |          |        0|      0|  660|  906|
    +---------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_18s_14s_32_3_1_U94  |myproject_mul_mul_18s_14s_32_3_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |exp_res_V_U      |softmax_exp_res_V      |        0|  36|   3|    10|   18|     1|          180|
    |exp_table2_U     |softmax_exp_table2     |        1|   0|   0|  1024|   18|     1|        18432|
    |invert_table3_U  |softmax_invert_table3  |        1|   0|   0|  1024|   14|     1|        14336|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                       |        2|  36|   3|  2058|   50|     3|        32948|
    +-----------------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_178_p2                  |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_227_p2                  |     +    |      0|  0|  13|           4|           1|
    |p_Val2_2_fu_274_p2             |     +    |      0|  0|  19|          14|          14|
    |brmerge192_demorgan_fu_377_p2  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_294_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_404_p2             |    and   |      0|  0|   2|           1|           1|
    |p_s_fu_357_p2                  |    and   |      0|  0|   2|           1|           1|
    |phitmp_demorgan_fu_371_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_420_p2            |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_332_p2      |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_338_p2     |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_317_p2      |   icmp   |      0|  0|   8|           2|           2|
    |tmp_7_fu_221_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_172_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |brmerge2_fu_425_p2             |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_394_p2              |    or    |      0|  0|   2|           1|           1|
    |p_197_not_fu_436_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp1_demorgan_fu_410_p2        |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_431_p2                 |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_363_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_383_p3        |  select  |      0|  0|   2|           1|           1|
    |p_097_2_fu_455_p3              |  select  |      0|  0|  14|           1|          14|
    |p_3_fu_448_p3                  |  select  |      0|  0|  15|           1|          15|
    |p_mux_fu_441_p3                |  select  |      0|  0|  14|           1|          13|
    |p_not_fu_388_p2                |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_351_p2                 |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_288_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp1_fu_414_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_s_fu_399_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 170|          60|          95|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  89|         18|    1|         18|
    |ap_done             |   9|          2|    1|          2|
    |exp_res_V_address0  |  21|          4|    4|         16|
    |exp_res_V_ce0       |  15|          3|    1|          3|
    |i3_reg_156          |   9|          2|    4|          8|
    |i_reg_145           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 152|         31|   15|         55|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_582           |   1|   0|    1|          0|
    |Range1_all_zeros_reg_587          |   1|   0|    1|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |brmerge192_demorgan_reg_598       |   1|   0|    1|          0|
    |carry_1_reg_572                   |   1|   0|    1|          0|
    |exp_res_V_load_reg_536            |  18|   0|   18|          0|
    |exp_table2_load_reg_498           |  18|   0|   18|          0|
    |grp_reduce_2_fu_167_ap_start_reg  |   1|   0|    1|          0|
    |i3_reg_156                        |   4|   0|    4|          0|
    |i_1_reg_473                       |   4|   0|    4|          0|
    |i_2_reg_521                       |   4|   0|    4|          0|
    |i_reg_145                         |   4|   0|    4|          0|
    |p_097_2_reg_604                   |  14|   0|   14|          0|
    |p_Result_6_reg_577                |   1|   0|    1|          0|
    |p_Result_s_reg_555                |   1|   0|    1|          0|
    |p_Val2_2_reg_566                  |  14|   0|   14|          0|
    |phitmp_demorgan_reg_592           |   1|   0|    1|          0|
    |r_V_reg_546                       |  32|   0|   32|          0|
    |tmp_10_reg_561                    |   1|   0|    1|          0|
    |tmp_3_cast_cast_reg_513           |  32|   0|   32|          0|
    |tmp_4_reg_478                     |   4|   0|   64|         60|
    |tmp_8_reg_526                     |   4|   0|   64|         60|
    |y_V_2_reg_503                     |  10|   0|   10|          0|
    |y_V_reg_488                       |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 199|   0|  319|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    softmax   | return value |
|data_V_address0  | out |    4|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   14|  ap_memory |    data_V    |     array    |
|res_V_address0   | out |    4|  ap_memory |     res_V    |     array    |
|res_V_ce0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_we0        | out |    1|  ap_memory |     res_V    |     array    |
|res_V_d0         | out |   14|  ap_memory |     res_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	7  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_7)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%exp_res_V = alloca [10 x i18], align 4" [firmware/nnet_utils/nnet_activation.h:242]   --->   Operation 18 'alloca' 'exp_res_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi18ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %0 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%tmp = icmp eq i4 %i, -6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %i to i64" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 25 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [10 x i14]* %data_V, i64 0, i64 %tmp_4" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 26 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%p_Val2_4 = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 27 'load' 'p_Val2_4' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%exp_sum_V = call fastcc i18 @reduce.2([10 x i18]* %exp_res_V)" [firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 28 'call' 'exp_sum_V' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%p_Val2_4 = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 29 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %p_Val2_4, i32 4, i32 13)" [firmware/nnet_utils/nnet_activation.h:194->firmware/nnet_utils/nnet_activation.h:247]   --->   Operation 30 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 31 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%exp_table2_addr = getelementptr [1024 x i18]* @exp_table2, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 32 'getelementptr' 'exp_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (3.25ns)   --->   "%exp_table2_load = load i18* %exp_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 33 'load' 'exp_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 34 [1/2] (3.25ns)   --->   "%exp_table2_load = load i18* %exp_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 34 'load' 'exp_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%exp_res_V_addr = getelementptr [10 x i18]* %exp_res_V, i64 0, i64 %tmp_4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 35 'getelementptr' 'exp_res_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (2.32ns)   --->   "store i18 %exp_table2_load, i18* %exp_res_V_addr, align 4" [firmware/nnet_utils/nnet_activation.h:248]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi18ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 3.96>
ST_7 : Operation 38 [1/2] (3.96ns)   --->   "%exp_sum_V = call fastcc i18 @reduce.2([10 x i18]* %exp_res_V)" [firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 38 'call' 'exp_sum_V' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:194->firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 39 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 40 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%invert_table3_addr = getelementptr [1024 x i14]* @invert_table3, i64 0, i64 %tmp_2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 41 'getelementptr' 'invert_table3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i14* %invert_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 42 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 43 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i14* %invert_table3_addr, align 2" [firmware/nnet_utils/nnet_activation.h:256]   --->   Operation 43 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast_cast = sext i14 %inv_exp_sum_V to i32" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 44 'sext' 'tmp_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 5> <Delay = 2.32>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%i3 = phi i4 [ 0, %1 ], [ %i_2, %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv ]"   --->   Operation 46 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (1.30ns)   --->   "%tmp_7 = icmp eq i4 %i3, -6" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 47 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 48 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i3, 1" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 49 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %3, label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EE19quantization_adjustEbbb.exit.i.i.i.i_ifconv" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %i3 to i64" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 51 'zext' 'tmp_8' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%exp_res_V_addr_1 = getelementptr [10 x i18]* %exp_res_V, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 52 'getelementptr' 'exp_res_V_addr_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_10 : Operation 53 [2/2] (2.32ns)   --->   "%exp_res_V_load = load i18* %exp_res_V_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 53 'load' 'exp_res_V_load' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:261]   --->   Operation 54 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 55 [1/2] (2.32ns)   --->   "%exp_res_V_load = load i18* %exp_res_V_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 55 'load' 'exp_res_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 12 <SV = 7> <Delay = 3.89>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_cast_cast = sext i18 %exp_res_V_load to i32" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 56 'sext' 'r_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 57 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 8> <Delay = 3.89>
ST_13 : Operation 58 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 59 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i32 %r_V_cast_cast, %tmp_3_cast_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 30)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 14)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 3.78>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %r_V, i32 15, i32 28)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 62 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 28)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 63 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i1 %tmp_10 to i14" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 64 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (1.81ns)   --->   "%p_Val2_2 = add i14 %p_Val2_1, %tmp_11_cast" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 65 'add' 'p_Val2_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%rev = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 67 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_5, %rev" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 68 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_2, i32 13)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 69 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %r_V, i32 30, i32 31)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 70 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.95ns)   --->   "%Range2_all_ones = icmp eq i2 %tmp_6, -1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 71 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %r_V, i32 29, i32 31)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (1.13ns)   --->   "%Range1_all_ones = icmp eq i3 %tmp_9, -1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 73 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (1.13ns)   --->   "%Range1_all_zeros = icmp eq i3 %tmp_9, 0" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 74 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 29)" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%rev1 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 76 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%p_s = and i1 %Range2_all_ones, %rev1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 77 'and' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node brmerge192_demorgan)   --->   "%deleted_ones = select i1 %carry_1, i1 %p_s, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 78 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.97ns)   --->   "%phitmp_demorgan = and i1 %carry_1, %Range1_all_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 79 'and' 'phitmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge192_demorgan = and i1 %p_Result_6, %deleted_ones" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 80 'and' 'brmerge192_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.65>
ST_16 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 81 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%p_not = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 82 'xor' 'p_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%brmerge = or i1 %p_Result_6, %p_not" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 83 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.97ns)   --->   "%tmp_s = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 84 'xor' 'tmp_s' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node brmerge2)   --->   "%overflow = and i1 %brmerge, %tmp_s" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 85 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %phitmp_demorgan, %brmerge192_demorgan" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 86 'or' 'tmp1_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 87 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp1" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 88 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge2 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 89 'or' 'brmerge2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%tmp2 = or i1 %brmerge192_demorgan, %tmp_s" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 90 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%p_197_not = or i1 %tmp2, %phitmp_demorgan" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 91 'or' 'p_197_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_mux = select i1 %brmerge2, i14 8191, i14 %p_Val2_2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 92 'select' 'p_mux' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_097_2)   --->   "%p_3 = select i1 %underflow, i14 -8192, i14 %p_Val2_2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 93 'select' 'p_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_097_2 = select i1 %p_197_not, i14 %p_mux, i14 %p_3" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 94 'select' 'p_097_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [10 x i14]* %res_V, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 95 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (2.32ns)   --->   "store i14 %p_097_2, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_res_V           (alloca           ) [ 001111111111111111]
StgValue_19         (br               ) [ 011111100000000000]
i                   (phi              ) [ 001000000000000000]
tmp                 (icmp             ) [ 001111100000000000]
empty               (speclooptripcount) [ 000000000000000000]
i_1                 (add              ) [ 011111100000000000]
StgValue_24         (br               ) [ 000000000000000000]
tmp_4               (zext             ) [ 000111100000000000]
data_V_addr         (getelementptr    ) [ 000100000000000000]
p_Val2_4            (load             ) [ 000000000000000000]
y_V                 (partselect       ) [ 000010000000000000]
tmp_5               (zext             ) [ 000000000000000000]
exp_table2_addr     (getelementptr    ) [ 000001000000000000]
exp_table2_load     (load             ) [ 000000100000000000]
exp_res_V_addr      (getelementptr    ) [ 000000000000000000]
StgValue_36         (store            ) [ 000000000000000000]
StgValue_37         (br               ) [ 011111100000000000]
exp_sum_V           (call             ) [ 000000000000000000]
y_V_2               (partselect       ) [ 000000001000000000]
tmp_2               (zext             ) [ 000000000000000000]
invert_table3_addr  (getelementptr    ) [ 000000000100000000]
inv_exp_sum_V       (load             ) [ 000000000000000000]
tmp_3_cast_cast     (sext             ) [ 000000000011111111]
StgValue_45         (br               ) [ 000000000111111111]
i3                  (phi              ) [ 000000000010000000]
tmp_7               (icmp             ) [ 000000000011111111]
empty_25            (speclooptripcount) [ 000000000000000000]
i_2                 (add              ) [ 000000000111111111]
StgValue_50         (br               ) [ 000000000000000000]
tmp_8               (zext             ) [ 000000000001111111]
exp_res_V_addr_1    (getelementptr    ) [ 000000000001000000]
StgValue_54         (ret              ) [ 000000000000000000]
exp_res_V_load      (load             ) [ 000000000000100000]
r_V_cast_cast       (sext             ) [ 000000000000011000]
r_V                 (mul              ) [ 000000000000000100]
p_Result_s          (bitselect        ) [ 000000000000000110]
tmp_10              (bitselect        ) [ 000000000000000100]
p_Val2_1            (partselect       ) [ 000000000000000000]
p_Result_5          (bitselect        ) [ 000000000000000000]
tmp_11_cast         (zext             ) [ 000000000000000000]
p_Val2_2            (add              ) [ 000000000000000010]
tmp_11              (bitselect        ) [ 000000000000000000]
rev                 (xor              ) [ 000000000000000000]
carry_1             (and              ) [ 000000000000000010]
p_Result_6          (bitselect        ) [ 000000000000000010]
tmp_6               (partselect       ) [ 000000000000000000]
Range2_all_ones     (icmp             ) [ 000000000000000000]
tmp_9               (partselect       ) [ 000000000000000000]
Range1_all_ones     (icmp             ) [ 000000000000000010]
Range1_all_zeros    (icmp             ) [ 000000000000000010]
tmp_13              (bitselect        ) [ 000000000000000000]
rev1                (xor              ) [ 000000000000000000]
p_s                 (and              ) [ 000000000000000000]
deleted_ones        (select           ) [ 000000000000000000]
phitmp_demorgan     (and              ) [ 000000000000000010]
brmerge192_demorgan (and              ) [ 000000000000000010]
deleted_zeros       (select           ) [ 000000000000000000]
p_not               (xor              ) [ 000000000000000000]
brmerge             (or               ) [ 000000000000000000]
tmp_s               (xor              ) [ 000000000000000000]
overflow            (and              ) [ 000000000000000000]
tmp1_demorgan       (or               ) [ 000000000000000000]
tmp1                (xor              ) [ 000000000000000000]
underflow           (and              ) [ 000000000000000000]
brmerge2            (or               ) [ 000000000000000000]
tmp2                (or               ) [ 000000000000000000]
p_197_not           (or               ) [ 000000000000000000]
p_mux               (select           ) [ 000000000000000000]
p_3                 (select           ) [ 000000000000000000]
p_097_2             (select           ) [ 000000000000000001]
res_V_addr          (getelementptr    ) [ 000000000000000000]
StgValue_96         (store            ) [ 000000000000000000]
StgValue_97         (br               ) [ 000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce.2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="exp_res_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_res_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="exp_table2_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="18" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table2_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_table2_load/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="exp_res_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="4"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_res_V_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_36/6 exp_res_V_load/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="invert_table3_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table3_addr/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exp_res_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_res_V_addr_1/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="res_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="7"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/17 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_96_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="1"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/17 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i3_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i3_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_reduce_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="18" slack="0"/>
<pin id="169" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_sum_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="y_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="0"/>
<pin id="194" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="y_V_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_2/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_3_cast_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast_cast/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_7_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_V_cast_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast_cast/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_10_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Val2_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/15 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_11_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Val2_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/15 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_11_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="14" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="rev_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="carry_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="14" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Range2_all_ones_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/15 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Range1_all_ones_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/15 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Range1_all_zeros_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/15 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_13_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="rev1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/15 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_s/15 "/>
</bind>
</comp>

<comp id="363" class="1004" name="deleted_ones_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/15 "/>
</bind>
</comp>

<comp id="371" class="1004" name="phitmp_demorgan_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phitmp_demorgan/15 "/>
</bind>
</comp>

<comp id="377" class="1004" name="brmerge192_demorgan_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge192_demorgan/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="deleted_zeros_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="1" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="1"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/16 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_not_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/16 "/>
</bind>
</comp>

<comp id="394" class="1004" name="brmerge_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/16 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="2"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="404" class="1004" name="overflow_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/16 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp1_demorgan_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_demorgan/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/16 "/>
</bind>
</comp>

<comp id="420" class="1004" name="underflow_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/16 "/>
</bind>
</comp>

<comp id="425" class="1004" name="brmerge2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge2/16 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/16 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_197_not_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="1"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_197_not/16 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_mux_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="14" slack="0"/>
<pin id="444" dir="0" index="2" bw="14" slack="1"/>
<pin id="445" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux/16 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="14" slack="0"/>
<pin id="451" dir="0" index="2" bw="14" slack="1"/>
<pin id="452" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_097_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="14" slack="0"/>
<pin id="458" dir="0" index="2" bw="14" slack="0"/>
<pin id="459" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_097_2/16 "/>
</bind>
</comp>

<comp id="463" class="1007" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="18" slack="0"/>
<pin id="465" dir="0" index="1" bw="14" slack="3"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="473" class="1005" name="i_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="4"/>
<pin id="480" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="data_V_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="y_V_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="1"/>
<pin id="490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="493" class="1005" name="exp_table2_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="1"/>
<pin id="495" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table2_addr "/>
</bind>
</comp>

<comp id="498" class="1005" name="exp_table2_load_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="1"/>
<pin id="500" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_table2_load "/>
</bind>
</comp>

<comp id="503" class="1005" name="y_V_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="1"/>
<pin id="505" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="invert_table3_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="1"/>
<pin id="510" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table3_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_3_cast_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3_cast_cast "/>
</bind>
</comp>

<comp id="521" class="1005" name="i_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_8_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="7"/>
<pin id="528" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="531" class="1005" name="exp_res_V_addr_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="1"/>
<pin id="533" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_addr_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="exp_res_V_load_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="1"/>
<pin id="538" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="r_V_cast_cast_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast_cast "/>
</bind>
</comp>

<comp id="546" class="1005" name="r_V_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_Result_s_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2"/>
<pin id="557" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_10_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_Val2_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="1"/>
<pin id="568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="carry_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="p_Result_6_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="582" class="1005" name="Range1_all_ones_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="587" class="1005" name="Range1_all_zeros_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="592" class="1005" name="phitmp_demorgan_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_demorgan "/>
</bind>
</comp>

<comp id="598" class="1005" name="brmerge192_demorgan_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge192_demorgan "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_097_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="1"/>
<pin id="606" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_097_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="149" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="149" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="149" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="81" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="167" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="220"><net_src comp="119" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="160" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="160" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="160" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="278"><net_src comp="255" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="264" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="274" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="308" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="323" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="317" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="294" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="332" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="294" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="332" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="300" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="363" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="392"><net_src comp="383" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="394" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="404" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="399" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="425" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="420" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="436" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="441" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="448" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="238" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="463" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="469"><net_src comp="463" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="476"><net_src comp="178" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="481"><net_src comp="184" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="486"><net_src comp="74" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="491"><net_src comp="189" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="496"><net_src comp="87" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="501"><net_src comp="94" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="506"><net_src comp="203" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="511"><net_src comp="112" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="516"><net_src comp="217" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="524"><net_src comp="227" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="529"><net_src comp="233" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="534"><net_src comp="125" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="539"><net_src comp="106" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="544"><net_src comp="238" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="549"><net_src comp="463" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="558"><net_src comp="241" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="564"><net_src comp="248" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="569"><net_src comp="274" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="575"><net_src comp="294" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="580"><net_src comp="300" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="585"><net_src comp="332" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="590"><net_src comp="338" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="595"><net_src comp="371" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="601"><net_src comp="377" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="607"><net_src comp="455" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {17 }
	Port: exp_table2 | {}
	Port: invert_table3 | {}
 - Input state : 
	Port: softmax : data_V | {2 3 }
	Port: softmax : res_V | {}
	Port: softmax : exp_table2 | {4 5 }
	Port: softmax : invert_table3 | {8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_24 : 2
		tmp_4 : 1
		data_V_addr : 2
		p_Val2_4 : 3
	State 3
		y_V : 1
	State 4
		exp_table2_addr : 1
		exp_table2_load : 2
	State 5
	State 6
		StgValue_36 : 1
	State 7
		y_V_2 : 1
	State 8
		invert_table3_addr : 1
		inv_exp_sum_V : 2
	State 9
		tmp_3_cast_cast : 1
	State 10
		tmp_7 : 1
		i_2 : 1
		StgValue_50 : 2
		tmp_8 : 1
		exp_res_V_addr_1 : 2
		exp_res_V_load : 3
	State 11
	State 12
		r_V : 1
	State 13
	State 14
		p_Result_s : 1
		tmp_10 : 1
	State 15
		p_Val2_2 : 1
		tmp_11 : 2
		rev : 3
		carry_1 : 3
		p_Result_6 : 2
		Range2_all_ones : 1
		Range1_all_ones : 1
		Range1_all_zeros : 1
		rev1 : 1
		p_s : 1
		deleted_ones : 3
		phitmp_demorgan : 3
		brmerge192_demorgan : 4
	State 16
		p_not : 1
		brmerge : 1
		overflow : 1
		brmerge2 : 1
		p_mux : 1
		p_097_2 : 2
	State 17
		StgValue_96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_reduce_2_fu_167    |    0    | 47.8545 |   1406  |   879   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     deleted_ones_fu_363    |    0    |    0    |    0    |    2    |
|          |    deleted_zeros_fu_383    |    0    |    0    |    0    |    2    |
|  select  |        p_mux_fu_441        |    0    |    0    |    0    |    14   |
|          |         p_3_fu_448         |    0    |    0    |    0    |    14   |
|          |       p_097_2_fu_455       |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         i_1_fu_178         |    0    |    0    |    0    |    13   |
|    add   |         i_2_fu_227         |    0    |    0    |    0    |    13   |
|          |       p_Val2_2_fu_274      |    0    |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         tmp_fu_172         |    0    |    0    |    0    |    9    |
|          |        tmp_7_fu_221        |    0    |    0    |    0    |    9    |
|   icmp   |   Range2_all_ones_fu_317   |    0    |    0    |    0    |    8    |
|          |   Range1_all_ones_fu_332   |    0    |    0    |    0    |    9    |
|          |   Range1_all_zeros_fu_338  |    0    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       carry_1_fu_294       |    0    |    0    |    0    |    2    |
|          |         p_s_fu_357         |    0    |    0    |    0    |    2    |
|    and   |   phitmp_demorgan_fu_371   |    0    |    0    |    0    |    2    |
|          | brmerge192_demorgan_fu_377 |    0    |    0    |    0    |    2    |
|          |       overflow_fu_404      |    0    |    0    |    0    |    2    |
|          |      underflow_fu_420      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         rev_fu_288         |    0    |    0    |    0    |    2    |
|          |         rev1_fu_351        |    0    |    0    |    0    |    2    |
|    xor   |        p_not_fu_388        |    0    |    0    |    0    |    2    |
|          |        tmp_s_fu_399        |    0    |    0    |    0    |    2    |
|          |         tmp1_fu_414        |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       brmerge_fu_394       |    0    |    0    |    0    |    2    |
|          |    tmp1_demorgan_fu_410    |    0    |    0    |    0    |    2    |
|    or    |       brmerge2_fu_425      |    0    |    0    |    0    |    2    |
|          |         tmp2_fu_431        |    0    |    0    |    0    |    2    |
|          |      p_197_not_fu_436      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_463         |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        tmp_4_fu_184        |    0    |    0    |    0    |    0    |
|          |        tmp_5_fu_199        |    0    |    0    |    0    |    0    |
|   zext   |        tmp_2_fu_213        |    0    |    0    |    0    |    0    |
|          |        tmp_8_fu_233        |    0    |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_271     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         y_V_fu_189         |    0    |    0    |    0    |    0    |
|          |        y_V_2_fu_203        |    0    |    0    |    0    |    0    |
|partselect|       p_Val2_1_fu_255      |    0    |    0    |    0    |    0    |
|          |        tmp_6_fu_308        |    0    |    0    |    0    |    0    |
|          |        tmp_9_fu_323        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |   tmp_3_cast_cast_fu_217   |    0    |    0    |    0    |    0    |
|          |    r_V_cast_cast_fu_238    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      p_Result_s_fu_241     |    0    |    0    |    0    |    0    |
|          |        tmp_10_fu_248       |    0    |    0    |    0    |    0    |
| bitselect|      p_Result_5_fu_264     |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_280       |    0    |    0    |    0    |    0    |
|          |      p_Result_6_fu_300     |    0    |    0    |    0    |    0    |
|          |        tmp_13_fu_344       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    1    | 47.8545 |   1406  |   1046  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|exp_res_V|    0   |   36   |    3   |
+---------+--------+--------+--------+
|  Total  |    0   |   36   |    3   |
+---------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  Range1_all_ones_reg_582  |    1   |
|  Range1_all_zeros_reg_587 |    1   |
|brmerge192_demorgan_reg_598|    1   |
|      carry_1_reg_572      |    1   |
|    data_V_addr_reg_483    |    4   |
|  exp_res_V_addr_1_reg_531 |    4   |
|   exp_res_V_load_reg_536  |   18   |
|  exp_table2_addr_reg_493  |   10   |
|  exp_table2_load_reg_498  |   18   |
|         i3_reg_156        |    4   |
|        i_1_reg_473        |    4   |
|        i_2_reg_521        |    4   |
|         i_reg_145         |    4   |
| invert_table3_addr_reg_508|   10   |
|      p_097_2_reg_604      |   14   |
|     p_Result_6_reg_577    |    1   |
|     p_Result_s_reg_555    |    1   |
|      p_Val2_2_reg_566     |   14   |
|  phitmp_demorgan_reg_592  |    1   |
|   r_V_cast_cast_reg_541   |   32   |
|        r_V_reg_546        |   32   |
|       tmp_10_reg_561      |    1   |
|  tmp_3_cast_cast_reg_513  |   32   |
|       tmp_4_reg_478       |   64   |
|       tmp_8_reg_526       |   64   |
|       y_V_2_reg_503       |   10   |
|        y_V_reg_488        |   10   |
+---------------------------+--------+
|           Total           |   360  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_106 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_463    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   || 8.89075 ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   47   |  1406  |  1046  |
|   Memory  |    0   |    -   |    -   |   36   |    3   |
|Multiplexer|    -   |    -   |    8   |    -   |   51   |
|  Register |    -   |    -   |    -   |   360  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   56   |  1802  |  1100  |
+-----------+--------+--------+--------+--------+--------+
