# Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 17.0.0 -fPIC -O3)
autoidx 35
attribute \top 1
attribute \src "examples/patterns/basic/ff/verilog/dffe.v:1.1-17.10"
module \dffe
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:3.11-3.14"
  wire input 1 \clk
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:4.11-4.12"
  wire input 2 \d
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:5.11-5.13"
  wire input 3 \en
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:6.12-6.13"
  wire output 4 \q
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:9.5-9.7"
  wire \q1
  attribute \src "examples/patterns/basic/ff/verilog/dffe.v:11.1-13.4"
  cell $dffe $auto$ff.cc:266:slice$34
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \d
    connect \EN \en
    connect \Q \q1
  end
  connect \q \q1
end
