

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch12'
================================================================
* Date:           Thu May  7 18:31:33 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_Mem2Stream_1_fu_92  |Mem2Stream_1  |  218|  218|  218|  218|   none  |
        |grp_Mem2Stream_fu_102   |Mem2Stream    |   23|   23|   23|   23|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 30 ~ 225 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     296|    171|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     109|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     405|    506|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |BlackBoxJam_mul_5bkb_U9  |BlackBoxJam_mul_5bkb  |        0|      2|    0|   0|
    |grp_Mem2Stream_fu_102    |Mem2Stream            |        0|      0|  146|  81|
    |grp_Mem2Stream_1_fu_92   |Mem2Stream_1          |        0|      0|  150|  90|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      2|  296| 171|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |rep_3_fu_156_p2          |     +    |      0|  0|  32|          32|           5|
    |rep_4_fu_146_p2          |     +    |      0|  0|  32|          32|           1|
    |repsLeft_fu_125_p2       |     -    |      0|  0|  32|          32|          32|
    |tmp_4_i_i_i_i_fu_134_p2  |   icmp   |      0|  0|   2|           4|           1|
    |tmp_i_i_i_i_fu_120_p2    |   icmp   |      0|  0|  11|          32|          32|
    |ap_condition_119         |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 110|         133|          72|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   4|         10|    1|         10|
    |m_axi_in_V_ARADDR      |  64|          3|   64|        192|
    |m_axi_in_V_ARBURST     |   2|          3|    2|          6|
    |m_axi_in_V_ARCACHE     |   4|          3|    4|         12|
    |m_axi_in_V_ARID        |   1|          3|    1|          3|
    |m_axi_in_V_ARLEN       |  32|          3|   32|         96|
    |m_axi_in_V_ARLOCK      |   2|          3|    2|          6|
    |m_axi_in_V_ARPROT      |   3|          3|    3|          9|
    |m_axi_in_V_ARQOS       |   4|          3|    4|         12|
    |m_axi_in_V_ARREGION    |   4|          3|    4|         12|
    |m_axi_in_V_ARSIZE      |   3|          3|    3|          9|
    |m_axi_in_V_ARUSER      |   1|          3|    1|          3|
    |m_axi_in_V_ARVALID     |   1|          3|    1|          3|
    |m_axi_in_V_RREADY      |   1|          3|    1|          3|
    |memInStrm_V_V_din      |  64|          2|   64|        128|
    |memInStrm_V_V_write    |   1|          3|    1|          3|
    |numReps_channel_blk_n  |   1|          2|    1|          2|
    |out_V3_out_blk_n       |   1|          2|    1|          2|
    |rep_fu_54              |  32|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 225|         61|  222|        607|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   9|   0|    9|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_1_fu_92_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Mem2Stream_fu_102_ap_start   |   1|   0|    1|          0|
    |rep_fu_54                               |  32|   0|   32|          0|
    |rep_load_reg_186                        |  32|   0|   32|          0|
    |tmp_4_i_i_i_i_reg_196                   |   1|   0|    1|          0|
    |tmp_5_i_i_i_i_reg_200                   |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 109|   0|  109|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Mem2Stream_Batch12 | return value |
|m_axi_in_V_AWVALID      | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREADY      |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWADDR       | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWID         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLEN        | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWSIZE       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWBURST      | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLOCK       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWCACHE      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWPROT       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWQOS        | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREGION     | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWUSER       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WDATA        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WSTRB        | out |    8|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WLAST        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARVALID      | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREADY      |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARADDR       | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARID         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLEN        | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARSIZE       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARBURST      | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLOCK       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARCACHE      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARPROT       | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARQOS        | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREGION     | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARUSER       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RVALID       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RREADY       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RDATA        |  in |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RLAST        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RID          |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RUSER        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RRESP        |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BVALID       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BREADY       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BRESP        |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BID          |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BUSER        |  in |    1|    m_axi   |        in_V        |    pointer   |
|in_V1                   |  in |   61|   ap_none  |        in_V1       |    scalar    |
|memInStrm_V_V_din       | out |   64|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|memInStrm_V_V_full_n    |  in |    1|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|memInStrm_V_V_write     | out |    1|   ap_fifo  |    memInStrm_V_V   |    pointer   |
|numReps                 |  in |   32|   ap_none  |       numReps      |    scalar    |
|numReps_channel_din     | out |   32|   ap_fifo  |   numReps_channel  |    pointer   |
|numReps_channel_full_n  |  in |    1|   ap_fifo  |   numReps_channel  |    pointer   |
|numReps_channel_write   | out |    1|   ap_fifo  |   numReps_channel  |    pointer   |
|out_V3                  |  in |   61|   ap_none  |       out_V3       |    scalar    |
|out_V3_out_din          | out |   61|   ap_fifo  |     out_V3_out     |    pointer   |
|out_V3_out_full_n       |  in |    1|   ap_fifo  |     out_V3_out     |    pointer   |
|out_V3_out_write        | out |    1|   ap_fifo  |     out_V3_out     |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_4_i_i_i_i)
	9  / (tmp_4_i_i_i_i)
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: rep (8)  [1/1] 0.00ns
entry:0  %rep = alloca i32

ST_1: StgValue_11 (9)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_12 (10)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_13 (11)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_14 (12)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_15 (13)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_16 (14)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_17 (15)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (16)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (17)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i61* %out_V3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: out_V3_read (18)  [1/1] 0.00ns
entry:10  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: numReps_read (19)  [1/1] 0.00ns
entry:11  %numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)

ST_1: in_V1_read (20)  [1/1] 0.00ns
entry:12  %in_V1_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V1)

ST_1: StgValue_23 (21)  [1/1] 1.00ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i61P(i61* %out_V3_out, i61 %out_V3_read)

ST_1: StgValue_24 (22)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_25 (23)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_26 (24)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_27 (25)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_28 (26)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_29 (27)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_30 (28)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_31 (29)  [1/1] 1.00ns
entry:21  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_channel, i32 %numReps_read)

ST_1: StgValue_32 (30)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_33 (31)  [1/1] 1.57ns
entry:23  store i32 0, i32* %rep

ST_1: StgValue_34 (32)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
entry:24  br label %.backedge.i.i.i.i


 <State 2>: 4.32ns
ST_2: rep_load (34)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:0  %rep_load = load i32* %rep

ST_2: tmp_i_i_i_i (35)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:1  %tmp_i_i_i_i = icmp eq i32 %rep_load, %numReps_read

ST_2: StgValue_37 (36)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:2  br i1 %tmp_i_i_i_i, label %.exit, label %0

ST_2: repsLeft (38)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:167->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  %repsLeft = sub i32 %numReps_read, %rep_load

ST_2: tmp (39)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:167->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %tmp = trunc i32 %repsLeft to i4

ST_2: tmp_4_i_i_i_i (40)  [1/1] 1.88ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:168->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  %tmp_4_i_i_i_i = icmp eq i4 %tmp, 0

ST_2: tmp_5_i_i_i_i (41)  [5/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load

ST_2: StgValue_42 (56)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 2.15ns
ST_3: tmp_5_i_i_i_i (41)  [4/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 4>: 2.15ns
ST_4: tmp_5_i_i_i_i (41)  [3/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 5>: 2.15ns
ST_5: tmp_5_i_i_i_i (41)  [2/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 6>: 4.01ns
ST_6: tmp_5_i_i_i_i (41)  [1/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load

ST_6: StgValue_47 (42)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:168->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:4  br i1 %tmp_4_i_i_i_i, label %1, label %2

ST_6: rep_4 (45)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %rep_4 = add i32 %rep_load, 1

ST_6: StgValue_49 (46)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  store i32 %rep_4, i32* %rep

ST_6: rep_3 (50)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %rep_3 = add i32 %rep_load, 16

ST_6: StgValue_51 (51)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  store i32 %rep_3, i32* %rep


 <State 7>: 3.40ns
ST_7: StgValue_52 (44)  [2/2] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:174->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)


 <State 8>: 0.00ns
ST_8: StgValue_53 (44)  [1/2] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:174->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)

ST_8: StgValue_54 (47)  [1/1] 0.00ns
:3  br label %.backedge.i.i.i.i.backedge

ST_8: StgValue_55 (49)  [1/2] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)

ST_8: StgValue_56 (52)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:172->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  br label %.backedge.i.i.i.i.backedge

ST_8: StgValue_57 (54)  [1/1] 0.00ns
.backedge.i.i.i.i.backedge:0  br label %.backedge.i.i.i.i


 <State 9>: 3.40ns
ST_9: StgValue_58 (49)  [2/2] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ memInStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps_channel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep           (alloca       ) [ 0111111111]
StgValue_11   (specinterface) [ 0000000000]
StgValue_12   (specinterface) [ 0000000000]
StgValue_13   (specinterface) [ 0000000000]
StgValue_14   (specinterface) [ 0000000000]
StgValue_15   (specinterface) [ 0000000000]
StgValue_16   (specinterface) [ 0000000000]
StgValue_17   (specinterface) [ 0000000000]
StgValue_18   (specinterface) [ 0000000000]
StgValue_19   (specinterface) [ 0000000000]
out_V3_read   (read         ) [ 0000000000]
numReps_read  (read         ) [ 0011111111]
in_V1_read    (read         ) [ 0011111111]
StgValue_23   (write        ) [ 0000000000]
StgValue_24   (specinterface) [ 0000000000]
StgValue_25   (specinterface) [ 0000000000]
StgValue_26   (specinterface) [ 0000000000]
StgValue_27   (specinterface) [ 0000000000]
StgValue_28   (specinterface) [ 0000000000]
StgValue_29   (specinterface) [ 0000000000]
StgValue_30   (specinterface) [ 0000000000]
StgValue_31   (write        ) [ 0000000000]
StgValue_32   (specinterface) [ 0000000000]
StgValue_33   (store        ) [ 0000000000]
StgValue_34   (br           ) [ 0000000000]
rep_load      (load         ) [ 0001111000]
tmp_i_i_i_i   (icmp         ) [ 0011111111]
StgValue_37   (br           ) [ 0000000000]
repsLeft      (sub          ) [ 0000000000]
tmp           (trunc        ) [ 0000000000]
tmp_4_i_i_i_i (icmp         ) [ 0001111111]
StgValue_42   (ret          ) [ 0000000000]
tmp_5_i_i_i_i (mul          ) [ 0000000111]
StgValue_47   (br           ) [ 0000000000]
rep_4         (add          ) [ 0000000000]
StgValue_49   (store        ) [ 0000000000]
rep_3         (add          ) [ 0000000000]
StgValue_51   (store        ) [ 0000000000]
StgValue_53   (call         ) [ 0000000000]
StgValue_54   (br           ) [ 0000000000]
StgValue_55   (call         ) [ 0000000000]
StgValue_56   (br           ) [ 0000000000]
StgValue_57   (br           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="memInStrm_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memInStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numReps_channel">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_channel"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i61P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream.1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="rep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_V3_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="61" slack="0"/>
<pin id="60" dir="0" index="1" bw="61" slack="0"/>
<pin id="61" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V3_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="numReps_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in_V1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="61" slack="0"/>
<pin id="72" dir="0" index="1" bw="61" slack="0"/>
<pin id="73" dir="1" index="2" bw="61" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_23_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="61" slack="0"/>
<pin id="79" dir="0" index="2" bw="61" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_31_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_Mem2Stream_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="61" slack="6"/>
<pin id="96" dir="0" index="3" bw="32" slack="1"/>
<pin id="97" dir="0" index="4" bw="64" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_Mem2Stream_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="61" slack="6"/>
<pin id="106" dir="0" index="3" bw="32" slack="1"/>
<pin id="107" dir="0" index="4" bw="64" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_52/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_33_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="rep_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_i_i_i_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="repsLeft_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_4_i_i_i_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="rep_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="4"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_4/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_49_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="5"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rep_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="4"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_51_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="5"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="rep_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="174" class="1005" name="numReps_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="in_V1_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="61" slack="6"/>
<pin id="182" dir="1" index="1" bw="61" slack="6"/>
</pin_list>
<bind>
<opset="in_V1_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="rep_load_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_4_i_i_i_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="4"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i_i_i_i "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_5_i_i_i_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="58" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="64" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="117" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="117" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="54" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="64" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="183"><net_src comp="70" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="189"><net_src comp="117" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="199"><net_src comp="134" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="140" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="92" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: memInStrm_V_V | {7 8 9 }
	Port: numReps_channel | {1 }
	Port: out_V3_out | {1 }
 - Input state : 
	Port: Mem2Stream_Batch12 : in_V | {7 8 9 }
	Port: Mem2Stream_Batch12 : in_V1 | {1 }
	Port: Mem2Stream_Batch12 : numReps | {1 }
	Port: Mem2Stream_Batch12 : out_V3 | {1 }
  - Chain level:
	State 1
		StgValue_33 : 1
	State 2
		tmp_i_i_i_i : 1
		StgValue_37 : 2
		repsLeft : 1
		tmp : 2
		tmp_4_i_i_i_i : 3
		tmp_5_i_i_i_i : 1
	State 3
	State 4
	State 5
	State 6
		StgValue_49 : 1
		StgValue_51 : 1
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |  grp_Mem2Stream_1_fu_92 |    0    |  1.571  |   207   |   136   |
|          |  grp_Mem2Stream_fu_102  |    0    |  1.571  |   199   |   131   |
|----------|-------------------------|---------|---------|---------|---------|
|    add   |       rep_4_fu_146      |    0    |    0    |    0    |    32   |
|          |       rep_3_fu_156      |    0    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|---------|
|    sub   |     repsLeft_fu_125     |    0    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|---------|
|   icmp   |    tmp_i_i_i_i_fu_120   |    0    |    0    |    0    |    11   |
|          |   tmp_4_i_i_i_i_fu_134  |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|    mul   |        grp_fu_140       |    2    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |  out_V3_read_read_fu_58 |    0    |    0    |    0    |    0    |
|   read   | numReps_read_read_fu_64 |    0    |    0    |    0    |    0    |
|          |  in_V1_read_read_fu_70  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  | StgValue_23_write_fu_76 |    0    |    0    |    0    |    0    |
|          | StgValue_31_write_fu_84 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_130       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    2    |  3.142  |   406   |   376   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  in_V1_read_reg_180 |   61   |
| numReps_read_reg_174|   32   |
|   rep_load_reg_186  |   32   |
|     rep_reg_166     |   32   |
|tmp_4_i_i_i_i_reg_196|    1   |
|tmp_5_i_i_i_i_reg_200|   32   |
+---------------------+--------+
|        Total        |   190  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_140 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.571  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |   406  |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   596  |   408  |
+-----------+--------+--------+--------+--------+
