\doxysection{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DHCSR}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCRSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DCRDR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DEMCR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DAUTHCTRL}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DSCSR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv81mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mbl.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm23.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm35p.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
