{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_DS_ODIV2:true|/pcie_bridge/pcie_bridge_axi_aclk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_OUT:true|/pcie_bridge/pcie_bridge_axi_aresetn:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/control_resetn_out:true|/control_resetn_out1:true|/qsfp/ethernet/cmac_usplus_gt_txusrclk2:true|/qsfp/ethernet/cmac_control_reset_rx_datapath:true|/qsfp/ethernet/cmac_control_rx_resetn_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 4 -x 1140 -y 60 -defaultsOSRD -right
preplace port pcie0_mgt -pg 1 -lvl 4 -x 1140 -y 80 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD -left
preplace port hbm0_refclk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie1_mgt -pg 1 -lvl 4 -x 1140 -y 600 -defaultsOSRD
preplace port pcie1_refclk -pg 1 -lvl 4 -x 1140 -y 580 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD -left
preplace port hbm1_refclk -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port port-id_pcie_perst_l -pg 1 -lvl 4 -x 1140 -y 490 -defaultsOSRD -right
preplace portBus qsfp0_leds -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD -left
preplace portBus qsfp1_leds -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD -left
preplace portBus hbm_cattrip -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD -left
preplace inst pcie0_bridge -pg 1 -lvl 3 -x 960 -y 60 -swap {5 1 2 3 4 0 6 7 49 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 44 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 93 91 86 85 89 87 88 92 90} -defaultsOSRD -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir pcie_refclk right -pinY pcie_refclk 0R -pinDir M_AXI_B left -pinY M_AXI_B 270L -pinDir AXIS_RDMX left -pinY AXIS_RDMX 0L -pinDir S_AXI_ABM left -pinY S_AXI_ABM 20L -pinDir axi_aclk left -pinY axi_aclk 430L -pinDir axi_aresetn left -pinY axi_aresetn 410L -pinDir resetn_in left -pinY resetn_in 310L -pinDir pci_range_err_strb left -pinY pci_range_err_strb 290L -pinDir pause_pci left -pinY pause_pci 370L -pinBusDir pci_base left -pinBusY pci_base 330L -pinBusDir pci_size left -pinBusY pci_size 350L -pinDir pcie_sys_rst_n right -pinY pcie_sys_rst_n 430R -pinBusDir pci_throughput left -pinBusY pci_throughput 390L
preplace inst system_interconnect -pg 1 -lvl 2 -x 500 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 56 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 36 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 40L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir aclk right -pinY aclk 20R -pinDir aresetn right -pinY aresetn 40R
preplace inst channel_0 -pg 1 -lvl 2 -x 500 -y 60 -swap {0 1 2 3 4 69 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 5 65 66 67 68 64 70 71 81 78 76 72 73 74 75 79 80 77} -defaultsOSRD -pinDir axis_pcie_out right -pinY axis_pcie_out 0R -pinDir S_AXI left -pinY S_AXI 100L -pinDir SRC_AXI right -pinY SRC_AXI 20R -pinDir qsfp_clk left -pinY qsfp_clk 60L -pinDir qsfp_gt left -pinY qsfp_gt 40L -pinDir hbm_refclk left -pinY hbm_refclk 80L -pinDir clk right -pinY clk 180R -pinDir resetn right -pinY resetn 160R -pinDir pause_pci right -pinY pause_pci 120R -pinDir pci_range_err_strb right -pinY pci_range_err_strb 40R -pinDir resetn_out right -pinY resetn_out 60R -pinBusDir pci_base right -pinBusY pci_base 80R -pinBusDir pci_size right -pinBusY pci_size 100R -pinBusDir status_leds left -pinBusY status_leds 120L -pinDir hbm_cattrip left -pinY hbm_cattrip 180L -pinBusDir pci_throughput right -pinBusY pci_throughput 140R
preplace inst pcie1_bridge -pg 1 -lvl 3 -x 960 -y 580 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 52 51 56 53 49 55 54} -defaultsOSRD -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir pcie_refclk right -pinY pcie_refclk 0R -pinDir AXIS_RDMX left -pinY AXIS_RDMX 0L -pinDir S_AXI_ABM left -pinY S_AXI_ABM 20L -pinDir resetn_in left -pinY resetn_in 80L -pinDir pci_range_err_strb left -pinY pci_range_err_strb 120L -pinDir pause_pci left -pinY pause_pci 100L -pinBusDir pci_base left -pinBusY pci_base 180L -pinBusDir pci_size left -pinBusY pci_size 140L -pinDir sys_clk left -pinY sys_clk 40L -pinDir pcie_sys_rst_n right -pinY pcie_sys_rst_n 40R -pinBusDir pci_throughput left -pinBusY pci_throughput 160L
preplace inst channel_1 -pg 1 -lvl 2 -x 500 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 64 62 63 61 65 66 67 68 69 70 71 72 73 75 76 74 81 77 80 79 78} -defaultsOSRD -pinDir axis_pcie_out right -pinY axis_pcie_out 120R -pinDir S_AXI left -pinY S_AXI 0L -pinDir SRC_AXI right -pinY SRC_AXI 140R -pinDir qsfp_clk left -pinY qsfp_clk 40L -pinDir qsfp_gt left -pinY qsfp_gt 20L -pinDir hbm_refclk left -pinY hbm_refclk 60L -pinDir clk right -pinY clk 160R -pinDir resetn right -pinY resetn 180R -pinDir pause_pci right -pinY pause_pci 220R -pinDir pci_range_err_strb right -pinY pci_range_err_strb 240R -pinDir resetn_out right -pinY resetn_out 200R -pinBusDir pci_base right -pinBusY pci_base 300R -pinBusDir pci_size right -pinBusY pci_size 260R -pinBusDir status_leds left -pinBusY status_leds 100L -pinDir hbm_cattrip left -pinY hbm_cattrip 80L -pinBusDir pci_throughput right -pinBusY pci_throughput 280R
preplace inst or_gate -pg 1 -lvl 1 -x 170 -y 240 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Op2 right -pinBusY Op2 180R -pinBusDir Res left -pinBusY Res 0L
preplace netloc channel_0_hbm_cattrip 1 1 1 NJ 240
preplace netloc channel_1_hbm_cattrip 1 1 1 320J 420n
preplace netloc channel_1_pause_pci 1 2 1 N 680
preplace netloc channel_1_pci_base 1 2 1 N 760
preplace netloc channel_1_pci_size 1 2 1 N 720
preplace netloc channel_1_qsfp0_leds 1 0 2 NJ 560 N
preplace netloc channel_1_resetn_out 1 2 1 N 660
preplace netloc control_resetn_out1 1 2 1 780J 120n
preplace netloc or_gate_Res 1 0 1 N 240
preplace netloc pause_pci_1 1 2 1 720J 180n
preplace netloc pci_base_1 1 2 1 760J 140n
preplace netloc pci_range_err_strb_1 1 2 1 NJ 700
preplace netloc pci_size_1 1 2 1 740J 160n
preplace netloc pcie_bridge_axi_aclk 1 2 1 660J 240n
preplace netloc pcie_bridge_axi_aresetn 1 2 1 680J 220n
preplace netloc pcie_bridge_pci_range_err_strb 1 2 1 800J 100n
preplace netloc qsfp_status_leds 1 0 2 NJ 180 N
preplace netloc sys_rst_n_0_1 1 3 1 1120 490n
preplace netloc pcie1_bridge_pci_throughput 1 2 1 NJ 740
preplace netloc pcie0_bridge_pci_throughput 1 2 1 700J 200n
preplace netloc AXIS_IN_1 1 2 1 NJ 60
preplace netloc CLK_IN_D_0_1 1 3 1 N 60
preplace netloc S_AXI_1 1 1 1 340 370n
preplace netloc channel_1_SRC_AXI 1 2 1 N 600
preplace netloc channel_1_axis_pcie_out 1 2 1 N 580
preplace netloc channel_1_qsfp0_gt 1 0 2 NJ 480 N
preplace netloc dma_abm_to_rdmx_SRC_AXI 1 2 1 NJ 80
preplace netloc gt_ref_clk_0_1 1 0 2 NJ 120 N
preplace netloc hbm_refclk_0_1 1 0 2 NJ 140 N
preplace netloc hbm_refclk_0_2 1 0 2 NJ 520 N
preplace netloc pcie1_bridge_pcie_mgt 1 3 1 N 600
preplace netloc pcie_bridge_M_AXI_B 1 2 1 NJ 330
preplace netloc pcie_bridge_pcie_mgt 1 3 1 N 80
preplace netloc pcie_refclk_0_1 1 3 1 N 580
preplace netloc qsfp0_clk_0_1 1 0 2 NJ 500 N
preplace netloc qsfp_gt_serial_port_0 1 0 2 NJ 100 N
preplace netloc system_interconnect_M00_AXI 1 1 1 340 160n
levelinfo -pg 1 0 170 500 960 1140
pagesize -pg 1 -db -bbox -sgen -170 0 1280 810
",
   "No Loops_ScaleFactor":"0.885185",
   "No Loops_TopLeft":"-279,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst blk_mem_gen -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc resetn_1 1 0 1 NJ 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 70
preplace netloc stream_to_ram_0_M_AXI 1 0 1 NJ 50
levelinfo -pg 1 -10 150 430 570
pagesize -pg 1 -db -bbox -sgen -110 -10 570 150
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"2"
}
