# This is a simple Makefile
# Variables
CC = gcc
SRC = school.c main.c
OBJ = $(SRC:.c=.o)
NAME = school

# Rule for 'all'
all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
