============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Aug 09 2025  01:38:31 am
  Module:                 complex_mult_fsm
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (8985 ps) Setup Check with Pin current_state_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) current_state_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     255                  
       Uncertainty:-     100                  
     Required Time:=    9645                  
      Launch Clock:-       0                  
         Data Path:-     660                  
             Slack:=    8985                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)      3    -   100     0       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFRHQX1       5 11.2    97   402     402    (-,-) 
  g316__7098/Y            -       A->Y  R     NOR2XL         2  3.3   124   124     526    (-,-) 
  g310__2802/Y            -       B->Y  F     NAND2XL        1  4.9   146   134     660    (-,-) 
  current_state_reg[0]/SE <<<     -     F     SDFFRHQX1      1    -     -     0     660    (-,-) 
#------------------------------------------------------------------------------------------------

