Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 06:36:34 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out/post_route_timing.rpt
| Design       : td_fused_top_td_fused_axi_out
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[3]
                                                              5.366         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[1]
                                                              5.374         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[2]
                                                              5.385         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[0]
                                                              5.455         
ap_CS_fsm_reg[1]/C             c_reg_167_reg[0]/R             5.818         
ap_CS_fsm_reg[1]/C             c_reg_167_reg[1]/R             5.818         
ap_CS_fsm_reg[1]/C             c_reg_167_reg[2]/R             5.818         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[12]/R
                                                              6.201         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[13]/R
                                                              6.201         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[14]/R
                                                              6.201         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[15]/R
                                                              6.201         
ap_CS_fsm_reg[1]/C             c_reg_167_reg[3]/R             6.209         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[0]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[1]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[2]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[3]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[6]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[7]/R
                                                              6.276         
ap_CS_fsm_reg[1]/C             r_reg_145_reg[3]/R             6.276         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[11]/R
                                                              6.329         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[4]/R
                                                              6.329         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[5]/R
                                                              6.329         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[8]/R
                                                              6.329         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[9]/R
                                                              6.329         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               select_ln17_reg_411_reg[3]/R   6.364         
ap_CS_fsm_reg[1]/C             indvar_flatten_reg_156_reg[10]/R
                                                              6.388         
ap_CS_fsm_reg[1]/C             r_reg_145_reg[0]/R             6.388         
ap_CS_fsm_reg[1]/C             r_reg_145_reg[1]/R             6.388         
ap_CS_fsm_reg[1]/C             r_reg_145_reg[2]/R             6.388         
ap_CS_fsm_reg[1]/C             select_ln17_1_reg_417_reg[3]/CE
                                                              6.452         
ap_CS_fsm_reg[1]/C             select_ln17_1_reg_417_reg[0]/CE
                                                              6.457         
ap_CS_fsm_reg[1]/C             select_ln17_1_reg_417_reg[1]/CE
                                                              6.457         
ap_CS_fsm_reg[1]/C             select_ln17_1_reg_417_reg[2]/CE
                                                              6.457         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               select_ln17_reg_411_reg[0]/R   6.462         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               select_ln17_reg_411_reg[1]/R   6.462         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               select_ln17_reg_411_reg[2]/R   6.462         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[10]/R
                                                              6.553         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[11]/R
                                                              6.553         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[8]/R
                                                              6.553         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[9]/R
                                                              6.553         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[0]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[1]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[2]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[3]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[4]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[5]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[6]/R
                                                              6.572         
ap_CS_fsm_reg[1]/C             indvar_flatten13_reg_134_reg[7]/R
                                                              6.572         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_434_reg[0]/D 6.650         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_434_reg[3]/D 6.650         
select_ln17_1_reg_417_reg[0]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[3]
                                                              6.672         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEP
                                                              6.730         
select_ln17_1_reg_417_reg[0]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[5]
                                                              6.732         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[3]
                                                              6.758         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_434_reg[1]/D 6.767         
select_ln17_1_reg_417_reg[3]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[7]
                                                              6.776         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_434_reg[2]/D 6.784         
select_ln17_1_reg_417_reg[0]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[6]
                                                              6.785         
select_ln17_1_reg_417_reg[0]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[2]
                                                              6.805         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEAD
                                                              6.805         
indvar_flatten13_reg_134_reg[1]/C
                               select_ln17_reg_411_reg[3]/CE  6.838         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[7]
                                                              6.851         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[4]
                                                              6.863         
ap_CS_fsm_reg[1]/C             select_ln17_1_reg_417_reg[3]/D 6.916         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[1]/R 6.939         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[2]/R 6.939         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[3]/R 6.939         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[4]/R 6.939         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[0]/S 6.944         
select_ln17_1_reg_417_reg[2]/C mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[4]
                                                              6.946         
indvar_flatten13_reg_134_reg[1]/C
                               select_ln17_reg_411_reg[0]/CE  6.956         
indvar_flatten13_reg_134_reg[1]/C
                               select_ln17_reg_411_reg[1]/CE  6.956         
indvar_flatten13_reg_134_reg[1]/C
                               select_ln17_reg_411_reg[2]/CE  6.956         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[1]/CE   7.000         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[2]/CE   7.000         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[3]/CE   7.000         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[4]/CE   7.000         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[10]/R
                                                              7.001         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[11]/R
                                                              7.001         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[9]/R 7.001         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[6]
                                                              7.013         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[0]/CE   7.015         
select_ln18_2_reg_449_reg[5]/C icmp_ln18_reg_404_reg[0]/D     7.043         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEM
                                                              7.046         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[5]/R 7.055         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[6]/R 7.055         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[7]/R 7.055         
ap_CS_fsm_reg[2]/C             select_ln18_2_reg_449_reg[8]/R 7.055         
ap_enable_reg_pp0_iter1_reg/C  tmp_1_reg_474_reg[15]/CE       7.058         
ap_enable_reg_pp0_iter1_reg/C  tmp_2_reg_479_reg[11]/CE       7.058         
ap_enable_reg_pp0_iter1_reg/C  tmp_2_reg_479_reg[15]/CE       7.058         
ap_enable_reg_pp0_iter1_reg/C  tmp_s_reg_469_reg[15]/CE       7.058         
icmp_ln17_reg_400_pp0_iter1_reg_reg[0]/C
                               mac_muladd_10s_9ns_8ns_16_4_1_U817/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[1]
                                                              7.072         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[10]/CE  7.087         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[11]/CE  7.087         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[9]/CE   7.087         
indvar_flatten13_reg_134_reg[1]/C
                               icmp_ln18_reg_404_reg[0]/CE    7.087         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[5]/CE   7.095         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[6]/CE   7.095         
indvar_flatten13_reg_134_reg[1]/C
                               add_ln18_1_reg_424_reg[7]/CE   7.095         



