{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733793360279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733793360279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:16:00 2024 " "Processing started: Tue Dec 10 09:16:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733793360279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733793360279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment14 -c experiment14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment14 -c experiment14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733793360279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733793360453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment14.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment14.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment14 " "Found entity 1: experiment14" {  } { { "experiment14.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793360474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcode_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcode_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcode_container-SYN " "Found design unit 1: microcode_container-SYN" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360661 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcode_container " "Found entity 1: microcode_container" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793360661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment14 " "Elaborating entity \"experiment14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733793360691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment5.bdf 1 1 " "Using design file experiment5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793360698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment5 experiment5:inst " "Elaborating entity \"experiment5\" for hierarchy \"experiment5:inst\"" {  } { { "experiment14.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 168 984 1120 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360698 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "experiment4 move " "Block or symbol \"experiment4\" of instance \"move\" overlaps another block or symbol" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733793360699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 experiment5:inst\|74173:A5 " "Elaborating entity \"74173\" for hierarchy \"experiment5:inst\|74173:A5\"" {  } { { "experiment5.bdf" "A5" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|74173:A5 " "Elaborated megafunction instantiation \"experiment5:inst\|74173:A5\"" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment4.bdf 1 1 " "Using design file experiment4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "experiment4.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793360712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment4 experiment5:inst\|experiment4:move " "Elaborating entity \"experiment4\" for hierarchy \"experiment5:inst\|experiment4:move\"" {  } { { "experiment5.bdf" "move" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "expreriment3.bdf 1 1 " "Using design file expreriment3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 expreriment3 " "Found entity 1: expreriment3" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793360718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expreriment3 experiment5:inst\|expreriment3:add " "Elaborating entity \"expreriment3\" for hierarchy \"experiment5:inst\|expreriment3:add\"" {  } { { "experiment5.bdf" "add" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 264 576 672 488 "add" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7482 experiment5:inst\|expreriment3:add\|7482:inst4 " "Elaborating entity \"7482\" for hierarchy \"experiment5:inst\|expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "inst4" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|expreriment3:add\|7482:inst4 " "Elaborated megafunction instantiation \"experiment5:inst\|expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 experiment5:inst\|expreriment3:add\|7486:inst " "Elaborating entity \"7486\" for hierarchy \"experiment5:inst\|expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|expreriment3:add\|7486:inst " "Elaborated megafunction instantiation \"experiment5:inst\|expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment13.bdf 1 1 " "Using design file experiment13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment13 " "Found entity 1: experiment13" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793360746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment13 experiment13:ram " "Elaborating entity \"experiment13\" for hierarchy \"experiment13:ram\"" {  } { { "experiment14.bdf" "ram" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 312 456 624 408 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode_container experiment13:ram\|microcode_container:inst " "Elaborating entity \"microcode_container\" for hierarchy \"experiment13:ram\|microcode_container:inst\"" {  } { { "experiment13.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 216 720 936 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\"" {  } { { "microcode_container.vhd" "altsyncram_component" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\"" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file experiment14.mif " "Parameter \"init_file\" = \"experiment14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360783 ""}  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733793360783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43i1 " "Found entity 1: altsyncram_43i1" {  } { { "db/altsyncram_43i1.tdf" "" { Text "F:/FPGA Tools/experiment14/db/altsyncram_43i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793360812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793360812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43i1 experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated " "Elaborating entity \"altsyncram_43i1\" for hierarchy \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 experiment13:ram\|74161:counter2 " "Elaborating entity \"74161\" for hierarchy \"experiment13:ram\|74161:counter2\"" {  } { { "experiment13.bdf" "counter2" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|74161:counter2 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter2\"" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 experiment13:ram\|74161:counter2\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"experiment13:ram\|74161:counter2\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "experiment13:ram\|74161:counter2\|f74161:sub experiment13:ram\|74161:counter2 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter2\|f74161:sub\", which is child of megafunction instantiation \"experiment13:ram\|74161:counter2\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 experiment13:ram\|74161:counter1 " "Elaborating entity \"74161\" for hierarchy \"experiment13:ram\|74161:counter1\"" {  } { { "experiment13.bdf" "counter1" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 136 368 488 320 "counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793360835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|74161:counter1 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter1\"" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 136 368 488 320 "counter1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793360836 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1733793360927 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1733793360927 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|42 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|43 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|44 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|45 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|42 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|43 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|44 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|45 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793360927 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733793360927 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|42 D1 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|42\" to the node \"D1\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793361112 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|43 D2 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|43\" to the node \"D2\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793361112 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|44 D3 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|44\" to the node \"D3\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793361112 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|45 D4 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|45\" to the node \"D4\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793361112 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733793361112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733793361183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733793361320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793361320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733793361344 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733793361344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733793361344 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733793361344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733793361344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733793361355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:16:01 2024 " "Processing ended: Tue Dec 10 09:16:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733793361355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733793361355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733793361355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733793361355 ""}
