// Seed: 2278756751
module module_0 #(
    parameter id_2 = 32'd29,
    parameter id_3 = 32'd3,
    parameter id_4 = 32'd19
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [id_4  **  id_2 : id_3] id_7;
endmodule
module module_1 #(
    parameter \id_19 = 32'd13,
    parameter id_16  = 32'd68,
    parameter id_18  = 32'd90,
    parameter id_8   = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout reg id_11;
  output wire id_10;
  input logic [7:0] id_9;
  inout wire _id_8;
  inout tri0 id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_3 = ~id_11;
  wire id_13;
  logic [-1 : -1] id_14;
  ;
  assign id_11 = 1;
  assign id_7  = -1;
  wire id_15;
  ;
  wire _id_16, id_17, _id_18;
  wire _ \id_19 ;
  parameter id_20 = -1'b0;
  wire \id_21 ;
  assign id_18 = id_3[-1];
  module_0 modCall_1 (
      id_15,
      id_18,
      id_18,
      id_18,
      id_13,
      id_13
  );
  assign id_2[\id_19 ] = id_9[-1'd0];
  logic [7:0][id_18 : -1] id_22;
  assign id_14 = (1);
  wire [id_16 : -1] id_23;
  assign id_22[id_8] = -1;
  logic id_24;
  initial begin : LABEL_0
    id_11 <= id_18;
    $clog2(id_18);
    ;
  end
endmodule
