[
  {
    "name": "李明哲",
    "email": "minglee@ntut.edu.tw",
    "latestUpdate": "2025-09-05 14:03:19",
    "objective": "1.Introduction to VLSI Design\n2.Introduction to EDA tools (ADFT 16nm FinFET + T18)\n3.Circuit/System simulation\n4.Layout drawing/verifications (DRC)\n5.VLSI Design & Testing Techniques",
    "schedule": "week  1      Course Introduction\nweek  2      Process Overview\nweek  3      Design environment & Simulation\nweek  4-5    Layout Introduction\nweek  6      Laker & Calibre DRC\nweek  7      Various Inverters\nweek  8      Transient responses\nweek  9      Mid-term project\nweek 10      Combinational Circuits\nweek 11      Arithmetic circuits\nweek 12      Sequential Circuits\nweek 13      Dynamic logic\nweek 14-15   Memories\nweek 16      VLSI Testing\nWeek 17      Low-power techniques\nweek 18      Final project",
    "scorePolicy": "Attendance: 20%\nHomework + Classwork: 20%\nMid-term project: 30%\nFinal project: 30%",
    "materials": "(1) Sung-Mo. Kang and Yusuf Leblebici, “CMOS Integrated Circuits – Analysis and Design”, McGraw-Hill\n(2) Jan M. Rabaey, “Digital Integrated Circuits”, Prentice Hall\n(3) Michael L. Bushnell and Vishwani D. Agrawal, \"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits,\" Kluwer Academic Publishers",
    "consultation": "(1) 辦公室：綜科 311-1 室 (2) Office Hours: 如系統公告 (3) Email: minglee@ntut.edu.tw",
    "課程對應SDGs指標": "SDG1：消除貧窮（No Poverty）SDG4：優質教育（Quality Education）",
    "課程是否導入AI": "● 鼓勵學生使用生成式 AI 工具（Encourage students to use generative AI tools）",
    "remarks": "(1) 本課程將以英文授課，內容將包含積體電路設計流程中大部分的 tool 使用教學，歡迎有興趣的同學多加利用選修。(2) 電路設計與模擬相關軟體受智慧財產權相關法律所保護，請修課同學們務必遵守保密協定，切勿對軟體之任何相關畫面進行截圖、照相或錄影，亦不可將相關技術文件內所含之內容外洩，以觸法。(3) 因教室設備關係，本課程將使用 Microsoft Teams 作為教學輔助平台 (不會使用北科 i 學園 Plus)",
    "foreignLanguageTextbooks": false
  }
]
