****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sat Aug 30 17:06:07 2025
****************************************

  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.46      0.46 f
  U0_REG_FILE/U3/ZN (INVX0)                        0.34      0.80 r
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.30      1.10 f
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.17      1.27 r
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.16      1.42 f
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.19      1.61 r
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.38      1.99 f
  U0_ALU/mult_42/S2_2_5/S (FADDX1)                 0.45      2.44 f
  U0_ALU/mult_42/S2_3_4/S (FADDX1)                 0.47      2.91 f
  U0_ALU/mult_42/S2_4_3/CO (FADDX1)                0.42      3.33 f
  U0_ALU/mult_42/S2_5_3/S (FADDX1)                 0.52      3.85 f
  U0_ALU/mult_42/S2_6_2/S (FADDX2)                 0.49      4.34 f
  U0_ALU/mult_42/S4_1/CO (FADDX1)                  0.39      4.73 f
  U0_ALU/mult_42/U154/Q (XOR2X1)                   0.34      5.07 f
  U0_ALU/mult_42/FS_1/U46/Q (AND2X1)               0.22      5.29 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.12      5.41 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.13      5.54 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.12      5.66 r
  U0_ALU/mult_42/FS_1/U52/QN (NAND2X1)             0.12      5.78 f
  U0_ALU/mult_42/FS_1/U50/QN (NAND2X1)             0.11      5.90 r
  U0_ALU/mult_42/FS_1/U45/QN (NAND2X0)             0.16      6.05 f
  U0_ALU/mult_42/FS_1/U36/Q (AO22X1)               0.34      6.40 f
  U0_ALU/mult_42/FS_1/U34/Q (XOR2X1)               0.29      6.69 f
  U0_ALU/U58/QN (NAND2X1)                          0.11      6.79 r
  U0_ALU/U3/QN (NAND2X1)                           0.12      6.92 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFARX1)              0.00      6.92 f
  data arrival time                                          6.92

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[15]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -6.92
  ------------------------------------------------------------------------
  slack (MET)                                                2.25


1
