|uart_test
sys_clk => sys_clk.IN6
sys_rst_n => sys_rst_n.IN6
key => key.IN1
rx => rx.IN1
tx <= uart_tx:u_uart_tx.tx
led[0] <= beep_led:u_beep_led.led
led[1] <= beep_led:u_beep_led.led
led[2] <= beep_led:u_beep_led.led
led[3] <= beep_led:u_beep_led.led
beep_n <= beep_led:u_beep_led.beep_n


|uart_test|key_filter:u_key_filter
clk => key_down[0]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => key_in_r2[0].CLK
clk => key_in_r1[0].CLK
clk => key_in_r0[0].CLK
clk => state_c~1.DATAIN
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => key_in_r2[0].PRESET
rst_n => key_in_r1[0].PRESET
rst_n => key_in_r0[0].PRESET
rst_n => key_down[0]~reg0.ACLR
rst_n => state_c~3.DATAIN
key_in[0] => key_in_r0[0].DATAIN
key_down[0] <= key_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|uart_rx:u_uart_rx
clk => rx_dout_vld~reg0.CLK
clk => rx_dout[0]~reg0.CLK
clk => rx_dout[1]~reg0.CLK
clk => rx_dout[2]~reg0.CLK
clk => rx_dout[3]~reg0.CLK
clk => rx_dout[4]~reg0.CLK
clk => rx_dout[5]~reg0.CLK
clk => rx_dout[6]~reg0.CLK
clk => rx_dout[7]~reg0.CLK
clk => rx_data_r[1].CLK
clk => rx_data_r[2].CLK
clk => rx_data_r[3].CLK
clk => rx_data_r[4].CLK
clk => rx_data_r[5].CLK
clk => rx_data_r[6].CLK
clk => rx_data_r[7].CLK
clk => rx_data_r[8].CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_bps[0].CLK
clk => cnt_bps[1].CLK
clk => cnt_bps[2].CLK
clk => cnt_bps[3].CLK
clk => cnt_bps[4].CLK
clk => cnt_bps[5].CLK
clk => cnt_bps[6].CLK
clk => cnt_bps[7].CLK
clk => cnt_bps[8].CLK
clk => cnt_bps[9].CLK
clk => cnt_bps[10].CLK
clk => cnt_bps[11].CLK
clk => cnt_bps[12].CLK
clk => cnt_bps[13].CLK
clk => cnt_bps[14].CLK
clk => cnt_bps[15].CLK
clk => rx_flag.CLK
clk => rx_r[0].CLK
clk => rx_r[1].CLK
clk => rx_r[2].CLK
rst_n => cnt_bps[0].ACLR
rst_n => cnt_bps[1].ACLR
rst_n => cnt_bps[2].ACLR
rst_n => cnt_bps[3].ACLR
rst_n => cnt_bps[4].ACLR
rst_n => cnt_bps[5].ACLR
rst_n => cnt_bps[6].ACLR
rst_n => cnt_bps[7].ACLR
rst_n => cnt_bps[8].ACLR
rst_n => cnt_bps[9].ACLR
rst_n => cnt_bps[10].ACLR
rst_n => cnt_bps[11].ACLR
rst_n => cnt_bps[12].ACLR
rst_n => cnt_bps[13].ACLR
rst_n => cnt_bps[14].ACLR
rst_n => cnt_bps[15].ACLR
rst_n => rx_dout[0]~reg0.ACLR
rst_n => rx_dout[1]~reg0.ACLR
rst_n => rx_dout[2]~reg0.ACLR
rst_n => rx_dout[3]~reg0.ACLR
rst_n => rx_dout[4]~reg0.ACLR
rst_n => rx_dout[5]~reg0.ACLR
rst_n => rx_dout[6]~reg0.ACLR
rst_n => rx_dout[7]~reg0.ACLR
rst_n => rx_dout_vld~reg0.ACLR
rst_n => rx_r[0].PRESET
rst_n => rx_r[1].PRESET
rst_n => rx_r[2].PRESET
rst_n => rx_flag.ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => rx_data_r[1].ACLR
rst_n => rx_data_r[2].ACLR
rst_n => rx_data_r[3].ACLR
rst_n => rx_data_r[4].ACLR
rst_n => rx_data_r[5].ACLR
rst_n => rx_data_r[6].ACLR
rst_n => rx_data_r[7].ACLR
rst_n => rx_data_r[8].ACLR
rx => rx_r[0].DATAIN
rx_dout[0] <= rx_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[1] <= rx_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[2] <= rx_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[3] <= rx_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[4] <= rx_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[5] <= rx_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[6] <= rx_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout[7] <= rx_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_dout_vld <= rx_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|cmd_analy:u_cmd_analy
clk => cmd_out[0]~reg0.CLK
clk => cmd_out[1]~reg0.CLK
clk => cnt_out[0].CLK
clk => cnt_out[1].CLK
clk => state_c[0].CLK
clk => state_c[1].CLK
clk => state_c[2].CLK
rst_n => cmd_out[0]~reg0.ACLR
rst_n => cmd_out[1]~reg0.ACLR
rst_n => state_c[0].PRESET
rst_n => state_c[1].ACLR
rst_n => state_c[2].ACLR
rst_n => cnt_out[0].ACLR
rst_n => cnt_out[1].ACLR
din_vld => frame_head2data.IN1
din_vld => data2frame_head.IN1
din_vld => data2frame_tail.IN1
din_vld => frame_tail2frame_head.IN1
din_vld => always2.IN1
din[0] => Equal1.IN3
din[0] => Equal3.IN7
din[0] => Equal4.IN3
din[0] => Equal5.IN5
din[0] => Equal6.IN3
din[0] => Equal8.IN7
din[1] => Equal1.IN7
din[1] => Equal3.IN3
din[1] => Equal4.IN7
din[1] => Equal5.IN4
din[1] => Equal6.IN2
din[1] => Equal8.IN6
din[2] => Equal1.IN2
din[2] => Equal3.IN2
din[2] => Equal4.IN6
din[2] => Equal5.IN3
din[2] => Equal6.IN7
din[2] => Equal8.IN5
din[3] => Equal1.IN6
din[3] => Equal3.IN6
din[3] => Equal4.IN2
din[3] => Equal5.IN7
din[3] => Equal6.IN6
din[3] => Equal8.IN4
din[4] => Equal1.IN1
din[4] => Equal3.IN5
din[4] => Equal4.IN1
din[4] => Equal5.IN2
din[4] => Equal6.IN1
din[4] => Equal8.IN3
din[5] => Equal1.IN5
din[5] => Equal3.IN1
din[5] => Equal4.IN5
din[5] => Equal5.IN1
din[5] => Equal6.IN0
din[5] => Equal8.IN2
din[6] => Equal1.IN0
din[6] => Equal3.IN0
din[6] => Equal4.IN4
din[6] => Equal5.IN0
din[6] => Equal6.IN5
din[6] => Equal8.IN1
din[7] => Equal1.IN4
din[7] => Equal3.IN4
din[7] => Equal4.IN0
din[7] => Equal5.IN6
din[7] => Equal6.IN4
din[7] => Equal8.IN0
cmd_out[0] <= cmd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_out[1] <= cmd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|beep_led:u_beep_led
clk => beep_n~reg0.CLK
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => led[2]~reg0.CLK
clk => led[3]~reg0.CLK
rst_n => beep_n~reg0.PRESET
rst_n => led[0]~reg0.ACLR
rst_n => led[1]~reg0.ACLR
rst_n => led[2]~reg0.ACLR
rst_n => led[3]~reg0.ACLR
cmd[0] => Decoder0.IN1
cmd[1] => Decoder0.IN0
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beep_n <= beep_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|timer_send:u_timer_send
clk => clk.IN1
rst_n => rst_n.IN1
en => en_flag.ENA
tx_busy => always3.IN1
tx_dout[0] <= tx_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[1] <= tx_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[2] <= tx_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[3] <= tx_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[4] <= tx_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[5] <= tx_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[6] <= tx_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout[7] <= tx_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_dout_vld <= tx_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|timer_send:u_timer_send|clock_data:u_clock_data
clk => alarm_en~reg0.CLK
clk => cnt_h_s[0].CLK
clk => cnt_h_s[1].CLK
clk => cnt_h_s[2].CLK
clk => cnt_h_s[3].CLK
clk => cnt_h_g[0].CLK
clk => cnt_h_g[1].CLK
clk => cnt_h_g[2].CLK
clk => cnt_h_g[3].CLK
clk => cnt_m_s[0].CLK
clk => cnt_m_s[1].CLK
clk => cnt_m_s[2].CLK
clk => cnt_m_s[3].CLK
clk => cnt_m_g[0].CLK
clk => cnt_m_g[1].CLK
clk => cnt_m_g[2].CLK
clk => cnt_m_g[3].CLK
clk => cnt_s_s[0].CLK
clk => cnt_s_s[1].CLK
clk => cnt_s_s[2].CLK
clk => cnt_s_s[3].CLK
clk => cnt_s_g[0].CLK
clk => cnt_s_g[1].CLK
clk => cnt_s_g[2].CLK
clk => cnt_s_g[3].CLK
clk => cnt_1s[0].CLK
clk => cnt_1s[1].CLK
clk => cnt_1s[2].CLK
clk => cnt_1s[3].CLK
clk => cnt_1s[4].CLK
clk => cnt_1s[5].CLK
clk => cnt_1s[6].CLK
clk => cnt_1s[7].CLK
clk => cnt_1s[8].CLK
clk => cnt_1s[9].CLK
clk => cnt_1s[10].CLK
clk => cnt_1s[11].CLK
clk => cnt_1s[12].CLK
clk => cnt_1s[13].CLK
clk => cnt_1s[14].CLK
clk => cnt_1s[15].CLK
clk => cnt_1s[16].CLK
clk => cnt_1s[17].CLK
clk => cnt_1s[18].CLK
clk => cnt_1s[19].CLK
clk => cnt_1s[20].CLK
clk => cnt_1s[21].CLK
clk => cnt_1s[22].CLK
clk => cnt_1s[23].CLK
clk => cnt_1s[24].CLK
clk => cnt_1s[25].CLK
rst_n => cnt_h_s[0].PRESET
rst_n => cnt_h_s[1].ACLR
rst_n => cnt_h_s[2].ACLR
rst_n => cnt_h_s[3].ACLR
rst_n => cnt_h_g[0].ACLR
rst_n => cnt_h_g[1].ACLR
rst_n => cnt_h_g[2].ACLR
rst_n => cnt_h_g[3].ACLR
rst_n => cnt_m_s[0].ACLR
rst_n => cnt_m_s[1].ACLR
rst_n => cnt_m_s[2].ACLR
rst_n => cnt_m_s[3].ACLR
rst_n => cnt_m_g[0].ACLR
rst_n => cnt_m_g[1].ACLR
rst_n => cnt_m_g[2].ACLR
rst_n => cnt_m_g[3].ACLR
rst_n => cnt_s_s[0].ACLR
rst_n => cnt_s_s[1].ACLR
rst_n => cnt_s_s[2].ACLR
rst_n => cnt_s_s[3].ACLR
rst_n => cnt_s_g[0].ACLR
rst_n => cnt_s_g[1].ACLR
rst_n => cnt_s_g[2].ACLR
rst_n => cnt_s_g[3].ACLR
rst_n => alarm_en~reg0.ACLR
rst_n => cnt_1s[0].ACLR
rst_n => cnt_1s[1].ACLR
rst_n => cnt_1s[2].ACLR
rst_n => cnt_1s[3].ACLR
rst_n => cnt_1s[4].ACLR
rst_n => cnt_1s[5].ACLR
rst_n => cnt_1s[6].ACLR
rst_n => cnt_1s[7].ACLR
rst_n => cnt_1s[8].ACLR
rst_n => cnt_1s[9].ACLR
rst_n => cnt_1s[10].ACLR
rst_n => cnt_1s[11].ACLR
rst_n => cnt_1s[12].ACLR
rst_n => cnt_1s[13].ACLR
rst_n => cnt_1s[14].ACLR
rst_n => cnt_1s[15].ACLR
rst_n => cnt_1s[16].ACLR
rst_n => cnt_1s[17].ACLR
rst_n => cnt_1s[18].ACLR
rst_n => cnt_1s[19].ACLR
rst_n => cnt_1s[20].ACLR
rst_n => cnt_1s[21].ACLR
rst_n => cnt_1s[22].ACLR
rst_n => cnt_1s[23].ACLR
rst_n => cnt_1s[24].ACLR
rst_n => cnt_1s[25].ACLR
clock_data[0] <= cnt_s_g[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[1] <= cnt_s_g[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[2] <= cnt_s_g[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[3] <= cnt_s_g[3].DB_MAX_OUTPUT_PORT_TYPE
clock_data[4] <= cnt_s_s[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[5] <= cnt_s_s[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[6] <= cnt_s_s[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[7] <= cnt_s_s[3].DB_MAX_OUTPUT_PORT_TYPE
clock_data[8] <= cnt_m_g[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[9] <= cnt_m_g[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[10] <= cnt_m_g[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[11] <= cnt_m_g[3].DB_MAX_OUTPUT_PORT_TYPE
clock_data[12] <= cnt_m_s[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[13] <= cnt_m_s[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[14] <= cnt_m_s[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[15] <= cnt_m_s[3].DB_MAX_OUTPUT_PORT_TYPE
clock_data[16] <= cnt_h_g[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[17] <= cnt_h_g[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[18] <= cnt_h_g[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[19] <= cnt_h_g[3].DB_MAX_OUTPUT_PORT_TYPE
clock_data[20] <= cnt_h_s[0].DB_MAX_OUTPUT_PORT_TYPE
clock_data[21] <= cnt_h_s[1].DB_MAX_OUTPUT_PORT_TYPE
clock_data[22] <= cnt_h_s[2].DB_MAX_OUTPUT_PORT_TYPE
clock_data[23] <= cnt_h_s[3].DB_MAX_OUTPUT_PORT_TYPE
alarm_en <= alarm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_1s <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|uart_test|uart_tx:u_uart_tx
clk => tx~reg0.CLK
clk => tx_data_r[0].CLK
clk => tx_data_r[1].CLK
clk => tx_data_r[2].CLK
clk => tx_data_r[3].CLK
clk => tx_data_r[4].CLK
clk => tx_data_r[5].CLK
clk => tx_data_r[6].CLK
clk => tx_data_r[7].CLK
clk => tx_data_r[8].CLK
clk => tx_data_r[9].CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_bps[0].CLK
clk => cnt_bps[1].CLK
clk => cnt_bps[2].CLK
clk => cnt_bps[3].CLK
clk => cnt_bps[4].CLK
clk => cnt_bps[5].CLK
clk => cnt_bps[6].CLK
clk => cnt_bps[7].CLK
clk => cnt_bps[8].CLK
clk => cnt_bps[9].CLK
clk => cnt_bps[10].CLK
clk => cnt_bps[11].CLK
clk => cnt_bps[12].CLK
clk => cnt_bps[13].CLK
clk => cnt_bps[14].CLK
clk => cnt_bps[15].CLK
clk => tx_flag.CLK
rst_n => cnt_bps[0].ACLR
rst_n => cnt_bps[1].ACLR
rst_n => cnt_bps[2].ACLR
rst_n => cnt_bps[3].ACLR
rst_n => cnt_bps[4].ACLR
rst_n => cnt_bps[5].ACLR
rst_n => cnt_bps[6].ACLR
rst_n => cnt_bps[7].ACLR
rst_n => cnt_bps[8].ACLR
rst_n => cnt_bps[9].ACLR
rst_n => cnt_bps[10].ACLR
rst_n => cnt_bps[11].ACLR
rst_n => cnt_bps[12].ACLR
rst_n => cnt_bps[13].ACLR
rst_n => cnt_bps[14].ACLR
rst_n => cnt_bps[15].ACLR
rst_n => tx~reg0.PRESET
rst_n => tx_flag.ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => tx_data_r[0].ACLR
rst_n => tx_data_r[1].ACLR
rst_n => tx_data_r[2].ACLR
rst_n => tx_data_r[3].ACLR
rst_n => tx_data_r[4].ACLR
rst_n => tx_data_r[5].ACLR
rst_n => tx_data_r[6].ACLR
rst_n => tx_data_r[7].ACLR
rst_n => tx_data_r[8].ACLR
rst_n => tx_data_r[9].ACLR
tx_din[0] => tx_data_r[1].DATAIN
tx_din[1] => tx_data_r[2].DATAIN
tx_din[2] => tx_data_r[3].DATAIN
tx_din[3] => tx_data_r[4].DATAIN
tx_din[4] => tx_data_r[5].DATAIN
tx_din[5] => tx_data_r[6].DATAIN
tx_din[6] => tx_data_r[7].DATAIN
tx_din[7] => tx_data_r[8].DATAIN
tx_din_vld => tx_flag.OUTPUTSELECT
tx_din_vld => always5.IN1
tx_din_vld => tx_data_r[9].ENA
tx_din_vld => tx_data_r[8].ENA
tx_din_vld => tx_data_r[7].ENA
tx_din_vld => tx_data_r[6].ENA
tx_din_vld => tx_data_r[5].ENA
tx_din_vld => tx_data_r[4].ENA
tx_din_vld => tx_data_r[3].ENA
tx_din_vld => tx_data_r[2].ENA
tx_din_vld => tx_data_r[1].ENA
tx_din_vld => tx_data_r[0].ENA
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= always5.DB_MAX_OUTPUT_PORT_TYPE


