#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug 29 12:23:49 2022
# Process ID: 25144
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1
# Command line: vivado -log bd_3a92_input_size_set_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3a92_input_size_set_0.tcl
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/bd_3a92_input_size_set_0.vds
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 2688.708 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source bd_3a92_input_size_set_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3131.289 ; gain = 0.023 ; free physical = 12227 ; free virtual = 21139
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_3a92_input_size_set_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25844
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 5428 ; free virtual = 14464
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/synth/bd_3a92_input_size_set_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/top_bd_3a92_input_size_set_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_26_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/1676/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_26_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/1676/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tdata_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tdata_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tuser_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tuser_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tid_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tid_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tdest_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tdest_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tstrb_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tstrb_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tkeep_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tkeep_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_bd_3a92_input_size_set_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tlast_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/tlast_bd_3a92_input_size_set_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/hdl/top_bd_3a92_input_size_set_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_input_size_set_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/synth/bd_3a92_input_size_set_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tstrb_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tdest_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tdest_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tdest_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tdest_bd_3a92_input_size_set_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tdest_bd_3a92_input_size_set_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 6938 ; free virtual = 16003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 6945 ; free virtual = 16010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3139.289 ; gain = 8.000 ; free physical = 6945 ; free virtual = 16010
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3139.289 ; gain = 0.000 ; free physical = 6936 ; free virtual = 16002
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/bd_3a92_input_size_set_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_3/bd_3a92_input_size_set_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.320 ; gain = 0.000 ; free physical = 6270 ; free virtual = 15348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3203.320 ; gain = 0.000 ; free physical = 6267 ; free virtual = 15346
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6652 ; free virtual = 15735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6652 ; free virtual = 15735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6651 ; free virtual = 15734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6920 ; free virtual = 16004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6820 ; free virtual = 15910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6878 ; free virtual = 15998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6878 ; free virtual = 15998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 6862 ; free virtual = 15983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5395 ; free virtual = 14523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5394 ; free virtual = 14522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5388 ; free virtual = 14516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5377 ; free virtual = 14505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5368 ; free virtual = 14496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5367 ; free virtual = 14495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5366 ; free virtual = 14494
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3203.320 ; gain = 8.000 ; free physical = 5412 ; free virtual = 14540
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5412 ; free virtual = 14540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.320 ; gain = 0.000 ; free physical = 5406 ; free virtual = 14535
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.320 ; gain = 0.000 ; free physical = 5375 ; free virtual = 14509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bd92e9d3
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3203.320 ; gain = 72.031 ; free physical = 5610 ; free virtual = 14745
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/bd_3a92_input_size_set_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3a92_input_size_set_0, cache-ID = ef7a4e933983308a
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_input_size_set_0_synth_1/bd_3a92_input_size_set_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3a92_input_size_set_0_utilization_synth.rpt -pb bd_3a92_input_size_set_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:25:06 2022...
