
ubuntu-preinstalled/dbus-run-session:     file format elf32-littlearm


Disassembly of section .init:

000006f8 <.init>:
 6f8:	push	{r3, lr}
 6fc:	bl	ff0 <close@plt+0x7c4>
 700:	pop	{r3, pc}

Disassembly of section .plt:

00000704 <strcmp@plt-0x14>:
 704:	push	{lr}		; (str lr, [sp, #-4]!)
 708:	ldr	lr, [pc, #4]	; 714 <strcmp@plt-0x4>
 70c:	add	lr, pc, lr
 710:	ldr	pc, [lr, #8]!
 714:	andeq	r1, r1, ip, asr r8

00000718 <strcmp@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #69632	; 0x11000
 720:	ldr	pc, [ip, #2140]!	; 0x85c

00000724 <__cxa_finalize@plt>:
 724:	add	ip, pc, #0, 12
 728:	add	ip, ip, #69632	; 0x11000
 72c:	ldr	pc, [ip, #2132]!	; 0x854

00000730 <read@plt>:
 730:	add	ip, pc, #0, 12
 734:	add	ip, ip, #69632	; 0x11000
 738:	ldr	pc, [ip, #2124]!	; 0x84c

0000073c <execvp@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2116]!	; 0x844

00000748 <execlp@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2108]!	; 0x83c

00000754 <__stack_chk_fail@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2100]!	; 0x834

00000760 <dbus_setenv@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2092]!	; 0x82c

0000076c <waitpid@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2084]!	; 0x824

00000778 <__libc_start_main@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2076]!	; 0x81c

00000784 <strerror@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2068]!	; 0x814

00000790 <__gmon_start__@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2060]!	; 0x80c

0000079c <kill@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2052]!	; 0x804

000007a8 <exit@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2044]!	; 0x7fc

000007b4 <strchr@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2036]!	; 0x7f4

000007c0 <__errno_location@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2028]!	; 0x7ec

000007cc <__sprintf_chk@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2020]!	; 0x7e4

000007d8 <memset@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #2012]!	; 0x7dc

000007e4 <__printf_chk@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #2004]!	; 0x7d4

000007f0 <__fprintf_chk@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1996]!	; 0x7cc

000007fc <pipe@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1988]!	; 0x7c4

00000808 <fork@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1980]!	; 0x7bc

00000814 <strncmp@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1972]!	; 0x7b4

00000820 <abort@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1964]!	; 0x7ac

0000082c <close@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1956]!	; 0x7a4

Disassembly of section .text:

00000838 <.text>:
     838:	svcmi	0x00f0e92d
     83c:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
     840:	strcs	r8, [r0], #-2822	; 0xfffff4fa
     844:			; <UNDEFINED> instruction: 0x7648f8df
     848:	vst1.32	{d20-d22}, [pc], r0
     84c:			; <UNDEFINED> instruction: 0x462172fe
     850:			; <UNDEFINED> instruction: 0xf5ad447f
     854:	stcge	13, cr7, [sp, #-132]	; 0xffffff7c
     858:	movwls	sl, #28191	; 0x6e1f
     85c:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
     860:			; <UNDEFINED> instruction: 0x3630f8df
     864:	beq	b3cca0 <close@plt+0xb3c474>
     868:	stmdage	r0!, {r3, r8, sl, ip, pc}
     86c:	ldmpl	fp!, {r0, r3, r9, sl, ip, pc}^
     870:	orrsls	r6, pc, #1769472	; 0x1b0000
     874:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     878:			; <UNDEFINED> instruction: 0x361cf8df
     87c:	ldrbtmi	r6, [fp], #-44	; 0xffffffd4
     880:			; <UNDEFINED> instruction: 0xf8c9940e
     884:			; <UNDEFINED> instruction: 0xf8ca4000
     888:	ldrls	r4, [pc], #-0	; 890 <close@plt+0x64>
     88c:			; <UNDEFINED> instruction: 0xf7ff9305
     890:			; <UNDEFINED> instruction: 0xf1b8efa4
     894:	stclle	15, cr0, [r4, #-4]
     898:			; <UNDEFINED> instruction: 0x3600f8df
     89c:			; <UNDEFINED> instruction: 0xf8df4621
     8a0:	strcs	fp, [r1, #-1536]	; 0xfffffa00
     8a4:	mcrls	4, 0, r4, cr6, cr11, {3}
     8a8:			; <UNDEFINED> instruction: 0xf8cd44fb
     8ac:	mcr	0, 0, sl, cr8, cr0, {0}
     8b0:			; <UNDEFINED> instruction: 0xf8df3a10
     8b4:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
     8b8:	bcc	fe43c0e0 <close@plt+0xfe43b8b4>
     8bc:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     8c0:	mcr	4, 0, r4, cr9, cr11, {3}
     8c4:			; <UNDEFINED> instruction: 0xf8df3a10
     8c8:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
     8cc:	bcc	fe43c0f8 <close@plt+0xfe43b8cc>
     8d0:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
     8d4:	mcr	4, 0, r4, cr10, cr11, {3}
     8d8:			; <UNDEFINED> instruction: 0xf8df3a90
     8dc:	ldrbtmi	r3, [fp], #-1496	; 0xfffffa28
     8e0:			; <UNDEFINED> instruction: 0xf8df9307
     8e4:	ldrbtmi	r3, [fp], #-1492	; 0xfffffa2c
     8e8:	bcc	43c118 <close@plt+0x43b8ec>
     8ec:	strtmi	r4, [pc], -r2, lsr #13
     8f0:	svcmi	0x0004f856
     8f4:	ldrbmi	fp, [r9], -r9, lsr #6
     8f8:			; <UNDEFINED> instruction: 0xf7ff4650
     8fc:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
     900:	cdp	0, 1, cr13, cr10, cr1, {3}
     904:			; <UNDEFINED> instruction: 0x46501a10
     908:	svc	0x0006f7ff
     90c:			; <UNDEFINED> instruction: 0xf0402800
     910:	stmdals	r4, {r0, r1, r3, r4, r7, pc}
     914:	stmdbcs	r0, {r0, fp, sp, lr}
     918:	strcc	sp, [r1, #-346]	; 0xfffffea6
     91c:	strmi	r6, [r8, #4]!
     920:			; <UNDEFINED> instruction: 0xf8dfdce4
     924:			; <UNDEFINED> instruction: 0x21013598
     928:	ldrcs	pc, [r4, #2271]	; 0x8df
     92c:	ldreq	pc, [r4, #2271]	; 0x8df
     930:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     934:	stmdapl	r0!, {r0, r2, sl, fp, ip, pc}
     938:			; <UNDEFINED> instruction: 0xf7ff6800
     93c:	rsbscs	lr, pc, sl, asr pc	; <UNPREDICTABLE>
     940:	mrc	0, 0, lr, cr8, cr7, {2}
     944:			; <UNDEFINED> instruction: 0x46201a10
     948:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     94c:			; <UNDEFINED> instruction: 0xf0002800
     950:	stmdavc	r2!, {r3, r9, pc}
     954:	tstle	pc, sp, lsr #20
     958:	stmdbcs	r8!, {r0, r5, r6, fp, ip, sp, lr}^
     95c:	stmiavc	r1!, {r0, r1, r8, ip, lr, pc}
     960:			; <UNDEFINED> instruction: 0xf0002900
     964:	bcs	b61164 <close@plt+0xb60938>
     968:	stmdavc	r2!, {r1, r2, r8, ip, lr, pc}^
     96c:	tstle	r3, pc, lsr sl
     970:	bcs	1ec00 <close@plt+0x1e3d4>
     974:	mvnshi	pc, r0
     978:	bne	fe43c1e0 <close@plt+0xfe43b9b4>
     97c:			; <UNDEFINED> instruction: 0xf7ff4620
     980:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     984:	andshi	pc, pc, #0
     988:	bne	43c1f4 <close@plt+0x43b9c8>
     98c:	strtmi	r2, [r0], -lr, lsl #4
     990:	svc	0x0040f7ff
     994:	eorsle	r2, sp, r0, lsl #16
     998:	bne	fe43c204 <close@plt+0xfe43b9d8>
     99c:	strtmi	r2, [r0], -lr, lsl #4
     9a0:	svc	0x0038f7ff
     9a4:	suble	r2, r1, r0, lsl #16
     9a8:	bne	fe43c218 <close@plt+0xfe43b9ec>
     9ac:			; <UNDEFINED> instruction: 0xf7ff4620
     9b0:			; <UNDEFINED> instruction: 0xb128eeb4
     9b4:	strtmi	r9, [r0], -r7, lsl #18
     9b8:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     9bc:	cmple	r8, r0, lsl #16
     9c0:	strcc	r2, [r1, #-257]	; 0xfffffeff
     9c4:			; <UNDEFINED> instruction: 0xf8d9e7ab
     9c8:	strbmi	r1, [r8], -r0
     9cc:	adcle	r2, r4, r0, lsl #18
     9d0:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     9d4:			; <UNDEFINED> instruction: 0xf8df4657
     9d8:	strdcs	r2, [r1, -r4]
     9dc:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     9e0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     9e4:	stmdapl	r0!, {r0, r2, sl, fp, ip, pc}
     9e8:	stmdavs	r0, {r8, r9, sl, ip, pc}
     9ec:	svc	0x0000f7ff
     9f0:			; <UNDEFINED> instruction: 0xf8df207f
     9f4:			; <UNDEFINED> instruction: 0xf8df24dc
     9f8:	ldrbtmi	r3, [sl], #-1180	; 0xfffffb64
     9fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     a00:			; <UNDEFINED> instruction: 0x405a9b9f
     a04:	mvnhi	pc, r0, asr #32
     a08:	cfstr32vc	mvfx15, [r1, #-52]!	; 0xffffffcc
     a0c:	blhi	1bbd08 <close@plt+0x1bb4dc>
     a10:	svchi	0x00f0e8bd
     a14:	ldrdvc	pc, [r0], -r9
     a18:	teqcs	sp, pc, lsl #22
     a1c:			; <UNDEFINED> instruction: 0xf7ff4620
     a20:	ldrtmi	lr, [r9], -sl, asr #29
     a24:			; <UNDEFINED> instruction: 0xf8c93001
     a28:	strb	r0, [sl, r0]
     a2c:	ldmdavs	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
     a30:			; <UNDEFINED> instruction: 0xf0402f00
     a34:	teqcs	sp, sl, asr r1
     a38:			; <UNDEFINED> instruction: 0xf7ff4620
     a3c:	blls	13c534 <close@plt+0x13bd08>
     a40:	andcc	r4, r1, r9, lsr r6
     a44:			; <UNDEFINED> instruction: 0xe7bc6018
     a48:	strcc	pc, [r8], #2271	; 0x8df
     a4c:			; <UNDEFINED> instruction: 0xf8df4657
     a50:	smlabbcs	r1, r8, r4, r2
     a54:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a58:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     a5c:			; <UNDEFINED> instruction: 0xf8dfe7c2
     a60:	tstcs	r1, ip, ror r4
     a64:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a68:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a6c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     a70:	stmdavc	r3!, {r5, r6, r8, r9, sl, sp, lr, pc}
     a74:			; <UNDEFINED> instruction: 0xf8dd46bb
     a78:	blcs	b68ac0 <close@plt+0xb68294>
     a7c:	msrhi	SPSR_sxc, r0
     a80:			; <UNDEFINED> instruction: 0xf77f45d8
     a84:			; <UNDEFINED> instruction: 0xf8daaf4e
     a88:	blcs	ca90 <close@plt+0xc264>
     a8c:	stmdals	r8, {r2, r6, ip, lr, pc}
     a90:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     a94:	vmlal.s8	q9, d0, d0
     a98:			; <UNDEFINED> instruction: 0xf7ff8113
     a9c:	mcrne	14, 0, lr, cr4, cr6, {5}
     aa0:	smlawthi	sl, r0, r2, pc	; <UNPREDICTABLE>
     aa4:	sbcshi	pc, r3, r0
     aa8:	strcs	r9, [r0, -r8, lsl #26]
     aac:			; <UNDEFINED> instruction: 0xf7ff6868
     ab0:			; <UNDEFINED> instruction: 0xf8ddeebe
     ab4:	vst4.8	{d24-d27}, [pc :128], r4
     ab8:	ldrtmi	r7, [r9], -r0, lsl #4
     abc:	strbmi	r6, [r0], -lr, lsr #16
     ac0:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ac4:	rscsne	pc, pc, #64, 4
     ac8:	and	r4, r4, r5, lsl r6
     acc:	strmi	sp, [r7], #-41	; 0xffffffd7
     ad0:			; <UNDEFINED> instruction: 0xf0001bea
     ad4:	bl	221228 <close@plt+0x2209fc>
     ad8:	ldrtmi	r0, [r0], -r7, lsl #2
     adc:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ae0:	ble	ffccaae8 <close@plt+0xffcca2bc>
     ae4:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ae8:	blcs	11aafc <close@plt+0x11a2d0>
     aec:	bls	174eb4 <close@plt+0x174688>
     af0:	ldmpl	r3, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
     af4:			; <UNDEFINED> instruction: 0xf7ff681c
     af8:	stmdavs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
     afc:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     b00:	strdcs	r4, [r1, -r8]
     b04:			; <UNDEFINED> instruction: 0x4602447b
     b08:	bmi	ffde5310 <close@plt+0xffde4ae4>
     b0c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
     b10:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b14:			; <UNDEFINED> instruction: 0xe76c207f
     b18:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
     b1c:	andcc	pc, r0, sl, asr #17
     b20:	svccs	0x0000e7b5
     b24:	addhi	pc, ip, r0
     b28:	svccc	0x00019b09
     b2c:	blcs	2982a0 <close@plt+0x297a74>
     b30:	blls	274f3c <close@plt+0x274710>
     b34:	blls	21629c <close@plt+0x215a70>
     b38:			; <UNDEFINED> instruction: 0xf7ff6818
     b3c:	stmiami	ip!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
     b40:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
     b44:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     b48:			; <UNDEFINED> instruction: 0xf0002800
     b4c:	stmiami	r9!, {r3, r5, r6, r8, pc}^
     b50:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
     b54:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b58:			; <UNDEFINED> instruction: 0xf0002800
     b5c:	stmiami	r6!, {r5, r6, r8, pc}^
     b60:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
     b64:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
     b68:			; <UNDEFINED> instruction: 0xf0002800
     b6c:	stmiami	r3!, {r3, r4, r6, r8, pc}^
     b70:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
     b74:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     b78:			; <UNDEFINED> instruction: 0xf0002800
     b7c:	stmiami	r0!, {r4, r6, r8, pc}^
     b80:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
     b84:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
     b88:			; <UNDEFINED> instruction: 0xf0002800
     b8c:			; <UNDEFINED> instruction: 0xf7ff8148
     b90:	mcrne	14, 0, lr, cr6, cr12, {1}
     b94:	smlabthi	r2, r0, r2, pc	; <UNPREDICTABLE>
     b98:	mrshi	pc, SPSR	; <UNPREDICTABLE>
     b9c:	msrls	SPSR_s, #14614528	; 0xdf0000
     ba0:			; <UNDEFINED> instruction: 0xf8dfad0c
     ba4:	ldrtmi	r8, [r3], r4, ror #6
     ba8:	msrge	SPSR_, #14614528	; 0xdf0000
     bac:	ldrbtmi	r4, [r8], #1273	; 0x4f9
     bb0:	andcs	r4, r0, #-100663296	; 0xfa000000
     bb4:			; <UNDEFINED> instruction: 0xf04f4629
     bb8:			; <UNDEFINED> instruction: 0xf7ff30ff
     bbc:	mcrrne	13, 13, lr, r3, cr8
     bc0:	addmi	sp, r4, #15
     bc4:	strmi	sp, [r3, #35]	; 0x23
     bc8:	sbcshi	pc, fp, r0
     bcc:	strbmi	r9, [fp], -r5, lsl #28
     bd0:			; <UNDEFINED> instruction: 0x46424fbc
     bd4:	ldmibpl	r7!, {r0, r8, sp}^
     bd8:	ldmdavs	r8!, {ip, pc}
     bdc:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     be0:			; <UNDEFINED> instruction: 0xf7ffe7e7
     be4:	stmdavs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     be8:	rscle	r2, r2, r4, lsl #16
     bec:	blmi	fed67408 <close@plt+0xfed66bdc>
     bf0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     bf4:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     bf8:	smlabtcs	r1, r5, fp, r4
     bfc:	ldrbtmi	r4, [fp], #-2757	; 0xfffff53b
     c00:	andls	r4, r0, sl, ror r4
     c04:			; <UNDEFINED> instruction: 0xf7ff4620
     c08:	ldrshtcs	lr, [pc], #-212
     c0c:	bmi	feb7a7d8 <close@plt+0xfeb79fac>
     c10:	stmdavs	fp!, {r0, r2, r8, fp, ip, pc}
     c14:			; <UNDEFINED> instruction: 0xf013588a
     c18:	ldmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, sl}
     c1c:	addhi	pc, r1, r0
     c20:	sha256h.32	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q9.5>
     c24:	blcs	1944 <close@plt+0x1118>
     c28:	addhi	pc, r6, r0, asr #6
     c2c:			; <UNDEFINED> instruction: 0x21014bba
     c30:	strls	r4, [r0], #-2746	; 0xfffff546
     c34:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     c38:			; <UNDEFINED> instruction: 0xf7ff2400
     c3c:	sbfx	lr, sl, #27, #25
     c40:			; <UNDEFINED> instruction: 0x21014bb7
     c44:	ldmmi	pc, {r0, r1, r2, r4, r5, r7, r9, fp, lr}	; <UNPREDICTABLE>
     c48:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     c4c:	mcrls	6, 0, lr, cr8, cr2, {3}
     c50:			; <UNDEFINED> instruction: 0xf8d9ad0f
     c54:			; <UNDEFINED> instruction: 0xf8da7000
     c58:	ldmdavs	r0!, {lr}
     c5c:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     c60:	blmi	fec5ae40 <close@plt+0xfec5a614>
     c64:	subcs	r4, r0, #40, 12	; 0x2800000
     c68:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     c6c:			; <UNDEFINED> instruction: 0xf7ff9600
     c70:	svccs	0x0000edae
     c74:	blmi	feb74e1c <close@plt+0xfeb745f0>
     c78:	andcs	r4, r0, #2063597568	; 0x7b000000
     c7c:	andls	r9, r3, #67108864	; 0x4000000
     c80:	blmi	fead250c <close@plt+0xfead1ce0>
     c84:	bmi	fead250c <close@plt+0xfead1ce0>
     c88:	strls	r4, [r0, #-1147]	; 0xfffffb85
     c8c:	smlsdxls	r2, sl, r4, r4
     c90:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     c94:	blmi	fe2e74b0 <close@plt+0xfe2e6c84>
     c98:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c9c:	ldc	7, cr15, [r0, #1020]	; 0x3fc
     ca0:			; <UNDEFINED> instruction: 0xf7ff6800
     ca4:	bmi	fe93c26c <close@plt+0xfe93ba40>
     ca8:	strls	r2, [r0], #-257	; 0xfffffeff
     cac:			; <UNDEFINED> instruction: 0x4603447a
     cb0:	blmi	fe8a58bc <close@plt+0xfe8a5090>
     cb4:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
     cb8:	ldc	7, cr15, [sl, #1020]	; 0x3fc
     cbc:			; <UNDEFINED> instruction: 0xe698207f
     cc0:	blmi	fe0274dc <close@plt+0xfe026cb0>
     cc4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     cc8:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     ccc:			; <UNDEFINED> instruction: 0xf7ff6800
     cd0:	blmi	fe6fc240 <close@plt+0xfe6fba14>
     cd4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     cd8:	andls	r4, r0, #2097152	; 0x200000
     cdc:			; <UNDEFINED> instruction: 0x46204a99
     ce0:			; <UNDEFINED> instruction: 0xf7ff447a
     ce4:	rsbscs	lr, pc, r6, lsl #27
     ce8:	blmi	fe5fa6fc <close@plt+0xfe5f9ed0>
     cec:	bmi	fe5c90f8 <close@plt+0xfe5c88cc>
     cf0:	ldrbtmi	r4, [fp], #-2164	; 0xfffff78c
     cf4:			; <UNDEFINED> instruction: 0xe61d447a
     cf8:	blmi	1ca7514 <close@plt+0x1ca6ce8>
     cfc:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     d00:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     d04:			; <UNDEFINED> instruction: 0xf7ff6800
     d08:	blmi	fe47c208 <close@plt+0xfe47b9dc>
     d0c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     d10:	andls	r4, r0, #2097152	; 0x200000
     d14:	strtmi	r4, [r0], -pc, lsl #21
     d18:			; <UNDEFINED> instruction: 0xf7ff447a
     d1c:	rsbscs	lr, pc, sl, ror #26
     d20:	vmlsl.u<illegal width 8>	q15, d3, d3[5]
     d24:	bmi	fe309948 <close@plt+0xfe30911c>
     d28:	mrscs	r9, SP_irq
     d2c:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
     d30:			; <UNDEFINED> instruction: 0xf7ff447b
     d34:			; <UNDEFINED> instruction: 0xe73ced5e
     d38:	ldrbmi	r4, [r3], -r9, lsl #21
     d3c:	strcs	r2, [r0], #-257	; 0xfffffeff
     d40:			; <UNDEFINED> instruction: 0xf7ff447a
     d44:			; <UNDEFINED> instruction: 0xe734ed56
     d48:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
     d4c:	stmibmi	r6, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
     d50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     d54:	stcl	7, cr15, [r0], #1020	; 0x3fc
     d58:	cmple	r3, r0, lsl #16
     d5c:	ldrmi	r1, [fp], fp, ror #24
     d60:	stcls	6, cr14, [r5], {142}	; 0x8e
     d64:	ldmdami	r7, {r0, r8, sp}^
     d68:	bmi	fe053b70 <close@plt+0xfe053344>
     d6c:	ldrbtmi	r5, [fp], #-2080	; 0xfffff7e0
     d70:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
     d74:	stmdavs	r0, {r8, r9, ip, sp}
     d78:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     d7c:			; <UNDEFINED> instruction: 0xf7ff2000
     d80:	stccs	13, cr14, [r0], {20}
     d84:	stmdavs	fp!, {r1, r2, r6, r8, ip, lr, pc}
     d88:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
     d8c:	mcrrne	0, 3, sp, r3, cr15
     d90:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
     d94:	vldmdble	r3!, {d2-d1}
     d98:	strt	r3, [sl], -r0, lsl #1
     d9c:	blmi	12675b8 <close@plt+0x1266d8c>
     da0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     da4:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
     da8:			; <UNDEFINED> instruction: 0xf7ff6800
     dac:	blmi	1c7c164 <close@plt+0x1c7b938>
     db0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
     db4:	andls	r4, r0, #2097152	; 0x200000
     db8:	strtmi	r4, [r0], -pc, ror #20
     dbc:			; <UNDEFINED> instruction: 0xf7ff447a
     dc0:	rsbscs	lr, pc, r8, lsl sp	; <UNPREDICTABLE>
     dc4:	blmi	1b7a620 <close@plt+0x1b79df4>
     dc8:	bmi	1b525ec <close@plt+0x1b51dc0>
     dcc:	stmdbmi	sp!, {r0, sp}^
     dd0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     dd4:			; <UNDEFINED> instruction: 0xf7ff4479
     dd8:	ldrtmi	lr, [r8], -r6, lsl #26
     ddc:	stcl	7, cr15, [r4], #1020	; 0x3fc
     de0:	ldc	7, cr15, [r8], #1020	; 0x3fc
     de4:	tstcs	r1, r5, lsl #26
     de8:	blmi	19d2ec8 <close@plt+0x19d269c>
     dec:	stmdapl	r8!, {r0, r1, r2, r5, r6, r9, fp, lr}
     df0:	strls	r4, [r0], #-1147	; 0xfffffb85
     df4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     df8:	ldcl	7, cr15, [sl], #1020	; 0x3fc
     dfc:	ldrb	r2, [r8, #127]!	; 0x7f
     e00:	tstcs	r1, r3, ror #22
     e04:	stmdami	pc!, {r0, r1, r5, r6, r9, fp, lr}	; <UNPREDICTABLE>
     e08:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     e0c:	vsli.64	d30, d2, #3
     e10:	strb	r2, [lr, #7]!
     e14:	tstcs	pc, r0, lsr #12
     e18:	stcl	7, cr15, [r0], {255}	; 0xff
     e1c:	stcls	7, cr14, [r5], {179}	; 0xb3
     e20:	stmdami	r8!, {r0, r8, sp}
     e24:	bmi	1753b9c <close@plt+0x1753370>
     e28:	ldrbtmi	r5, [fp], #-2080	; 0xfffff7e0
     e2c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     e30:	ldcl	7, cr15, [lr], {255}	; 0xff
     e34:			; <UNDEFINED> instruction: 0xf7ff2001
     e38:	blls	1bc120 <close@plt+0x1bb8f4>
     e3c:	orreq	lr, fp, r3, lsl #22
     e40:	eoreq	pc, fp, r3, asr r8	; <UNPREDICTABLE>
     e44:			; <UNDEFINED> instruction: 0xf7ff461c
     e48:	bls	17c038 <close@plt+0x17b80c>
     e4c:			; <UNDEFINED> instruction: 0xf8544b1d
     e50:	ldmpl	r3, {r0, r1, r3, r5, ip, lr}^
     e54:			; <UNDEFINED> instruction: 0xf7ff681c
     e58:	stmdavs	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
     e5c:	ldc	7, cr15, [r2], {255}	; 0xff
     e60:	tstcs	r1, pc, asr #20
     e64:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
     e68:	movwls	r4, #5635	; 0x1603
     e6c:	strtmi	r4, [r0], -sp, asr #22
     e70:			; <UNDEFINED> instruction: 0xf7ff447b
     e74:			; <UNDEFINED> instruction: 0x2001ecbe
     e78:	ldc	7, cr15, [r6], {255}	; 0xff
     e7c:			; <UNDEFINED> instruction: 0xf8939b09
     e80:	blcs	28d680 <close@plt+0x28ce54>
     e84:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
     e88:			; <UNDEFINED> instruction: 0xf8839b09
     e8c:			; <UNDEFINED> instruction: 0xe65221fe
     e90:	andeq	r1, r1, ip, lsl r7
     e94:	andeq	r0, r0, r8, ror r0
     e98:	andeq	r1, r1, lr, ror #13
     e9c:	strdeq	r0, [r0], -r4
     ea0:	andeq	r0, r0, r8, asr r8
     ea4:			; <UNDEFINED> instruction: 0x000009b6
     ea8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     eac:	strdeq	r0, [r0], -r6
     eb0:	andeq	r0, r0, ip, lsr #16
     eb4:	andeq	r0, r0, r6, ror #16
     eb8:	andeq	r0, r0, lr, asr r8
     ebc:	andeq	r0, r0, ip, ror #26
     ec0:	andeq	r0, r0, sl, ror #15
     ec4:	andeq	r0, r0, ip, ror r0
     ec8:			; <UNDEFINED> instruction: 0x00000cbc
     ecc:	andeq	r0, r0, r2, lsr #15
     ed0:	andeq	r1, r1, r2, ror r5
     ed4:	andeq	r0, r0, r4, asr #24
     ed8:	strdeq	r0, [r0], -sl
     edc:	andeq	r0, r0, r0, lsr ip
     ee0:	andeq	r0, r0, r2, lsr r9
     ee4:	muleq	r0, r8, fp
     ee8:	andeq	r0, r0, lr, asr fp
     eec:	strdeq	r0, [r0], -r6
     ef0:	muleq	r0, r2, r9
     ef4:			; <UNDEFINED> instruction: 0x000009b2
     ef8:			; <UNDEFINED> instruction: 0x000009ba
     efc:	andeq	r0, r0, r6, asr #19
     f00:	andeq	r0, r0, lr, asr #19
     f04:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f08:	muleq	r0, r6, sl
     f0c:	andeq	r0, r0, ip, ror #21
     f10:	muleq	r0, lr, sl
     f14:	andeq	r0, r0, r8, lsl #19
     f18:	andeq	r0, r0, r8, ror #20
     f1c:	muleq	r0, r6, r9
     f20:	andeq	r0, r0, r4, asr sl
     f24:	andeq	r0, r0, lr, asr r8
     f28:	andeq	r0, r0, sl, ror #15
     f2c:	andeq	r0, r0, r8, lsl #9
     f30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f34:	ldrdeq	r0, [r0], -ip
     f38:	andeq	r0, r0, r8, asr #15
     f3c:	andeq	r0, r0, r6, ror #19
     f40:	andeq	r0, r0, r6, asr #19
     f44:	andeq	r0, r0, ip, lsr r7
     f48:	andeq	r0, r0, sl, lsr #19
     f4c:	ldrdeq	r0, [r0], -ip
     f50:	andeq	r0, r0, lr, lsl #19
     f54:	andeq	r0, r0, r4, lsr #14
     f58:	andeq	r0, r0, r6, ror r8
     f5c:	andeq	r0, r0, ip, ror #18
     f60:			; <UNDEFINED> instruction: 0x000008b8
     f64:	andeq	r0, r0, r6, asr #7
     f68:	muleq	r0, lr, r6
     f6c:	andeq	r0, r0, lr, lsr #18
     f70:	andeq	r0, r0, r0, lsr r4
     f74:	andeq	r0, r0, sl, ror #17
     f78:	andeq	r0, r0, r0, lsl #13
     f7c:	andeq	r0, r0, r8, lsr #9
     f80:	andeq	r0, r0, sl, asr #17
     f84:	andeq	r0, r0, ip, lsr #9
     f88:	andeq	r0, r0, ip, lsr #17
     f8c:	andeq	r0, r0, r0, lsl #12
     f90:	muleq	r0, r4, r8
     f94:	andeq	r0, r0, r2, lsl r8
     f98:	andeq	r0, r0, r2, ror r8
     f9c:	andeq	r0, r0, r4, asr #13
     fa0:	andeq	r0, r0, r2, lsl #14
     fa4:	andeq	r0, r0, ip, lsr #16
     fa8:	bleq	3d0ec <close@plt+0x3c8c0>
     fac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     fb0:	strbtmi	fp, [sl], -r2, lsl #24
     fb4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     fb8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     fbc:	ldrmi	sl, [sl], #776	; 0x308
     fc0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     fc4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     fc8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     fcc:			; <UNDEFINED> instruction: 0xf85a4b06
     fd0:	stmdami	r6, {r0, r1, ip, sp}
     fd4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     fd8:	bl	ff3befdc <close@plt+0xff3be7b0>
     fdc:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
     fe0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
     fe4:	andeq	r0, r0, ip, rrx
     fe8:	andeq	r0, r0, r4, lsl #1
     fec:	andeq	r0, r0, r8, lsl #1
     ff0:	ldr	r3, [pc, #20]	; 100c <close@plt+0x7e0>
     ff4:	ldr	r2, [pc, #20]	; 1010 <close@plt+0x7e4>
     ff8:	add	r3, pc, r3
     ffc:	ldr	r2, [r3, r2]
    1000:	cmp	r2, #0
    1004:	bxeq	lr
    1008:	b	790 <__gmon_start__@plt>
    100c:	andeq	r0, r1, r0, ror pc
    1010:	andeq	r0, r0, r0, lsl #1
    1014:	blmi	1d3034 <close@plt+0x1d2808>
    1018:	bmi	1d2200 <close@plt+0x1d19d4>
    101c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1020:	andle	r4, r3, sl, ror r4
    1024:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1028:	ldrmi	fp, [r8, -r3, lsl #2]
    102c:	svclt	0x00004770
    1030:	andeq	r0, r1, r8, ror #31
    1034:	andeq	r0, r1, r4, ror #31
    1038:	andeq	r0, r1, ip, asr #30
    103c:	andeq	r0, r0, r4, ror r0
    1040:	stmdbmi	r9, {r3, fp, lr}
    1044:	bmi	25222c <close@plt+0x251a00>
    1048:	bne	252234 <close@plt+0x251a08>
    104c:	svceq	0x00cb447a
    1050:			; <UNDEFINED> instruction: 0x01a1eb03
    1054:	andle	r1, r3, r9, asr #32
    1058:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    105c:	ldrmi	fp, [r8, -r3, lsl #2]
    1060:	svclt	0x00004770
    1064:			; <UNDEFINED> instruction: 0x00010fbc
    1068:			; <UNDEFINED> instruction: 0x00010fb8
    106c:	andeq	r0, r1, r0, lsr #30
    1070:	andeq	r0, r0, ip, lsl #1
    1074:	blmi	2ae49c <close@plt+0x2adc70>
    1078:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    107c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1080:	blmi	26f634 <close@plt+0x26ee08>
    1084:	ldrdlt	r5, [r3, -r3]!
    1088:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    108c:			; <UNDEFINED> instruction: 0xf7ff6818
    1090:			; <UNDEFINED> instruction: 0xf7ffeb4a
    1094:	blmi	1c0f98 <close@plt+0x1c076c>
    1098:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    109c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    10a0:	andeq	r0, r1, r6, lsl #31
    10a4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    10a8:	andeq	r0, r0, r0, ror r0
    10ac:	andeq	r0, r1, r2, ror pc
    10b0:	andeq	r0, r1, r6, ror #30
    10b4:	svclt	0x0000e7c4
    10b8:	mvnsmi	lr, #737280	; 0xb4000
    10bc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    10c0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    10c4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    10c8:	bl	5bf0cc <close@plt+0x5be8a0>
    10cc:	blne	1d922c8 <close@plt+0x1d91a9c>
    10d0:	strhle	r1, [sl], -r6
    10d4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    10d8:	svccc	0x0004f855
    10dc:	strbmi	r3, [sl], -r1, lsl #8
    10e0:	ldrtmi	r4, [r8], -r1, asr #12
    10e4:	adcmi	r4, r6, #152, 14	; 0x2600000
    10e8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    10ec:	svclt	0x000083f8
    10f0:	muleq	r1, sl, sp
    10f4:	muleq	r1, r0, sp
    10f8:	svclt	0x00004770

Disassembly of section .fini:

000010fc <.fini>:
    10fc:	push	{r3, lr}
    1100:	pop	{r3, pc}
