[{"DBLP title": "SICTA: A superimposed in-circuit fault tolerant architecture for SRAM-based FPGAs.", "DBLP authors": ["Alexandra Kourfali", "Amit Kulkarni", "Dirk Stroobandt"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046168", "OA papers": [{"PaperId": "https://openalex.org/W2750969008", "PaperTitle": "SICTA: A superimposed in-circuit fault tolerant architecture for SRAM-based FPGAs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Alexandra Kourfali", "Amit Kulkarni", "Dirk Stroobandt"]}]}, {"DBLP title": "Assessment of the amplitude-duration criterion for SET/SEU robustness evaluation.", "DBLP authors": ["Marko S. Andjelkovic", "Milos Krstic", "Rolf Kraemer"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046169", "OA papers": [{"PaperId": "https://openalex.org/W2758186963", "PaperTitle": "Assessment of the amplitude-duration criterion for SET/SEU robustness evaluation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 3.0}, "Authors": ["Marko Andjelkovic", "Milos Krstic", "Rolf Kraemer"]}]}, {"DBLP title": "Automating wafer-level test of uncooled infrared detectors using wafer-prober.", "DBLP authors": ["Mohamed Makhlouf", "Diana Goller", "Lutz Gendrisch", "Stephan Kolnsberg", "Franz Vogt", "Alexander Utz", "Dirk Weiler", "Holger Vogt"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046170", "OA papers": [{"PaperId": "https://openalex.org/W2759550515", "PaperTitle": "Automating wafer-level test of uncooled infrared detectors using wafer-prober", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fraunhofer Institute for Microelectronic Circuits and Systems": 8.0}, "Authors": ["Mouna Makhlouf", "Goller D", "Lutz Gendrisch", "Stephan Kolnsberg", "Florian Vogt", "A. Utz", "D. Weiler", "H. Vogt"]}]}, {"DBLP title": "Controller augmentation and test point insertion at RTL for concurrent operational unit testing.", "DBLP authors": ["Toshinori Hosokawa", "Shun Takeda", "Hiroshi Yamazaki", "Masayoshi Yoshimura"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046171", "OA papers": [{"PaperId": "https://openalex.org/W2760618420", "PaperTitle": "Controller augmentation and test point insertion at RTL for concurrent operational unit testing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"College of Industrial Technology": 1.5, "Nihon University": 1.5, "Kyoto Sangyo University": 1.0}, "Authors": ["Toshinori Hosokawa", "Shun Takeda", "Hiroshi Yamazaki", "Masayoshi Yoshimura"]}]}, {"DBLP title": "Deterministic network on chip for deploying real time applications on many-core processors.", "DBLP authors": ["Stefano Esposito", "Massimo Violante"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046172", "OA papers": [{"PaperId": "https://openalex.org/W2760228923", "PaperTitle": "Deterministic network on chip for deploying real time applications on many-core processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Stefano Esposito", "Massimo Violante"]}]}, {"DBLP title": "BPPT - Bulk potential protection technique for hardened sequentials.", "DBLP authors": ["Issam Nofal", "Adrian Evans", "Anlin He", "Gang Guo", "Yuanqing Li", "Li Chen", "Rui Liu", "Haibin Wang", "Mo Chen", "Sang H. Baeg", "Shi-Jie Wen", "Richard Wong"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046194", "OA papers": [{"PaperId": "https://openalex.org/W2756960775", "PaperTitle": "BPPT \u2014 Bulk potential protection technique for hardened sequentials", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IROC Technologies Grenoble, France": 2.0, "China Institute of Atomic Energy": 2.0, "Innovations for High Performance Microelectronics": 1.0, "University of Saskatchewan": 4.0, "Hanyang University": 1.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Issam Nofal", "Andrew Evans", "Aiwu Ruth He", "Guifang Guo", "Yuanqing Li", "Long Qing Chen", "Ru-Shi Liu", "Haiyan Wang", "Mingshui Chen", "Sang H. Baeg", "S. P. Wen", "Raimond Wong"]}]}, {"DBLP title": "Comprehensive analysis of sequential circuits vulnerability to transient faults using SMT.", "DBLP authors": ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane A\u00eft Mohamed", "Yvon Savaria"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046195", "OA papers": [{"PaperId": "https://openalex.org/W2758629913", "PaperTitle": "Comprehensive analysis of sequential circuits vulnerability to transient faults using SMT", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0, "Concordia University": 2.0}, "Authors": ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane Ait Mohamed", "Yvon Savaria"]}]}, {"DBLP title": "Design-time reliability evaluation for digital circuits.", "DBLP authors": ["Mohamed A. Abufalgha", "Alex Bystrov"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046196", "OA papers": [{"PaperId": "https://openalex.org/W2756919123", "PaperTitle": "Design-time reliability evaluation for digital circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Newcastle University": 2.0}, "Authors": ["Mohamed A. Abufalgha", "Alex Bystrov"]}]}, {"DBLP title": "Relaxing DRAM refresh rate through access pattern scheduling: A case study on stencil-based algorithms.", "DBLP authors": ["Konstantinos Tovletoglou", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046197", "OA papers": [{"PaperId": "https://openalex.org/W2746582938", "PaperTitle": "Relaxing DRAM refresh rate through access pattern scheduling: A case study on stencil-based algorithms", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Konstantinos Tovletoglou", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"]}]}, {"DBLP title": "Voltage margins identification on commercial x86-64 multicore microprocessors.", "DBLP authors": ["George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Charalampos Magdalinos", "Dimitris Gizopoulos"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046198", "OA papers": [{"PaperId": "https://openalex.org/W2758781029", "PaperTitle": "Voltage margins identification on commercial x86-64 multicore microprocessors", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National and Kapodistrian University of Athens": 5.0}, "Authors": ["George N. Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Charalampos Magdalinos", "Dimitris Gizopoulos"]}]}, {"DBLP title": "A generic embedded sequence generator for constrained-random validation with weighted distributions.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046199", "OA papers": [{"PaperId": "https://openalex.org/W2760260517", "PaperTitle": "A generic embedded sequence generator for constrained-random validation with weighted distributions", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Xiaobing Shi", "Nicola Nicolici"]}]}, {"DBLP title": "An effective functional safety infrastructure for system-on-chips.", "DBLP authors": ["Christophe Eychenne", "Yervant Zorian"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046235", "OA papers": [{"PaperId": "https://openalex.org/W2759769366", "PaperTitle": "An effective functional safety infrastructure for system-on-chips", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Bosch": 1.0, "Synopsys (Switzerland)": 1.0}, "Authors": ["Ch. Eychenne", "Yervant Zorian"]}]}, {"DBLP title": "On the in-field test of embedded memories.", "DBLP authors": ["Paolo Bernardi", "Marco Restifo", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046236", "OA papers": [{"PaperId": "https://openalex.org/W2758731431", "PaperTitle": "On the in-field test of embedded memories", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "M. Restifo", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "VPUF: Voter based physical unclonable function with high reliability and modeling attack resistance.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046200", "OA papers": [{"PaperId": "https://openalex.org/W2757085507", "PaperTitle": "VPUF: Voter based physical unclonable function with high reliability and modeling attack resistance", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Institute of Computing Technology": 1.5, "University of Chinese Academy of Sciences": 1.5}, "Authors": ["Jing Yong Ye", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "NBTI/PBTI tolerant arbiter PUF circuits.", "DBLP authors": ["Koyo Suzuki", "Katsuyoshi Miura", "Koji Nakamae"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046201", "OA papers": [{"PaperId": "https://openalex.org/W2759911455", "PaperTitle": "NBTI/PBTI tolerant arbiter PUF circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Osaka University": 3.0}, "Authors": ["Koyo Suzuki", "Katsuyoshi Miura", "Koji Nakamae"]}]}, {"DBLP title": "Thermal laser attack and high temperature heating on HfO2-based OxRAM cells.", "DBLP authors": ["Alexis Krakovinsky", "Marc Bocquet", "Romain Wacquez", "Jean Coignus", "Jean-Michel Portal"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046202", "OA papers": [{"PaperId": "https://openalex.org/W2760186496", "PaperTitle": "Thermal laser attack and high temperature heating on HfO<inf>2</inf>-based OxRAM cells", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Aix-Marseille University": 1.5, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.5, "CEA - DRT/DPACA, Laboratoire SAS, Centre de Micro\u00e9lectronique de Provence, Site Georges Charpak, 880 Avenue de Mimet, 13120 Gardanne, France": 1.0, "CEA LETI": 1.0}, "Authors": ["A. Krakovinsky", "Marc Bocquet", "Romain Wacquez", "Jean Coignus", "J. C. Portal"]}]}, {"DBLP title": "In-situ Fmax/Vmin tracking for energy efficiency and reliability optimization.", "DBLP authors": ["Ivan Miro Panades", "Edith Beign\u00e9", "Olivier Billoint", "Yvain Thonnart"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046240", "OA papers": [{"PaperId": "https://openalex.org/W2757496117", "PaperTitle": "In-situ Fmax/Vmin tracking for energy efficiency and reliability optimization", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Grenoble Alpes University": 2.0, "CEA LETI": 2.0}, "Authors": ["Ivan Miro-Panades", "Edith Beigne", "O. Billoint", "Yvain Thonnart"]}]}, {"DBLP title": "Variation tolerant BTI monitoring in SRAM cells.", "DBLP authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046203", "OA papers": [{"PaperId": "https://openalex.org/W2759583620", "PaperTitle": "Variation tolerant BTI monitoring in SRAM cells", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "Dynamic aging compensation and Safety measures in Automotive environment.", "DBLP authors": ["Souhir Mhira", "Vincent Huard", "Ahmed Benhassain", "Florian Cacho", "Sylvie Naudet", "Abhishek Jain", "C. R. Parthasarathy", "Alain Bravaix"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046204", "OA papers": [{"PaperId": "https://openalex.org/W2760603620", "PaperTitle": "Dynamic aging compensation and Safety measures in Automotive environment", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics, Grolles, France": 5.0, "STMicroelectronics (India)": 2.0, "ISFN-RFFR, IM2NP, Place G. Pompidou, 83000 Toulon, France": 1.0}, "Authors": ["S. Mhira", "Vincent Huard", "A. Benhassain", "Florian Cacho", "S. Naudet", "Anil K. Jain", "Chittoor Parthasarathy", "Alain Bravaix"]}]}, {"DBLP title": "Minimal exercise vector generation for reliability improvement.", "DBLP authors": ["P. Madhukar Reddy", "Stavros Hadjitheophanous", "Vassos Soteriou", "Paul V. Gratz", "Maria K. Michael"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046205", "OA papers": [{"PaperId": "https://openalex.org/W2758429899", "PaperTitle": "Minimal exercise vector generation for reliability improvement", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 3.0, "University of Cyprus": 1.0, "Cyprus University of Technology": 1.0}, "Authors": ["Pratusha Reddy", "Stavros Hadjitheophanousi", "Vassos Soteriou", "Paul V. Gratz", "Maria K. Michael"]}]}, {"DBLP title": "An on-line test strategy and analysis for a 1T1R crossbar memory.", "DBLP authors": ["Manuel Escudero-Lopez", "Francesc Moll", "Antonio Rubio", "Ioannis Vourkas"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046206", "OA papers": [{"PaperId": "https://openalex.org/W2758353805", "PaperTitle": "An on-line test strategy and analysis for a 1T1R crossbar memory", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Pontificia Universidad Cat\u00f3lica de Chile": 1.0}, "Authors": ["Manuel Escudero-Lopez", "Francesc Moll", "Antonio Rubio", "Ioannis Vourkas"]}]}, {"DBLP title": "Reliability analysis of MTJ-based functional module for neuromorphic computing.", "DBLP authors": ["Elena Ioana Vatajelu", "Lorena Anghel"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046207", "OA papers": [{"PaperId": "https://openalex.org/W2758890023", "PaperTitle": "Reliability analysis of MTJ-based functional module for neuromorphic computing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0}, "Authors": ["Elena I. Vatajelu", "Lorena Anghel"]}]}, {"DBLP title": "Revisiting random access scan for effective enhancement of post-silicon observability.", "DBLP authors": ["Binod Kumar", "Ankit Jindal", "Jaynarayan T. Tudu", "Brajesh Pandey", "Virendra Singh"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046208", "OA papers": [{"PaperId": "https://openalex.org/W2758524900", "PaperTitle": "Revisiting random access scan for effective enhancement of post-silicon observability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 4.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Binod Kumar", "Ankit Jindal", "Jaynarayan Tudu", "Brajesh Pandey", "Virendra Singh"]}]}, {"DBLP title": "SIFI: AMD southern islands GPU microarchitectural level fault injector.", "DBLP authors": ["Alessandro Vallero", "Dimitris Gizopoulos", "Stefano Di Carlo"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046209", "OA papers": [{"PaperId": "https://openalex.org/W2760030941", "PaperTitle": "SIFI: AMD southern islands GPU microarchitectural level fault injector", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnic University of Turin": 2.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Alessandro Vallero", "Dimitris Gizopoulos", "Stefano Di Carlo"]}]}, {"DBLP title": "EDA support for functional safety - How static and dynamic failure analysis can improve productivity in the assessment of functional safety.", "DBLP authors": ["Dan Alexandrescu", "Adrian Evans", "Maximilien Glorieux", "Issam Nofal"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046210", "OA papers": [{"PaperId": "https://openalex.org/W2759191953", "PaperTitle": "EDA support for functional safety \u2014 How static and dynamic failure analysis can improve productivity in the assessment of functional safety", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IROC Technologies, Grenoble, France": 4.0}, "Authors": ["Dan Alexandrescu", "Adrian Evans", "Maximilien Glorieux", "Issam Nofal"]}]}, {"DBLP title": "Simulation-based analysis of FF behavior in presence of power supply noise.", "DBLP authors": ["Yukiya Miura", "Takuya Yamamoto"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046211", "OA papers": [{"PaperId": "https://openalex.org/W2760044514", "PaperTitle": "Simulation-based analysis of FF behavior in presence of power supply noise", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Metropolitan University": 2.0}, "Authors": ["Yukiya Miura", "Takuya Yamamoto"]}]}, {"DBLP title": "Robustness in automotive electronics: An industrial overview of major concerns.", "DBLP authors": ["Ulrich Backhausen", "Oscar Ballan", "Paolo Bernardi", "Sergio de Luca", "Julie Henzler", "Thomas Kern", "Davide Piumatti", "Thomas Rabenalt", "Krishnapriya Chakiat Ramamoorthy", "Ernesto S\u00e1nchez", "Alessandro Sansonetti", "Rudolf Ullmann", "Federico Venini", "Robert Wiesner"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046234", "OA papers": [{"PaperId": "https://openalex.org/W2759984182", "PaperTitle": "Robustness in automotive electronics: An industrial overview of major concerns", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Infinera (United States)": 7.0, "Xilinx (United States)": 2.0, "Polytechnic University of Turin": 3.0, "STMicroelectronics (China)": 2.0}, "Authors": ["Ulrich Backhausen", "Oscar Bailan", "Paolo Bemardi", "Sergio De Luca", "Julie Henzler", "Thomas Kern", "D. Piumatti", "Thomas Rabenalt", "Krishnapriya Chakiat Ramamoorthy", "Ernesto Sanchez", "A. Sansonetti", "Rudolf Ullmann", "Federico Venini", "Robert Wiesner"]}]}, {"DBLP title": "Cache timing attacks countermeasures and error detection in Euclidean addition chains based scalar multiplication algorithm for elliptic curves.", "DBLP authors": ["Fangan-Yssouf Dosso", "Pascal V\u00e9ron"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046212", "OA papers": [{"PaperId": "https://openalex.org/W2757787650", "PaperTitle": "Cache timing attacks countermeasures and error detection in Euclidean addition chains based scalar multiplication algorithm for elliptic curves", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universit\u00e9 de Toulon": 2.0}, "Authors": ["Fangan-Yssouf Dosso", "Pascal V\u00e9ron"]}]}, {"DBLP title": "Jamming resistant encoding for non-uniformly distributed information.", "DBLP authors": ["Batya Karp", "Yerucham Berkowitz", "Osnat Keren"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046213", "OA papers": [{"PaperId": "https://openalex.org/W2759767545", "PaperTitle": "Jamming resistant encoding for non-uniformly distributed information", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Bar-Ilan University": 3.0}, "Authors": ["Batya Karp", "Yerucham Berkowitz", "Osnat Keren"]}]}, {"DBLP title": "Analysis of radiation-induced cross domain errors in TMR architectures on SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone", "Luca Boragno"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046214", "OA papers": [{"PaperId": "https://openalex.org/W2759744836", "PaperTitle": "Analysis of radiation-induced cross domain errors in TMR architectures on SRAM-based FPGAs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Luca Sterpone", "Luca Boragno"]}]}, {"DBLP title": "Field profiling & monitoring of payload transistors in FPGAs.", "DBLP authors": ["Da Cheng", "Amitava Majumdar", "Xiaobao Wang", "Nui Chong"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046215", "OA papers": [{"PaperId": "https://openalex.org/W2758301142", "PaperTitle": "Field profiling & monitoring of payload transistors in FPGAs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Xilinx (United States)": 4.0}, "Authors": ["Da Cheng", "Amitava Majumdar", "Xiaobao Wang", "Nui Chong"]}]}, {"DBLP title": "PUFMon: Security monitoring of FPGAs using physically unclonable functions.", "DBLP authors": ["Shahin Tajik", "Julian Fietkau", "Heiko Lohrke", "Jean-Pierre Seifert", "Christian Boit"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046216", "OA papers": [{"PaperId": "https://openalex.org/W2759415793", "PaperTitle": "PUFMon: Security monitoring of FPGAs using physically unclonable functions", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Technical University of Berlin": 5.0}, "Authors": ["Shahin Tajik", "Julian Fietkau", "Heiko Lohrke", "Jean-Pierre Seifert", "Christian Boit"]}]}, {"DBLP title": "Design of efficient error resilience in signal processing and control systems: From algorithms to circuits.", "DBLP authors": ["Jacob A. Abraham", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046241", "OA papers": [{"PaperId": "https://openalex.org/W2757770747", "PaperTitle": "Design of efficient error resilience in signal processing and control systems: From algorithms to circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Jacob A. Abraham", "Suvadeep Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Hardware Trojan detection and classification based on steady state learning.", "DBLP authors": ["Masaru Oya", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046225", "OA papers": [{"PaperId": "https://openalex.org/W2759971692", "PaperTitle": "Hardware Trojan detection and classification based on steady state learning", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Waseda University": 3.0}, "Authors": ["Masaru Oya", "Masao Yanagisawa", "Nozomu Togawa"]}]}, {"DBLP title": "Weighted logic locking: A new approach for IC piracy protection.", "DBLP authors": ["Nikolaos Karousos", "Konstantinos Pexaras", "Irene G. Karybali", "Emmanouil Kalligeros"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046226", "OA papers": [{"PaperId": "https://openalex.org/W2756970628", "PaperTitle": "Weighted logic locking: A new approach for IC piracy protection", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of the Aegean": 4.0}, "Authors": ["Nikolaos G. Karousos", "Konstantinos Pexaras", "Irene G. Karybali", "E. Kalligeros"]}]}, {"DBLP title": "Hardware Trojans classification for gate-level netlists using multi-layer neural networks.", "DBLP authors": ["Kento Hasegawa", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046227", "OA papers": [{"PaperId": "https://openalex.org/W2756672502", "PaperTitle": "Hardware Trojans classification for gate-level netlists using multi-layer neural networks", "Year": 2017, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Waseda University": 3.0}, "Authors": ["Kento Hasegawa", "Masao Yanagisawa", "Nozomu Togawa"]}]}, {"DBLP title": "Design flows for resilient energy-efficient systems.", "DBLP authors": ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046243", "OA papers": [{"PaperId": "https://openalex.org/W2757132172", "PaperTitle": "Design flows for resilient energy-efficient systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Mohammad Saber Golanbari", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Temporal redundancy latch-based architecture for soft error mitigation.", "DBLP authors": ["Robert Schmidt", "Alberto Garc\u00eda Ortiz", "G\u00f6rschwin Fey"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046245", "OA papers": [{"PaperId": "https://openalex.org/W2759696718", "PaperTitle": "Temporal redundancy latch-based architecture for soft error mitigation", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"German Aerospace Center": 2.0, "University of Bremen": 1.0}, "Authors": ["Robert L. Schmidt", "Alberto Garcia-Ortiz", "Goerschwin Fey"]}]}, {"DBLP title": "Investigation of critical path selection for in-situ monitors insertion.", "DBLP authors": ["Florian Cacho", "Ahmed Benhassain", "Riddhi Jitendrakumar Shah", "Souhir Mhira", "Vincent Huard", "Lorena Anghel"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046229", "OA papers": [{"PaperId": "https://openalex.org/W2757322273", "PaperTitle": "Investigation of critical path selection for in-situ monitors insertion", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (France)": 5.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Florian Cacho", "A. Benhassain", "R. C. Shah", "S. Mhira", "Vincent Huard", "Lorena Anghel"]}]}, {"DBLP title": "On-line monitoring of system health using on-chip SRAMs as a wearout sensor.", "DBLP authors": ["Woongrae Kim", "Taizhi Liu", "Linda Milor"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046230", "OA papers": [{"PaperId": "https://openalex.org/W2758774833", "PaperTitle": "On-line monitoring of system health using on-chip SRAMs as a wearout sensor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Woongrae Kim", "Taizhi Liu", "Linda Milor"]}]}, {"DBLP title": "Instruction-based self-test for delay faults maximizing operating temperature.", "DBLP authors": ["Nihar Hage", "Rohini Gulve", "Masahiro Fujita", "Virendra Singh"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046231", "OA papers": [{"PaperId": "https://openalex.org/W2760467649", "PaperTitle": "Instruction-based self-test for delay faults maximizing operating temperature", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 3.0, "The University of Tokyo": 1.0}, "Authors": ["Nihar Hage", "Rohini Gulve", "Masahiro Fujita", "Virendra Singh"]}]}, {"DBLP title": "Fast power overhead prediction for hardware redundancy-based fault tolerance.", "DBLP authors": ["Stefan Scharoba", "Heinrich Theodor Vierhaus"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046232", "OA papers": [{"PaperId": "https://openalex.org/W2758631497", "PaperTitle": "Fast power overhead prediction for hardware redundancy-based fault tolerance", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Stefan Scharoba", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Probabilistic error detection and correction in switched capacitor circuits using checksum codes.", "DBLP authors": ["Md Imran Momtaz", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2017, "doi": "https://doi.org/10.1109/IOLTS.2017.8046233", "OA papers": [{"PaperId": "https://openalex.org/W2758446689", "PaperTitle": "Probabilistic error detection and correction in switched capacitor circuits using checksum codes", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Imran Momtaz", "Suvadeep Banerjee", "Abhijit Chatterjee"]}]}]