<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>
defines: 
time_elapsed: 0.632s
ram usage: 35788 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpjva0kie1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:21</a>: No timescale set for &#34;sctag_scbufrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:21</a>: Compile module &#34;work@sctag_scbufrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:23</a>: Implicit port type (wire) for &#34;sctag_scbuf_stdecc_c3&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:21</a>: Top level module &#34;work@sctag_scbufrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>: Cannot find a module definition for &#34;work@sctag_scbufrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpjva0kie1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_scbufrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpjva0kie1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpjva0kie1/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_scbufrep)
 |vpiName:work@sctag_scbufrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_scbufrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_scbufrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>, line:21, parent:work@sctag_scbufrep
   |vpiDefName:work@sctag_scbufrep
   |vpiFullName:work@sctag_scbufrep
   |vpiPort:
   \_port: (sctag_scbuf_stdecc_c3), line:23
     |vpiName:sctag_scbuf_stdecc_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scbuf_stdecc_c3), line:23
         |vpiName:sctag_scbuf_stdecc_c3
         |vpiFullName:work@sctag_scbufrep.sctag_scbuf_stdecc_c3
   |vpiPort:
   \_port: (so), line:23
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23
         |vpiName:so
         |vpiFullName:work@sctag_scbufrep.so
   |vpiPort:
   \_port: (rep_store_data_c2), line:25
     |vpiName:rep_store_data_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rep_store_data_c2), line:25
         |vpiName:rep_store_data_c2
         |vpiFullName:work@sctag_scbufrep.rep_store_data_c2
   |vpiPort:
   \_port: (rclk), line:25
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:25
         |vpiName:rclk
         |vpiFullName:work@sctag_scbufrep.rclk
   |vpiPort:
   \_port: (si), line:25
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:25
         |vpiName:si
         |vpiFullName:work@sctag_scbufrep.si
   |vpiPort:
   \_port: (se), line:25
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:25
         |vpiName:se
         |vpiFullName:work@sctag_scbufrep.se
   |vpiNet:
   \_logic_net: (sctag_scbuf_stdecc_c3), line:23
   |vpiNet:
   \_logic_net: (so), line:23
   |vpiNet:
   \_logic_net: (rep_store_data_c2), line:25
   |vpiNet:
   \_logic_net: (rclk), line:25
   |vpiNet:
   \_logic_net: (si), line:25
   |vpiNet:
   \_logic_net: (se), line:25
 |uhdmtopModules:
 \_module: work@sctag_scbufrep (work@sctag_scbufrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>, line:21
   |vpiDefName:work@sctag_scbufrep
   |vpiName:work@sctag_scbufrep
   |vpiPort:
   \_port: (sctag_scbuf_stdecc_c3), line:23, parent:work@sctag_scbufrep
     |vpiName:sctag_scbuf_stdecc_c3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_scbuf_stdecc_c3), line:23, parent:work@sctag_scbufrep
         |vpiName:sctag_scbuf_stdecc_c3
         |vpiFullName:work@sctag_scbufrep.sctag_scbuf_stdecc_c3
   |vpiPort:
   \_port: (so), line:23, parent:work@sctag_scbufrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23, parent:work@sctag_scbufrep
         |vpiName:so
         |vpiFullName:work@sctag_scbufrep.so
   |vpiPort:
   \_port: (rep_store_data_c2), line:25, parent:work@sctag_scbufrep
     |vpiName:rep_store_data_c2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rep_store_data_c2), line:25, parent:work@sctag_scbufrep
         |vpiName:rep_store_data_c2
         |vpiFullName:work@sctag_scbufrep.rep_store_data_c2
   |vpiPort:
   \_port: (rclk), line:25, parent:work@sctag_scbufrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:25, parent:work@sctag_scbufrep
         |vpiName:rclk
         |vpiFullName:work@sctag_scbufrep.rclk
   |vpiPort:
   \_port: (si), line:25, parent:work@sctag_scbufrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:25, parent:work@sctag_scbufrep
         |vpiName:si
         |vpiFullName:work@sctag_scbufrep.si
   |vpiPort:
   \_port: (se), line:25, parent:work@sctag_scbufrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:25, parent:work@sctag_scbufrep
         |vpiName:se
         |vpiFullName:work@sctag_scbufrep.se
   |vpiModule:
   \_module: work@sctag_scbufrep::dff_s (ff_stdata_c3), file:<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>, line:38, parent:work@sctag_scbufrep
     |vpiDefName:work@sctag_scbufrep::dff_s
     |vpiName:ff_stdata_c3
     |vpiFullName:work@sctag_scbufrep.ff_stdata_c3
     |vpiPort:
     \_port: (q), parent:ff_stdata_c3
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (sctag_scbuf_stdecc_c3), line:39
         |vpiName:sctag_scbuf_stdecc_c3
         |vpiActual:
         \_logic_net: (sctag_scbuf_stdecc_c3), line:23, parent:work@sctag_scbufrep
     |vpiPort:
     \_port: (din), parent:ff_stdata_c3
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (rep_store_data_c2), line:40
         |vpiName:rep_store_data_c2
         |vpiActual:
         \_logic_net: (rep_store_data_c2), line:25, parent:work@sctag_scbufrep
     |vpiPort:
     \_port: (clk), parent:ff_stdata_c3
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:41
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:25, parent:work@sctag_scbufrep
     |vpiPort:
     \_port: (se), parent:ff_stdata_c3
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:42
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:25, parent:work@sctag_scbufrep
     |vpiPort:
     \_port: (si), parent:ff_stdata_c3
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:42
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:25, parent:work@sctag_scbufrep
     |vpiPort:
     \_port: (so), parent:ff_stdata_c3
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:42
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_scbufrep
     |vpiInstance:
     \_module: work@sctag_scbufrep (work@sctag_scbufrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (sctag_scbuf_stdecc_c3), line:23, parent:work@sctag_scbufrep
   |vpiNet:
   \_logic_net: (so), line:23, parent:work@sctag_scbufrep
   |vpiNet:
   \_logic_net: (rep_store_data_c2), line:25, parent:work@sctag_scbufrep
   |vpiNet:
   \_logic_net: (rclk), line:25, parent:work@sctag_scbufrep
   |vpiNet:
   \_logic_net: (si), line:25, parent:work@sctag_scbufrep
   |vpiNet:
   \_logic_net: (se), line:25, parent:work@sctag_scbufrep
Object: \work_sctag_scbufrep of type 3000
Object: \work_sctag_scbufrep of type 32
Object: \sctag_scbuf_stdecc_c3 of type 44
Object: \so of type 44
Object: \rep_store_data_c2 of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_stdata_c3 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \sctag_scbuf_stdecc_c3 of type 36
Object: \so of type 36
Object: \rep_store_data_c2 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_scbufrep of type 32
Object: \sctag_scbuf_stdecc_c3 of type 36
Object: \so of type 36
Object: \rep_store_data_c2 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_scbufrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e333b0] str=&#39;\work_sctag_scbufrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:23</a>.0-23.0&gt; [0x1e33670] str=&#39;\sctag_scbuf_stdecc_c3&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:23</a>.0-23.0&gt; [0x1e33a60] str=&#39;\so&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33c30] str=&#39;\rep_store_data_c2&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33de0] str=&#39;\rclk&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33f70] str=&#39;\si&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e34120] str=&#39;\se&#39; input port=6
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e34320] str=&#39;\ff_stdata_c3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e48420] str=&#39;\work_sctag_scbufrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48540] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48660] str=&#39;\sctag_scbuf_stdecc_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48840] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48960] str=&#39;\rep_store_data_c2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48b40] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48c60] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48e60] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48f80] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e491d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e492f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e494f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e49610] str=&#39;\so&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e333b0] str=&#39;\work_sctag_scbufrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:23</a>.0-23.0&gt; [0x1e33670] str=&#39;\sctag_scbuf_stdecc_c3&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:23</a>.0-23.0&gt; [0x1e33a60] str=&#39;\so&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33c30] str=&#39;\rep_store_data_c2&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33de0] str=&#39;\rclk&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e33f70] str=&#39;\si&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:25</a>.0-25.0&gt; [0x1e34120] str=&#39;\se&#39; input basic_prep port=6 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e34320] str=&#39;\ff_stdata_c3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e48420] str=&#39;\work_sctag_scbufrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48540] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48660 -&gt; 0x1e33670] str=&#39;\sctag_scbuf_stdecc_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48840] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48960 -&gt; 0x1e33c30] str=&#39;\rep_store_data_c2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48b40] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48c60 -&gt; 0x1e33de0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48e60] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e48f80 -&gt; 0x1e34120] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e491d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e492f0 -&gt; 0x1e33f70] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e494f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_scbufrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_scbufrep.v:38</a>.0-38.0&gt; [0x1e49610 -&gt; 0x1e33a60] str=&#39;\so&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_scbufrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34440] str=&#39;\work_sctag_scbufrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34580] str=&#39;\q&#39; port=7
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34700] str=&#39;\din&#39; port=8
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34840] str=&#39;\clk&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34960] str=&#39;\se&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34a80] str=&#39;\si&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34bf0] str=&#39;\so&#39; port=12
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34440] str=&#39;\work_sctag_scbufrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34580] str=&#39;\q&#39; basic_prep port=7 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34700] str=&#39;\din&#39; basic_prep port=8 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34840] str=&#39;\clk&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34960] str=&#39;\se&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34a80] str=&#39;\si&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34bf0] str=&#39;\so&#39; basic_prep port=12 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_scbufrep::dff_s&#39; referenced in module `work_sctag_scbufrep&#39; in cell `ff_stdata_c3&#39; does not have a port named &#39;so&#39;.

</pre>
</body>