<stg><name>word_width_Pipeline_WRITE</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln27"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
newFuncRoot:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln25_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln25_cast = sext i58 %sext_ln25_read

]]></Node>
<StgValue><ssdm name="sext_ln25_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i19 0, i19 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i504 0, i504 %phi_ln27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0 %idx = load i19 %i

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3 %icmp_ln25 = icmp_eq  i19 %idx, i19 409600

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5 %add_ln27 = add i19 %idx, i19 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln25 = br i1 %icmp_ln25, void %.split6, void %.loopexit.loopexit6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="19">
<![CDATA[
.split6:1 %zext_ln25 = zext i19 %idx

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="19">
<![CDATA[
.split6:2 %trunc_ln25 = trunc i19 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:5 %word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="19">
<![CDATA[
.split6:6 %word_width_ap_int_8_ap_int_8_bool_x_load = load i19 %word_width_ap_int_8_ap_int_8_bool_x_addr

]]></Node>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6:12 %icmp_ln27 = icmp_eq  i6 %trunc_ln25, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:14 %br_ln27 = br i1 %icmp_ln27, void %.split6._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6._crit_edge:4 %store_ln27 = store i19 %add_ln27, i19 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:2 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln25_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="19">
<![CDATA[
.split6:6 %word_width_ap_int_8_ap_int_8_bool_x_load = load i19 %word_width_ap_int_8_ap_int_8_bool_x_addr

]]></Node>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="24">
<![CDATA[
.split6:7 %trunc_ln232 = trunc i24 %word_width_ap_int_8_ap_int_8_bool_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:8 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %word_width_ap_int_8_ap_int_8_bool_x_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:9 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %word_width_ap_int_8_ap_int_8_bool_x_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:10 %add_ln70 = add i8 %tmp_1, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:11 %add_ln70_1 = add i8 %add_ln70, i8 %trunc_ln232

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
.loopexit.loopexit6.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split6:0 %phi_ln27_load_1 = load i504 %phi_ln27

]]></Node>
<StgValue><ssdm name="phi_ln27_load_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:3 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:4 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="504">
<![CDATA[
.split6:13 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln27_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln27 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln27 = br void %.split6._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split6._crit_edge:0 %phi_ln27_load = load i504 %phi_ln27

]]></Node>
<StgValue><ssdm name="phi_ln27_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="496" op_0_bw="496" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6._crit_edge:1 %tmp_5 = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln27_load, i32 8, i32 503

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="504" op_0_bw="504" op_1_bw="8" op_2_bw="496">
<![CDATA[
.split6._crit_edge:2 %tmp_6 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
.split6._crit_edge:3 %select_ln27 = select i1 %icmp_ln27, i504 0, i504 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split6._crit_edge:5 %store_ln27 = store i504 %select_ln27, i504 %phi_ln27

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split6._crit_edge:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="64" name="sext_ln25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln25"/></StgValue>
</port>
<port id="65" name="word_width_ap_int_8_ap_int_8_bool_x" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="phi_ln27" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_66" to="i" fromId="66" toId="7">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="word_width_ap_int_8_ap_int_8_bool_x" to="specbramwithbyteenable_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln25_read" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="sext_ln25" to="sext_ln25_read" fromId="64" toId="9">
</dataflow>
<dataflow id="75" from="sext_ln25_read" to="sext_ln25_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="word_width_ap_int_8_ap_int_8_bool_x" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="gmem" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="89" from="empty" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="99" from="empty_1" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="empty_2" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="i" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="phi_ln27" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="116" from="i" to="idx" fromId="7" toId="16">
</dataflow>
<dataflow id="117" from="idx" to="icmp_ln25" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln25" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="idx" to="add_ln27" fromId="16" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_121" to="add_ln27" fromId="121" toId="18">
</dataflow>
<dataflow id="123" from="icmp_ln25" to="br_ln25" fromId="17" toId="19">
</dataflow>
<dataflow id="124" from="idx" to="zext_ln25" fromId="16" toId="20">
</dataflow>
<dataflow id="125" from="idx" to="trunc_ln25" fromId="16" toId="21">
</dataflow>
<dataflow id="126" from="word_width_ap_int_8_ap_int_8_bool_x" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="65" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="zext_ln25" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="20" toId="22">
</dataflow>
<dataflow id="130" from="word_width_ap_int_8_ap_int_8_bool_x_addr" to="word_width_ap_int_8_ap_int_8_bool_x_load" fromId="22" toId="23">
</dataflow>
<dataflow id="131" from="trunc_ln25" to="icmp_ln27" fromId="21" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln27" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="icmp_ln27" to="br_ln27" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="add_ln27" to="store_ln27" fromId="18" toId="26">
</dataflow>
<dataflow id="136" from="i" to="store_ln27" fromId="7" toId="26">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="137" toId="27">
</dataflow>
<dataflow id="139" from="gmem" to="specbitsmap_ln0" fromId="63" toId="27">
</dataflow>
<dataflow id="140" from="gmem" to="gmem_addr" fromId="63" toId="28">
</dataflow>
<dataflow id="141" from="sext_ln25_cast" to="gmem_addr" fromId="10" toId="28">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="142" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_144" to="empty" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="StgValue_144" to="empty" fromId="144" toId="29">
</dataflow>
<dataflow id="147" from="StgValue_144" to="empty" fromId="144" toId="29">
</dataflow>
<dataflow id="148" from="word_width_ap_int_8_ap_int_8_bool_x_addr" to="word_width_ap_int_8_ap_int_8_bool_x_load" fromId="22" toId="30">
</dataflow>
<dataflow id="149" from="word_width_ap_int_8_ap_int_8_bool_x_load" to="trunc_ln232" fromId="30" toId="31">
</dataflow>
<dataflow id="151" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="tmp_1" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="word_width_ap_int_8_ap_int_8_bool_x_load" to="tmp_1" fromId="30" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_1" fromId="153" toId="32">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_1" fromId="155" toId="32">
</dataflow>
<dataflow id="157" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="tmp_2" fromId="150" toId="33">
</dataflow>
<dataflow id="158" from="word_width_ap_int_8_ap_int_8_bool_x_load" to="tmp_2" fromId="30" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_103" to="tmp_2" fromId="103" toId="33">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_2" fromId="160" toId="33">
</dataflow>
<dataflow id="162" from="tmp_1" to="add_ln70" fromId="32" toId="34">
</dataflow>
<dataflow id="163" from="tmp_2" to="add_ln70" fromId="33" toId="34">
</dataflow>
<dataflow id="164" from="add_ln70" to="add_ln70_1" fromId="34" toId="35">
</dataflow>
<dataflow id="165" from="trunc_ln232" to="add_ln70_1" fromId="31" toId="35">
</dataflow>
<dataflow id="166" from="phi_ln27" to="phi_ln27_load_1" fromId="6" toId="36">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="167" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_66" to="specpipeline_ln16" fromId="66" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_90" to="specpipeline_ln16" fromId="90" toId="37">
</dataflow>
<dataflow id="171" from="StgValue_90" to="specpipeline_ln16" fromId="90" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_90" to="specpipeline_ln16" fromId="90" toId="37">
</dataflow>
<dataflow id="173" from="empty_0" to="specpipeline_ln16" fromId="93" toId="37">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="174" toId="38">
</dataflow>
<dataflow id="177" from="empty_13" to="specloopname_ln16" fromId="176" toId="38">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitConcatenate.i512.i8.i504" to="or_ln" fromId="178" toId="39">
</dataflow>
<dataflow id="180" from="add_ln70_1" to="or_ln" fromId="35" toId="39">
</dataflow>
<dataflow id="181" from="phi_ln27_load_1" to="or_ln" fromId="36" toId="39">
</dataflow>
<dataflow id="183" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln27" fromId="182" toId="40">
</dataflow>
<dataflow id="184" from="gmem_addr" to="write_ln27" fromId="28" toId="40">
</dataflow>
<dataflow id="185" from="or_ln" to="write_ln27" fromId="39" toId="40">
</dataflow>
<dataflow id="186" from="StgValue_83" to="write_ln27" fromId="83" toId="40">
</dataflow>
<dataflow id="187" from="phi_ln27" to="phi_ln27_load" fromId="6" toId="42">
</dataflow>
<dataflow id="189" from="_ssdm_op_PartSelect.i496.i504.i32.i32" to="tmp_5" fromId="188" toId="43">
</dataflow>
<dataflow id="190" from="phi_ln27_load" to="tmp_5" fromId="42" toId="43">
</dataflow>
<dataflow id="191" from="StgValue_153" to="tmp_5" fromId="153" toId="43">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp_5" fromId="192" toId="43">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i504.i8.i496" to="tmp_6" fromId="194" toId="44">
</dataflow>
<dataflow id="196" from="add_ln70_1" to="tmp_6" fromId="35" toId="44">
</dataflow>
<dataflow id="197" from="tmp_5" to="tmp_6" fromId="43" toId="44">
</dataflow>
<dataflow id="198" from="icmp_ln27" to="select_ln27" fromId="24" toId="45">
</dataflow>
<dataflow id="199" from="StgValue_113" to="select_ln27" fromId="113" toId="45">
</dataflow>
<dataflow id="200" from="tmp_6" to="select_ln27" fromId="44" toId="45">
</dataflow>
<dataflow id="201" from="select_ln27" to="store_ln27" fromId="45" toId="46">
</dataflow>
<dataflow id="202" from="phi_ln27" to="store_ln27" fromId="6" toId="46">
</dataflow>
<dataflow id="203" from="icmp_ln25" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="204" from="icmp_ln25" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="205" from="icmp_ln27" to="StgValue_4" fromId="24" toId="4">
</dataflow>
</dataflows>


</stg>
