0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sim_1/new/uart_ram_TFT_send_tb.v,1711771069,verilog,,,,uart_ram_TFT_send_tb,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/sim/RAM_DISPLAY.v,1711770335,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v,,RAM_DISPLAY,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL.v,1711711944,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/sim/RAM_DISPLAY.v,,my_PLL,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL_clk_wiz.v,1711711944,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL.v,,my_PLL_clk_wiz,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/VGA_resolution_parameter.v,1711710791,verilog,,,,,,,,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v,1711778098,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/VGA_resolution_parameter.v,disp_driver,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v,1711780773,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v,,ram_to_display,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v,1711778882,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/VGA_resolution_parameter.v,uart_ram_TFT,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v,1711705050,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v,,uart_receive_1,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v,1711703149,verilog,,D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sim_1/new/uart_ram_TFT_send_tb.v,,uart_to_ram,,,../../../../uart_ram_tft.srcs/sources_1/ip/my_PLL,,,,,
