// Seed: 3203480727
module module_0 #(
    parameter id_12 = 32'd40
) (
    output tri id_0,
    output wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    input supply1 id_10,
    output tri0 id_11,
    input uwire _id_12,
    input wire id_13,
    output tri id_14,
    input supply1 id_15,
    input tri id_16
);
  assign id_14 = 1;
  logic id_18;
  ;
  logic id_19 = -1;
  wire  id_20;
  wire  id_21;
  ;
  assign id_0 = 1;
  parameter id_22 = -1;
  wire [id_12 : 1] id_23;
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    output supply0 id_0,
    input wor id_1,
    input tri _id_2,
    input tri1 id_3
    , id_5
);
  wire id_6;
  localparam id_7 = 1'b0 - 1'b0, id_8 = id_7, id_9 = id_1;
  assign id_0 = id_5[1'd0];
  wire [-1  ==  -1 : id_2] id_10 = id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_8,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
