

================================================================
== Vivado HLS Report for 'dut_matmul'
================================================================
* Date:           Mon Dec  5 02:26:29 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  307328010|  307328010|  307328010|  307328010|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |                                   |        Latency        | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  307328008|  307328008|        14|          5|          1|  61465600|    yes   |
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    147|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     242|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     590|   1023|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U6  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_matmul_A  |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |Total  |              |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_203_p2  |     +    |      0|  0|  26|          26|           1|
    |indvar_flatten_op_fu_281_p2     |     +    |      0|  0|  17|          17|           1|
    |j_1_fu_247_p2                   |     +    |      0|  0|  10|          10|           1|
    |k_1_fu_323_p2                   |     +    |      0|  0|   7|           7|           1|
    |ap_sig_102                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_127                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_400                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_402                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_241_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_197_p2     |   icmp   |      0|  0|   9|          26|          24|
    |exitcond_flatten_fu_209_p2      |   icmp   |      0|  0|   6|          17|          17|
    |exitcond_fu_235_p2              |   icmp   |      0|  0|   3|           7|           6|
    |tmp20_fu_223_p2                 |   icmp   |      0|  0|   4|          10|           1|
    |tmp_2_fu_309_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_6_fu_318_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_mid1_fu_267_p2              |   icmp   |      0|  0|   4|          10|           1|
    |ap_sig_98                       |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_253_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_mid_fu_295_p2               |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_287_p3   |  select  |      0|  0|  17|           1|           1|
    |j_mid2_fu_273_p3                |  select  |      0|  0|  10|           1|          10|
    |j_mid_fu_215_p3                 |  select  |      0|  0|  10|           1|           1|
    |k_mid2_fu_259_p3                |  select  |      0|  0|   7|           1|           1|
    |tmp_mid2_fu_299_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_229_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 147|         158|          84|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_address0                     |   7|          4|    7|         28|
    |ap_NS_fsm                      |   2|          8|    1|          8|
    |ap_reg_ppiten_pp0_it2          |   1|          2|    1|          2|
    |indvar_flatten1_phi_fu_128_p4  |  26|          2|   26|         52|
    |indvar_flatten1_reg_124        |  26|          2|   26|         52|
    |indvar_flatten_phi_fu_139_p4   |  17|          2|   17|         34|
    |indvar_flatten_reg_135         |  17|          2|   17|         34|
    |j_phi_fu_150_p4                |  10|          2|   10|         20|
    |j_reg_146                      |  10|          2|   10|         20|
    |k_phi_fu_161_p4                |   7|          2|    7|         14|
    |k_reg_157                      |   7|          2|    7|         14|
    |strm_in_V_blk_n                |   1|          2|    1|          2|
    |strm_out_V_blk_n               |   1|          2|    1|          2|
    |tmp_fu_76                      |  32|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 164|         37|  163|        378|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_6_reg_421_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_360             |   1|   0|    1|          0|
    |exitcond_flatten_reg_369              |   1|   0|    1|          0|
    |exitcond_mid_reg_379                  |   1|   0|    1|          0|
    |indvar_flatten1_reg_124               |  26|   0|   26|          0|
    |indvar_flatten_next1_reg_364          |  26|   0|   26|          0|
    |indvar_flatten_next_reg_403           |  17|   0|   17|          0|
    |indvar_flatten_reg_135                |  17|   0|   17|          0|
    |j_mid2_reg_398                        |  10|   0|   10|          0|
    |j_reg_146                             |  10|   0|   10|          0|
    |k_1_reg_425                           |   7|   0|    7|          0|
    |k_mid2_reg_384                        |   7|   0|    7|          0|
    |k_reg_157                             |   7|   0|    7|          0|
    |reg_177                               |  32|   0|   32|          0|
    |reg_187                               |  32|   0|   32|          0|
    |tmp20_reg_374                         |   1|   0|    1|          0|
    |tmp_2_reg_412                         |   1|   0|    1|          0|
    |tmp_6_reg_421                         |   1|   0|    1|          0|
    |tmp_fu_76                             |  32|   0|   32|          0|
    |tmp_mid1_reg_393                      |   1|   0|    1|          0|
    |tmp_mid2_reg_408                      |   1|   0|    1|          0|
    |tmp_2_reg_412                         |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 242|   1|  243|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

