
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Wed Nov 19 13:48:42 2025

Design Information
------------------

Command line:   map -pdc C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Ra
     dient/Passthrough/Passthrough/source/fpgapins.pdc -i
     Passthrough_impl_1_syn.udb -o Passthrough_impl_1_map.udb -mp
     Passthrough_impl_1.mrp -hierrpt -gui -msgset C:/Users/rdesantos/Documents/G
     itHub/E155Project/FPGA/Radient/Passthrough/Passthrough/promote.xml

Design Summary
--------------

   Number of slice registers:   7 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            18 out of  5280 (<1%)
      Number of logic LUT4s:              10
      Number of ripple logic:              4 (8 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net sclk_out_c_c: 7 loads, 0 rising, 7 falling (Driver: Port sclk_in)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Pin rst: 7 loads, 7 SLICEs (Net: rst_c)
   Top 10 highest fanout non-clock nets:
      Net I2Stx0.bitCnt[5]: 8 loads
      Net rst_c: 7 loads
      Net I2Stx0.bitCnt[1]: 2 loads
      Net I2Stx0.bitCnt[2]: 2 loads
      Net I2Stx0.bitCnt[3]: 2 loads
      Net I2Stx0.bitCnt[4]: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net I2Stx0.n1320: 2 loads
      Net I2Stx0.n1322: 2 loads
      Net I2Stx0.n1439: 2 loads
      Net ws_out_c: 2 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'ws_in' does not connect to anything.
WARNING <71003020> - map: Top module port 'sdata_in' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'ws_in' does not connect to anything.
WARNING <71003020> - map: Top module port 'sdata_in' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| ws_out              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sclk_out            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sclk_in             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdata_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block I2Srx0/i4_1_lut was optimized away.

Constraint Summary
------------------

   Total number of constraints: 5
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 67 MB

                                    Page 2





Run Time and Memory Usage (cont)
--------------------------------
Checksum -- map: cec6cf7861a604331178c67ee6dab19b21c98bfd

























































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
