
*** Running vivado
    with args -log accumulator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accumulator.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source accumulator.tcl -notrace
Command: synth_design -top accumulator -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accumulator' [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/accumulator.vhd:30]
	Parameter p_WIDTH bound to: 8 - type: integer 
	Parameter p_INCREMENT bound to: 1 - type: integer 
	Parameter p_INIT_DATA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/reg.vhd:27]
	Parameter p_WIDTH bound to: 8 - type: integer 
	Parameter p_INIT_DATA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/reg.vhd:27]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/adder.vhd:25]
	Parameter p_WIDTH bound to: 8 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 9 bits, source has 8 bits [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/adder.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'adder' [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/adder.vhd:25]
ERROR: [Synth 8-285] failed synthesizing module 'accumulator' [C:/Users/rebec/Desktop/Spacelab/brave/walker/testbenchs/accumulator/accumulator.srcs/sources_1/new/accumulator.vhd:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.008 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:56:07 2025...
