Loading plugins phase: Elapsed time ==> 0s.520ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -d CY8C5468AXI-LP042 -s C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.223ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.397ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -dcpsoc3 SCSI2SD_Copy_05.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -dcpsoc3 SCSI2SD_Copy_05.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SD_Copy_05.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 27 23:14:50 2022


======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   vpp
Options  :    -yv2 -q10 SCSI2SD_Copy_05.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 27 23:14:50 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\scsiTarget\scsiTarget.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SCSI2SD_Copy_05.ctl'.
SCSI2SD_Copy_05.v (line 2171, col 43):  Note: Substituting module 'cmp_vv_vv' for '='.
SCSI2SD_Copy_05.v (line 2911, col 57):  Note: Substituting module 'cmp_vv_vv' for '='.
SCSI2SD_Copy_05.v (line 2948, col 58):  Note: Substituting module 'cmp_vv_vv' for '/='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SD_Copy_05.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 27 23:14:51 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\codegentemp\SCSI2SD_Copy_05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\codegentemp\SCSI2SD_Copy_05.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SCSI2SD_Copy_05.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SD_Copy_05.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 27 23:14:53 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\codegentemp\SCSI2SD_Copy_05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\codegentemp\SCSI2SD_Copy_05.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\scsiTarget:datapath\' to set csattribute 'placement_force' on '\scsiTarget:datapath\'.
Note:  Using config. rule '\SDCard:BSPIM:sR8:Dp:u0\' to set csattribute 'placement_force' on '\SDCard:BSPIM:sR8:Dp:u0\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2630
	Net_2631
	Net_2632
	Net_2633
	Net_2634
	Net_1500
	Net_2648
	Net_2649
	Net_2650
	Net_2651
	Net_2652
	Net_2653
	Net_2654
	\SDCard:BSPIM:mosi_after_ld\
	\SDCard:BSPIM:so_send\
	\SDCard:BSPIM:mosi_cpha_1\
	\SDCard:BSPIM:pre_mosi\
	\SDCard:BSPIM:dpcounter_zero\
	\SDCard:BSPIM:control_7\
	\SDCard:BSPIM:control_6\
	\SDCard:BSPIM:control_5\
	\SDCard:BSPIM:control_4\
	\SDCard:BSPIM:control_3\
	\SDCard:BSPIM:control_2\
	\SDCard:BSPIM:control_1\
	\SDCard:BSPIM:control_0\
	\SDCard:Net_294\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_1686
	Net_2681
	Net_2682
	Net_2683
	Net_2684
	Net_2685
	Net_2686
	Net_2687
	\MODULE_1:g1:a0:gx:u0:albi_1\
	\MODULE_1:g1:a0:gx:u0:agbi_1\
	\MODULE_1:g1:a0:gx:u0:lt_0\
	\MODULE_1:g1:a0:gx:u0:gt_0\
	\MODULE_1:g1:a0:gx:u0:lt_1\
	\MODULE_1:g1:a0:gx:u0:gt_1\
	\MODULE_1:g1:a0:gx:u0:lt_2\
	\MODULE_1:g1:a0:gx:u0:gt_2\
	\MODULE_1:g1:a0:gx:u0:lti_0\
	\MODULE_1:g1:a0:gx:u0:gti_0\
	\MODULE_1:g1:a0:gx:u0:albi_0\
	\MODULE_1:g1:a0:gx:u0:agbi_0\
	\MODULE_1:g1:a0:xneq\
	\MODULE_1:g1:a0:xlt\
	\MODULE_1:g1:a0:xlte\
	\MODULE_1:g1:a0:xgt\
	\MODULE_1:g1:a0:xgte\
	\MODULE_1:lt\
	\MODULE_1:gt\
	\MODULE_1:gte\
	\MODULE_1:lte\
	\MODULE_1:neq\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:lt_3\
	\MODULE_2:g1:a0:gx:u0:gt_3\
	\MODULE_2:g1:a0:gx:u0:lt_4\
	\MODULE_2:g1:a0:gx:u0:gt_4\
	\MODULE_2:g1:a0:gx:u0:lti_1\
	\MODULE_2:g1:a0:gx:u0:gti_1\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\
	\MODULE_3:g1:a0:gx:u0:albi_2\
	\MODULE_3:g1:a0:gx:u0:agbi_2\
	\MODULE_3:g1:a0:gx:u0:lt_3\
	\MODULE_3:g1:a0:gx:u0:gt_3\
	\MODULE_3:g1:a0:gx:u0:lt_4\
	\MODULE_3:g1:a0:gx:u0:gt_4\
	\MODULE_3:g1:a0:gx:u0:lti_1\
	\MODULE_3:g1:a0:gx:u0:gti_1\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xeq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:eq\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\


Deleted 117 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SCSI_CTL_PHASE:rst\ to \SCSI_CTL_PHASE:clk\
Aliasing zero to \SCSI_CTL_PHASE:clk\
Aliasing one to tmpOE__SD_CD_net_0
Aliasing Net_1083 to tmpOE__SD_CD_net_0
Aliasing \SCSI_Out_Bits:clk\ to \SCSI_CTL_PHASE:clk\
Aliasing \SCSI_Out_Bits:rst\ to \SCSI_CTL_PHASE:clk\
Aliasing tmpOE__SD_CS_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SD_SCK_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__SD_CD_net_0
Aliasing \SCSI_Out_Ctl:clk\ to \SCSI_CTL_PHASE:clk\
Aliasing \SCSI_Out_Ctl:rst\ to \SCSI_CTL_PHASE:clk\
Aliasing tmpOE__LED1_net_0 to tmpOE__SD_CD_net_0
Aliasing \SDCard:BSPIM:pol_supprt\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:tx_status_3\ to \SDCard:BSPIM:load_rx_data\
Aliasing \SDCard:BSPIM:tx_status_6\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:tx_status_5\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:rx_status_3\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:rx_status_2\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:rx_status_1\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:rx_status_0\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:Net_289\ to \SCSI_CTL_PHASE:clk\
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__SD_CD_net_0
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__SD_CD_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__SD_CD_net_0
Aliasing \SCSI_Filtered:status_7\ to \SCSI_CTL_PHASE:clk\
Aliasing \SCSI_Filtered:status_6\ to \SCSI_CTL_PHASE:clk\
Aliasing \SCSI_Filtered:status_5\ to \SCSI_CTL_PHASE:clk\
Aliasing filteredIn_0 to tmpOE__SD_CD_net_0
Aliasing \Debug_Timer:Net_260\ to \SCSI_CTL_PHASE:clk\
Aliasing Net_12 to \SCSI_CTL_PHASE:clk\
Aliasing \Debug_Timer:Net_102\ to tmpOE__SD_CD_net_0
Aliasing \SCSI_CTL_BSY:clk\ to \SCSI_CTL_PHASE:clk\
Aliasing \SCSI_CTL_BSY:rst\ to \SCSI_CTL_PHASE:clk\
Aliasing Net_3053 to \SCSI_CTL_PHASE:clk\
Aliasing \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\ to \SCSI_CTL_PHASE:clk\
Aliasing Net_3052 to \SCSI_CTL_PHASE:clk\
Aliasing ACSI_CMD1_SelectionR to \SCSI_CTL_PHASE:clk\
Aliasing REQ_ACK_FFR to \SCSI_CTL_PHASE:clk\
Aliasing IRS to \SCSI_CTL_PHASE:clk\
Aliasing ACSI_ID_SelectionS to \SCSI_CTL_PHASE:clk\
Aliasing SCSI_nID_7 to tmpOE__SD_CD_net_0
Aliasing SCSI_nID_6 to tmpOE__SD_CD_net_0
Aliasing SCSI_nID_5 to tmpOE__SD_CD_net_0
Aliasing SCSI_nID_4 to tmpOE__SD_CD_net_0
Aliasing a_1 to \SCSI_CTL_PHASE:clk\
Aliasing a_0 to \SCSI_CTL_PHASE:clk\
Aliasing tmpOE__ACSI_IR_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_DR_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_RST_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_ACK_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__SCSI_In_DBx_net_6 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_5 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__ACSI_SEL_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_A1_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_RW_net_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ACSI_ID_H_net_0 to tmpOE__SD_CD_net_0
Aliasing Net_3229_4 to tmpOE__SD_CD_net_0
Aliasing Net_3229_3 to \SCSI_CTL_PHASE:clk\
Aliasing Net_3229_2 to \SCSI_CTL_PHASE:clk\
Aliasing Net_3229_1 to tmpOE__SD_CD_net_0
Aliasing Net_3229_0 to \SCSI_CTL_PHASE:clk\
Aliasing Net_3238 to tmpOE__SD_CD_net_0
Aliasing cydff_4S to \SCSI_CTL_PHASE:clk\
Aliasing Net_3347_4 to tmpOE__SD_CD_net_0
Aliasing Net_3347_3 to tmpOE__SD_CD_net_0
Aliasing Net_3347_2 to tmpOE__SD_CD_net_0
Aliasing Net_3347_1 to tmpOE__SD_CD_net_0
Aliasing Net_3347_0 to tmpOE__SD_CD_net_0
Aliasing tmpOE__ICD_net_0 to tmpOE__SD_CD_net_0
Aliasing \MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SD_CD_net_0
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SD_CD_net_0
Aliasing MODIN6_4 to MODIN4_4
Aliasing MODIN6_3 to MODIN4_3
Aliasing MODIN6_2 to MODIN4_2
Aliasing MODIN6_1 to MODIN4_1
Aliasing MODIN6_0 to MODIN4_0
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__SD_CD_net_0
Aliasing \SDCard:BSPIM:so_send_reg\\D\ to \SCSI_CTL_PHASE:clk\
Aliasing \SDCard:BSPIM:dpcounter_one_reg\\D\ to \SDCard:BSPIM:load_rx_data\
Aliasing cydff_3_7D to \ACSI_In:status_7\
Aliasing cydff_3_6D to \ACSI_In:status_6\
Aliasing cydff_3_5D to \ACSI_In:status_5\
Aliasing cydff_3_4D to \ACSI_In:status_4\
Aliasing cydff_3_3D to \ACSI_In:status_3\
Aliasing cydff_3_2D to \ACSI_In:status_2\
Aliasing cydff_3_1D to \ACSI_In:status_1\
Aliasing cydff_3_0D to \ACSI_In:status_0\
Removing Lhs of wire \SCSI_CTL_PHASE:rst\[1] = \SCSI_CTL_PHASE:clk\[0]
Removing Rhs of wire MSG[2] = \SCSI_CTL_PHASE:control_out_0\[3]
Removing Rhs of wire MSG[2] = \SCSI_CTL_PHASE:control_0\[26]
Removing Rhs of wire CD[4] = \SCSI_CTL_PHASE:control_out_1\[5]
Removing Rhs of wire CD[4] = \SCSI_CTL_PHASE:control_1\[25]
Removing Rhs of wire IO[6] = \SCSI_CTL_PHASE:control_out_2\[7]
Removing Rhs of wire IO[6] = \SCSI_CTL_PHASE:control_2\[24]
Removing Rhs of wire zero[31] = \SCSI_CTL_PHASE:clk\[0]
Removing Lhs of wire one[35] = tmpOE__SD_CD_net_0[30]
Removing Rhs of wire REQ[40] = \scsiTarget:REQReg\[41]
Removing Rhs of wire Net_1706_7[42] = \scsiTarget:data_7\[43]
Removing Rhs of wire Net_1706_6[44] = \scsiTarget:data_6\[45]
Removing Rhs of wire Net_1706_5[46] = \scsiTarget:data_5\[47]
Removing Rhs of wire Net_1706_4[48] = \scsiTarget:data_4\[49]
Removing Rhs of wire Net_1706_3[50] = \scsiTarget:data_3\[51]
Removing Rhs of wire Net_1706_2[52] = \scsiTarget:data_2\[53]
Removing Rhs of wire Net_1706_1[54] = \scsiTarget:data_1\[55]
Removing Rhs of wire Net_1706_0[56] = \scsiTarget:data_0\[57]
Removing Rhs of wire \scsiTarget:pi_7\[58] = \scsiTarget:dbxInReg_7\[59]
Removing Rhs of wire \scsiTarget:pi_6\[60] = \scsiTarget:dbxInReg_6\[61]
Removing Rhs of wire \scsiTarget:pi_5\[62] = \scsiTarget:dbxInReg_5\[63]
Removing Rhs of wire \scsiTarget:pi_4\[64] = \scsiTarget:dbxInReg_4\[65]
Removing Rhs of wire \scsiTarget:pi_3\[66] = \scsiTarget:dbxInReg_3\[67]
Removing Rhs of wire \scsiTarget:pi_2\[68] = \scsiTarget:dbxInReg_2\[69]
Removing Rhs of wire \scsiTarget:pi_1\[70] = \scsiTarget:dbxInReg_1\[71]
Removing Rhs of wire \scsiTarget:pi_0\[72] = \scsiTarget:dbxInReg_0\[73]
Removing Rhs of wire Net_1668[85] = \scsiTarget:f0_bus_stat\[84]
Removing Rhs of wire Net_1655[86] = \scsiTarget:f1_bus_stat\[83]
Removing Rhs of wire filteredIn_4[89] = \GlitchFilter_1:genblk1[0]:last_state\[624]
Removing Rhs of wire SCSI_nDBx_7[102] = \mux_2:tmp__mux_2_reg_7\[566]
Removing Rhs of wire SCSI_nDBx_6[103] = \mux_2:tmp__mux_2_reg_6\[568]
Removing Rhs of wire SCSI_nDBx_5[104] = \mux_2:tmp__mux_2_reg_5\[570]
Removing Rhs of wire SCSI_nDBx_4[105] = \mux_2:tmp__mux_2_reg_4\[572]
Removing Rhs of wire SCSI_nDBx_3[106] = \mux_2:tmp__mux_2_reg_3\[574]
Removing Rhs of wire SCSI_nDBx_2[107] = \mux_2:tmp__mux_2_reg_2\[575]
Removing Rhs of wire SCSI_nDBx_1[108] = \mux_2:tmp__mux_2_reg_1\[576]
Removing Rhs of wire SCSI_nDBx_0[109] = \mux_2:tmp__mux_2_reg_0\[577]
Removing Lhs of wire Net_1083[110] = tmpOE__SD_CD_net_0[30]
Removing Rhs of wire Net_2204[114] = \SCSI_Out_Ctl:control_out_0\[180]
Removing Rhs of wire Net_2204[114] = \SCSI_Out_Ctl:control_0\[203]
Removing Rhs of wire Net_1707_7[115] = \SCSI_Out_Bits:control_out_7\[140]
Removing Rhs of wire Net_1707_7[115] = \SCSI_Out_Bits:control_7\[149]
Removing Rhs of wire Net_1707_6[117] = \SCSI_Out_Bits:control_out_6\[141]
Removing Rhs of wire Net_1707_6[117] = \SCSI_Out_Bits:control_6\[150]
Removing Rhs of wire Net_1707_5[119] = \SCSI_Out_Bits:control_out_5\[142]
Removing Rhs of wire Net_1707_5[119] = \SCSI_Out_Bits:control_5\[151]
Removing Rhs of wire Net_1707_4[121] = \SCSI_Out_Bits:control_out_4\[143]
Removing Rhs of wire Net_1707_4[121] = \SCSI_Out_Bits:control_4\[152]
Removing Rhs of wire Net_1707_3[123] = \SCSI_Out_Bits:control_out_3\[144]
Removing Rhs of wire Net_1707_3[123] = \SCSI_Out_Bits:control_3\[153]
Removing Rhs of wire Net_1707_2[125] = \SCSI_Out_Bits:control_out_2\[145]
Removing Rhs of wire Net_1707_2[125] = \SCSI_Out_Bits:control_2\[154]
Removing Rhs of wire Net_1707_1[127] = \SCSI_Out_Bits:control_out_1\[146]
Removing Rhs of wire Net_1707_1[127] = \SCSI_Out_Bits:control_1\[155]
Removing Rhs of wire Net_1707_0[129] = \SCSI_Out_Bits:control_out_0\[147]
Removing Rhs of wire Net_1707_0[129] = \SCSI_Out_Bits:control_0\[156]
Removing Rhs of wire Net_791_7[130] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_7\[113]
Removing Rhs of wire Net_791_6[131] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_6\[116]
Removing Rhs of wire Net_791_5[132] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_5\[118]
Removing Rhs of wire Net_791_4[133] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_4\[120]
Removing Rhs of wire Net_791_3[134] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_3\[122]
Removing Rhs of wire Net_791_2[135] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_2\[124]
Removing Rhs of wire Net_791_1[136] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_1\[126]
Removing Rhs of wire Net_791_0[137] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_0\[128]
Removing Lhs of wire \SCSI_Out_Bits:clk\[138] = zero[31]
Removing Lhs of wire \SCSI_Out_Bits:rst\[139] = zero[31]
Removing Lhs of wire tmpOE__SD_CS_net_0[158] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__SD_SCK_net_0[165] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[172] = tmpOE__SD_CD_net_0[30]
Removing Rhs of wire Net_683[173] = \SDCard:BSPIM:mosi_fin\[227]
Removing Rhs of wire Net_683[173] = \SDCard:BSPIM:mosi_cpha_0\[228]
Removing Lhs of wire \SCSI_Out_Ctl:clk\[178] = zero[31]
Removing Lhs of wire \SCSI_Out_Ctl:rst\[179] = zero[31]
Removing Lhs of wire tmpOE__LED1_net_0[210] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \SDCard:Net_276\[216] = Net_710[28]
Removing Rhs of wire \SDCard:BSPIM:load_rx_data\[219] = \SDCard:BSPIM:dpcounter_one\[220]
Removing Lhs of wire \SDCard:BSPIM:pol_supprt\[221] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:miso_to_dp\[222] = \SDCard:Net_244\[223]
Removing Lhs of wire \SDCard:Net_244\[223] = Net_3388[314]
Removing Rhs of wire \SDCard:BSPIM:tx_status_1\[249] = \SDCard:BSPIM:dpMOSI_fifo_empty\[250]
Removing Rhs of wire \SDCard:BSPIM:tx_status_2\[251] = \SDCard:BSPIM:dpMOSI_fifo_not_full\[252]
Removing Lhs of wire \SDCard:BSPIM:tx_status_3\[253] = \SDCard:BSPIM:load_rx_data\[219]
Removing Rhs of wire \SDCard:BSPIM:rx_status_4\[255] = \SDCard:BSPIM:dpMISO_fifo_full\[256]
Removing Rhs of wire \SDCard:BSPIM:rx_status_5\[257] = \SDCard:BSPIM:dpMISO_fifo_not_empty\[258]
Removing Lhs of wire \SDCard:BSPIM:tx_status_6\[260] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:tx_status_5\[261] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:rx_status_3\[262] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:rx_status_2\[263] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:rx_status_1\[264] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:rx_status_0\[265] = zero[31]
Removing Lhs of wire \SDCard:Net_273\[275] = zero[31]
Removing Lhs of wire \SDCard:Net_289\[315] = zero[31]
Removing Lhs of wire tmpOE__SD_MISO_net_0[317] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[324] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[331] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \SCSI_Filtered:status_7\[384] = zero[31]
Removing Lhs of wire \SCSI_Filtered:status_6\[385] = zero[31]
Removing Lhs of wire \SCSI_Filtered:status_5\[386] = zero[31]
Removing Lhs of wire \SCSI_Filtered:status_4\[387] = filteredIn_4[89]
Removing Lhs of wire \SCSI_Filtered:status_3\[388] = filteredIn_3[87]
Removing Lhs of wire \SCSI_Filtered:status_2\[389] = filteredIn_2[390]
Removing Lhs of wire \SCSI_Filtered:status_1\[391] = filteredIn_1[392]
Removing Lhs of wire \SCSI_Filtered:status_0\[393] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire filteredIn_0[394] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \Debug_Timer:Net_260\[398] = zero[31]
Removing Lhs of wire \Debug_Timer:Net_266\[399] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_12[400] = zero[31]
Removing Rhs of wire Net_855[405] = \Debug_Timer:Net_51\[401]
Removing Lhs of wire \Debug_Timer:Net_102\[406] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_1523[412] = cydff_1[411]
Removing Lhs of wire Net_1699[424] = cydff_2[423]
Removing Lhs of wire \SCSI_CTL_BSY:clk\[426] = zero[31]
Removing Lhs of wire \SCSI_CTL_BSY:rst\[427] = zero[31]
Removing Rhs of wire BSY[428] = \SCSI_CTL_BSY:control_out_0\[429]
Removing Rhs of wire BSY[428] = \SCSI_CTL_BSY:control_0\[452]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[455] = ACSI_D_DBx_6[456]
Removing Rhs of wire ACSI_D_DBx_6[456] = cydff_3_6[550]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[457] = ACSI_D_DBx_5[458]
Removing Rhs of wire ACSI_D_DBx_5[458] = cydff_3_5[552]
Removing Rhs of wire SCSI_nID_3[463] = \LUT_1:tmp__LUT_1_reg_3\[459]
Removing Rhs of wire SCSI_nID_2[464] = \LUT_1:tmp__LUT_1_reg_2\[460]
Removing Rhs of wire SCSI_nID_1[465] = \LUT_1:tmp__LUT_1_reg_1\[461]
Removing Rhs of wire SCSI_nID_0[466] = \LUT_1:tmp__LUT_1_reg_0\[462]
Removing Lhs of wire Net_3053[472] = zero[31]
Removing Rhs of wire Net_2947[479] = \GlitchFilter_2:state_0\[476]
Removing Lhs of wire \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\[481] = zero[31]
Removing Lhs of wire Net_3052[515] = zero[31]
Removing Lhs of wire ACSI_CMD1_SelectionR[516] = zero[31]
Removing Rhs of wire CMD1ap[517] = \mux_1:tmp__mux_1_reg\[735]
Removing Lhs of wire ACSI_CMD1_SelectionS[518] = CMD1ap[517]
Removing Lhs of wire CMD1[519] = ACSI_CMD1_Selection[514]
Removing Lhs of wire REQ_ACK_FFR[521] = zero[31]
Removing Lhs of wire REQ_ACK_FFS[522] = nREQ[513]
Removing Lhs of wire nACKi[523] = REQ_ACK_FF[520]
Removing Lhs of wire IRR[526] = IR_reset[467]
Removing Lhs of wire IRS[527] = zero[31]
Removing Lhs of wire IRQ[528] = IR[524]
Removing Rhs of wire Net_2155[530] = cmp_vv_vv_MODGEN_1[595]
Removing Rhs of wire Net_2155[530] = \MODULE_1:g1:a0:xeq\[787]
Removing Rhs of wire Net_2155[530] = \MODULE_1:g1:a0:gx:u0:aeqb_1\[774]
Removing Lhs of wire ACSI_ID_SelectionR[531] = Net_2065[532]
Removing Lhs of wire ACSI_ID_SelectionS[533] = zero[31]
Removing Lhs of wire SEL[534] = ACSI_ID_Selection[529]
Removing Rhs of wire ACSI_D_DBx_4[536] = cydff_3_4[554]
Removing Rhs of wire ACSI_D_DBx_3[538] = cydff_3_3[556]
Removing Rhs of wire ACSI_D_DBx_2[540] = cydff_3_2[558]
Removing Rhs of wire ACSI_D_DBx_1[542] = cydff_3_1[560]
Removing Rhs of wire ACSI_D_DBx_0[544] = cydff_3_0[562]
Removing Rhs of wire ACSI_D_DBx_7[546] = cydff_3_7[548]
Removing Lhs of wire SCSI_nID_7[567] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire SCSI_nID_6[569] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire SCSI_nID_5[571] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire SCSI_nID_4[573] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire a_1[578] = zero[31]
Removing Lhs of wire a_0[579] = zero[31]
Removing Lhs of wire tmpOE__ACSI_IR_net_0[582] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ACSI_DR_net_0[589] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \SCSI_In:status_7\[596] = Net_3063_7[597]
Removing Lhs of wire \SCSI_In:status_6\[598] = Net_3063_6[599]
Removing Lhs of wire \SCSI_In:status_5\[600] = Net_3063_5[601]
Removing Lhs of wire \SCSI_In:status_4\[602] = Net_3063_4[603]
Removing Lhs of wire \SCSI_In:status_3\[604] = Net_3063_3[605]
Removing Lhs of wire \SCSI_In:status_2\[606] = Net_3063_2[607]
Removing Lhs of wire \SCSI_In:status_1\[608] = Net_3063_1[609]
Removing Lhs of wire \SCSI_In:status_0\[610] = Net_3063_0[611]
Removing Rhs of wire nACKo[616] = \GlitchFilter_3:genblk1[0]:last_state\[645]
Removing Rhs of wire Net_2125[617] = \ACK_MUX:tmp__ACK_MUX_reg\[615]
Removing Lhs of wire tmpOE__ACSI_RST_net_0[628] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ACSI_ACK_net_0[633] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_7[649] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_6[650] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_5[651] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_4[652] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_3[653] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_2[654] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_1[655] = Net_3412[453]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_0[656] = Net_3412[453]
Removing Lhs of wire tmpOE__ACSI_SEL_net_0[668] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ACSI_A1_net_0[673] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ACSI_RW_net_0[679] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ACSI_ID_H_net_0[684] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \ACSI_In:status_7\[697] = ACSI_In_DBx_7[549]
Removing Lhs of wire \ACSI_In:status_6\[698] = ACSI_In_DBx_6[551]
Removing Lhs of wire \ACSI_In:status_5\[699] = ACSI_In_DBx_5[553]
Removing Lhs of wire \ACSI_In:status_4\[700] = ACSI_In_DBx_4[555]
Removing Lhs of wire \ACSI_In:status_3\[701] = ACSI_In_DBx_3[557]
Removing Lhs of wire \ACSI_In:status_2\[702] = ACSI_In_DBx_2[559]
Removing Lhs of wire \ACSI_In:status_1\[703] = ACSI_In_DBx_1[561]
Removing Lhs of wire \ACSI_In:status_0\[704] = ACSI_In_DBx_0[563]
Removing Rhs of wire Net_3344[710] = cmp_vv_vv_MODGEN_2[711]
Removing Rhs of wire Net_3344[710] = \MODULE_2:g1:a0:xeq\[873]
Removing Rhs of wire Net_3344[710] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[850]
Removing Lhs of wire Net_3229_4[712] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3229_3[713] = zero[31]
Removing Lhs of wire Net_3229_2[714] = zero[31]
Removing Lhs of wire Net_3229_1[715] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3229_0[716] = zero[31]
Removing Lhs of wire Net_3238[719] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire cydff_4R[720] = nA1[721]
Removing Lhs of wire cydff_4S[722] = zero[31]
Removing Lhs of wire Net_3251[723] = cydff_4[718]
Removing Rhs of wire Net_3348[727] = cmp_vv_vv_MODGEN_3[728]
Removing Rhs of wire Net_3348[727] = \MODULE_3:g1:a0:xneq\[960]
Removing Lhs of wire Net_3347_4[729] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3347_3[730] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3347_2[731] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3347_1[732] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire Net_3347_0[733] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire tmpOE__ICD_net_0[738] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_1:g1:a0:newa_2\[742] = MODIN1_2[743]
Removing Lhs of wire MODIN1_2[743] = a_2[637]
Removing Lhs of wire \MODULE_1:g1:a0:newa_1\[744] = MODIN1_1[745]
Removing Lhs of wire MODIN1_1[745] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:newa_0\[746] = MODIN1_0[747]
Removing Lhs of wire MODIN1_0[747] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:newb_2\[748] = MODIN2_2[749]
Removing Lhs of wire MODIN2_2[749] = RnW_2[685]
Removing Lhs of wire \MODULE_1:g1:a0:newb_1\[750] = MODIN2_1[751]
Removing Lhs of wire MODIN2_1[751] = RnW_1[454]
Removing Lhs of wire \MODULE_1:g1:a0:newb_0\[752] = MODIN2_0[753]
Removing Lhs of wire MODIN2_0[753] = RnW_0[674]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_2\[754] = a_2[637]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_1\[755] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_0\[756] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:datab_2\[757] = RnW_2[685]
Removing Lhs of wire \MODULE_1:g1:a0:datab_1\[758] = RnW_1[454]
Removing Lhs of wire \MODULE_1:g1:a0:datab_0\[759] = RnW_0[674]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_2\[760] = a_2[637]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_1\[761] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_0\[762] = zero[31]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_2\[763] = RnW_2[685]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_1\[764] = RnW_1[454]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_0\[765] = RnW_0[674]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:aeqb_0\[769] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eq_0\[770] = \MODULE_1:g1:a0:gx:u0:xnor_array_0\[768]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eqi_0\[773] = \MODULE_1:g1:a0:gx:u0:eq_2\[772]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[798] = MODIN3_4[799]
Removing Lhs of wire MODIN3_4[799] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[800] = MODIN3_3[801]
Removing Lhs of wire MODIN3_3[801] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[802] = MODIN3_2[803]
Removing Lhs of wire MODIN3_2[803] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[804] = MODIN3_1[805]
Removing Lhs of wire MODIN3_1[805] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[806] = MODIN3_0[807]
Removing Lhs of wire MODIN3_0[807] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[808] = MODIN4_4[809]
Removing Lhs of wire MODIN4_4[809] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[810] = MODIN4_3[811]
Removing Lhs of wire MODIN4_3[811] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[812] = MODIN4_2[813]
Removing Lhs of wire MODIN4_2[813] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[814] = MODIN4_1[815]
Removing Lhs of wire MODIN4_1[815] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[816] = MODIN4_0[817]
Removing Lhs of wire MODIN4_0[817] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[818] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[819] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[820] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[821] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[822] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[823] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[824] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[825] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[826] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[827] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[828] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[829] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[830] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[831] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[832] = zero[31]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[833] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[834] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[835] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[836] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[837] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[843] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[844] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[842]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[849] = \MODULE_2:g1:a0:gx:u0:eq_4\[848]
Removing Lhs of wire \MODULE_3:g1:a0:newa_4\[884] = MODIN5_4[885]
Removing Lhs of wire MODIN5_4[885] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:newa_3\[886] = MODIN5_3[887]
Removing Lhs of wire MODIN5_3[887] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:newa_2\[888] = MODIN5_2[889]
Removing Lhs of wire MODIN5_2[889] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[890] = MODIN5_1[891]
Removing Lhs of wire MODIN5_1[891] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[892] = MODIN5_0[893]
Removing Lhs of wire MODIN5_0[893] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:newb_4\[894] = ACSI_D_DBx_4[536]
Removing Lhs of wire MODIN6_4[895] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_3:g1:a0:newb_3\[896] = ACSI_D_DBx_3[538]
Removing Lhs of wire MODIN6_3[897] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_3:g1:a0:newb_2\[898] = ACSI_D_DBx_2[540]
Removing Lhs of wire MODIN6_2[899] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[900] = ACSI_D_DBx_1[542]
Removing Lhs of wire MODIN6_1[901] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[902] = ACSI_D_DBx_0[544]
Removing Lhs of wire MODIN6_0[903] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_4\[904] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_3\[905] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_2\[906] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[907] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[908] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:datab_4\[909] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_3:g1:a0:datab_3\[910] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_3:g1:a0:datab_2\[911] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[912] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[913] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_4\[914] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_3\[915] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_2\[916] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[917] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[918] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_4\[919] = ACSI_D_DBx_4[536]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_3\[920] = ACSI_D_DBx_3[538]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_2\[921] = ACSI_D_DBx_2[540]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[922] = ACSI_D_DBx_1[542]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[923] = ACSI_D_DBx_0[544]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[929] = tmpOE__SD_CD_net_0[30]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[930] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[928]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[935] = \MODULE_3:g1:a0:gx:u0:eq_4\[934]
Removing Lhs of wire \SDCard:BSPIM:so_send_reg\\D\[996] = zero[31]
Removing Lhs of wire \SDCard:BSPIM:mosi_reg\\D\[1003] = \SDCard:BSPIM:mosi_pre_reg\[242]
Removing Lhs of wire \SDCard:BSPIM:dpcounter_one_reg\\D\[1005] = \SDCard:BSPIM:load_rx_data\[219]
Removing Lhs of wire \SDCard:BSPIM:mosi_from_dp_reg\\D\[1006] = \SDCard:BSPIM:mosi_from_dp\[232]
Removing Lhs of wire cydff_1D[1009] = Net_2677[409]
Removing Lhs of wire cydff_2D[1010] = Net_2679[420]
Removing Lhs of wire ACSI_CMD1_SelectionD[1012] = zero[31]
Removing Lhs of wire REQ_ACK_FFD[1013] = zero[31]
Removing Lhs of wire IRD[1014] = IR_enable[525]
Removing Lhs of wire ACSI_ID_SelectionD[1015] = Net_2155[530]
Removing Lhs of wire cydff_3_7D[1016] = ACSI_In_DBx_7[549]
Removing Lhs of wire cydff_3_6D[1017] = ACSI_In_DBx_6[551]
Removing Lhs of wire cydff_3_5D[1018] = ACSI_In_DBx_5[553]
Removing Lhs of wire cydff_3_4D[1019] = ACSI_In_DBx_4[555]
Removing Lhs of wire cydff_3_3D[1020] = ACSI_In_DBx_3[557]
Removing Lhs of wire cydff_3_2D[1021] = ACSI_In_DBx_2[559]
Removing Lhs of wire cydff_3_1D[1022] = ACSI_In_DBx_1[561]
Removing Lhs of wire cydff_3_0D[1023] = ACSI_In_DBx_0[563]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[1024] = Net_2125[617]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_1\\D\[1026] = \GlitchFilter_3:genblk1[0]:samples_0\[643]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_0\\D\[1027] = REQ_ACK_FF[520]
Removing Lhs of wire cydff_4D[1029] = tmpOE__SD_CD_net_0[30]

------------------------------------------------------
Aliased 0 equations, 344 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__SD_CD_net_0' (cost = 0):
tmpOE__SD_CD_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'RESET' (cost = 0):
RESET <= (not Net_2947);

Note:  Expanding virtual equation for 'Net_2224_4' (cost = 0):
Net_2224_4 <= (not ACSI_D_DBx_4);

Note:  Expanding virtual equation for 'SCSI_nID_3' (cost = 2):
SCSI_nID_3 <= (not ACSI_D_DBx_5
	OR not ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'Net_2224_3' (cost = 0):
Net_2224_3 <= (not ACSI_D_DBx_3);

Note:  Expanding virtual equation for 'SCSI_nID_2' (cost = 2):
SCSI_nID_2 <= (ACSI_D_DBx_5
	OR not ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'Net_2224_2' (cost = 0):
Net_2224_2 <= (not ACSI_D_DBx_2);

Note:  Expanding virtual equation for 'SCSI_nID_1' (cost = 2):
SCSI_nID_1 <= (not ACSI_D_DBx_5
	OR ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'Net_2224_1' (cost = 0):
Net_2224_1 <= (not ACSI_D_DBx_1);

Note:  Expanding virtual equation for 'SCSI_nID_0' (cost = 2):
SCSI_nID_0 <= (ACSI_D_DBx_5
	OR ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'Net_2224_0' (cost = 0):
Net_2224_0 <= (not ACSI_D_DBx_0);

Note:  Expanding virtual equation for '\SDCard:BSPIM:load_rx_data\' (cost = 1):
\SDCard:BSPIM:load_rx_data\ <= ((not \SDCard:BSPIM:count_4\ and not \SDCard:BSPIM:count_3\ and not \SDCard:BSPIM:count_2\ and not \SDCard:BSPIM:count_1\ and \SDCard:BSPIM:count_0\));

Note:  Expanding virtual equation for 'filteredIn_2' (cost = 0):
filteredIn_2 <= (not ACSI_ID_Selection);

Note:  Expanding virtual equation for 'nSELACK' (cost = 2):
nSELACK <= (not Net_2996
	OR not Net_3201);

Note:  Expanding virtual equation for 'nREQ' (cost = 0):
nREQ <= (not REQ);

Note:  Expanding virtual equation for 'IR_enable' (cost = 3):
IR_enable <= ((not MSG and not ACSI_CMD1_Selection));

Note:  Expanding virtual equation for 'nCMD1' (cost = 0):
nCMD1 <= (not ACSI_CMD1_Selection);

Note:  Expanding virtual equation for 'Net_2169' (cost = 0):
Net_2169 <= (not CD);

Note:  Expanding virtual equation for 'Net_2125' (cost = 9):
Net_2125 <= ((not MSG and not ACSI_CMD1_Selection and nACKo)
	OR (not REQ and MSG)
	OR (not REQ and ACSI_CMD1_Selection));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR (not MSG and not ACSI_CMD1_Selection and nACKo)
	OR (not REQ and MSG)
	OR (not REQ and ACSI_CMD1_Selection));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 3):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not MSG and not ACSI_CMD1_Selection and nACKo and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not REQ and MSG and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not REQ and ACSI_CMD1_Selection and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for 'a_2' (cost = 0):
a_2 <= (not ACSI_In_DBx_7);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[0]:or_term\ <= (\GlitchFilter_3:genblk1[0]:samples_0\
	OR \GlitchFilter_3:genblk1[0]:samples_1\
	OR REQ_ACK_FF);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((REQ_ACK_FF and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for 'nACSI_ACK' (cost = 0):
nACSI_ACK <= (not Net_2996);

Note:  Expanding virtual equation for 'Net_3211' (cost = 0):
Net_3211 <= (not RnW_1);

Note:  Expanding virtual equation for 'Net_3212' (cost = 0):
Net_3212 <= (not Net_3201);

Note:  Expanding virtual equation for 'Net_3195' (cost = 0):
Net_3195 <= (not filteredIn_4);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not RnW_2 and ACSI_In_DBx_7)
	OR (not ACSI_In_DBx_7 and RnW_2));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= (not RnW_1);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= (not RnW_0);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not RnW_1 and not RnW_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (ACSI_D_DBx_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not ACSI_D_DBx_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not ACSI_D_DBx_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (ACSI_D_DBx_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (not ACSI_D_DBx_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not ACSI_D_DBx_0 and ACSI_D_DBx_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not ACSI_D_DBx_2 and not ACSI_D_DBx_0 and ACSI_D_DBx_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not ACSI_D_DBx_3 and not ACSI_D_DBx_2 and not ACSI_D_DBx_0 and ACSI_D_DBx_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <= (ACSI_D_DBx_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= ((ACSI_D_DBx_1 and ACSI_D_DBx_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= (not ACSI_D_DBx_1);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= (ACSI_D_DBx_4);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_3\ <= (ACSI_D_DBx_3);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= (ACSI_D_DBx_2);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= (ACSI_D_DBx_1);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= (ACSI_D_DBx_0);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((ACSI_D_DBx_1 and ACSI_D_DBx_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_2\ <= ((ACSI_D_DBx_2 and ACSI_D_DBx_1 and ACSI_D_DBx_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_3\ <= ((ACSI_D_DBx_3 and ACSI_D_DBx_2 and ACSI_D_DBx_1 and ACSI_D_DBx_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_4\ <= ((ACSI_D_DBx_4 and ACSI_D_DBx_3 and ACSI_D_DBx_2 and ACSI_D_DBx_1 and ACSI_D_DBx_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:gt_0\ <= (not ACSI_D_DBx_0);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_1\ <= (not ACSI_D_DBx_0
	OR not ACSI_D_DBx_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'filteredIn_3' (cost = 0):
filteredIn_3 <= (Net_2947);

Note:  Expanding virtual equation for 'Net_2224_7' (cost = 2):
Net_2224_7 <= (ACSI_CMD1_Selection
	OR not ACSI_D_DBx_7);

Note:  Expanding virtual equation for 'Net_2224_6' (cost = 2):
Net_2224_6 <= (ACSI_CMD1_Selection
	OR not ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'Net_2224_5' (cost = 2):
Net_2224_5 <= (ACSI_CMD1_Selection
	OR not ACSI_D_DBx_5);

Note:  Expanding virtual equation for 'SCSI_nDBx_4' (cost = 8):
SCSI_nDBx_4 <= (ACSI_ID_Selection
	OR not ACSI_D_DBx_4);

Note:  Expanding virtual equation for 'SCSI_nDBx_3' (cost = 57):
SCSI_nDBx_3 <= ((not ACSI_ID_Selection and not ACSI_D_DBx_3)
	OR (not ACSI_D_DBx_5 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_6 and ACSI_ID_Selection));

Note:  Expanding virtual equation for 'SCSI_nDBx_2' (cost = 42):
SCSI_nDBx_2 <= ((not ACSI_ID_Selection and not ACSI_D_DBx_2)
	OR (ACSI_D_DBx_5 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_6 and ACSI_ID_Selection));

Note:  Expanding virtual equation for 'SCSI_nDBx_1' (cost = 87):
SCSI_nDBx_1 <= ((not ACSI_ID_Selection and not ACSI_D_DBx_1)
	OR (not ACSI_D_DBx_5 and ACSI_ID_Selection)
	OR (ACSI_D_DBx_6 and ACSI_ID_Selection));

Note:  Expanding virtual equation for 'SCSI_nDBx_0' (cost = 72):
SCSI_nDBx_0 <= ((not ACSI_ID_Selection and not ACSI_D_DBx_0)
	OR (ACSI_D_DBx_5 and ACSI_ID_Selection)
	OR (ACSI_D_DBx_6 and ACSI_ID_Selection));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not RnW_1 and not RnW_0 and not RnW_2 and ACSI_In_DBx_7)
	OR (not RnW_1 and not ACSI_In_DBx_7 and not RnW_0 and RnW_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not ACSI_D_DBx_3 and not ACSI_D_DBx_2 and not ACSI_D_DBx_0 and ACSI_D_DBx_4 and ACSI_D_DBx_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 5):
\MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((ACSI_D_DBx_4 and ACSI_D_DBx_3 and ACSI_D_DBx_2 and ACSI_D_DBx_1 and ACSI_D_DBx_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'SCSI_nDBx_7' (cost = 6):
SCSI_nDBx_7 <= (ACSI_ID_Selection
	OR ACSI_CMD1_Selection
	OR not ACSI_D_DBx_7);

Note:  Expanding virtual equation for 'SCSI_nDBx_6' (cost = 36):
SCSI_nDBx_6 <= (ACSI_ID_Selection
	OR ACSI_CMD1_Selection
	OR not ACSI_D_DBx_6);

Note:  Expanding virtual equation for 'SCSI_nDBx_5' (cost = 45):
SCSI_nDBx_5 <= (ACSI_ID_Selection
	OR ACSI_CMD1_Selection
	OR not ACSI_D_DBx_5);

Note:  Expanding virtual equation for 'Net_3344' (cost = 1):
Net_3344 <= ((not ACSI_D_DBx_3 and not ACSI_D_DBx_2 and not ACSI_D_DBx_0 and ACSI_D_DBx_4 and ACSI_D_DBx_1));

Note:  Expanding virtual equation for 'Net_3348' (cost = 5):
Net_3348 <= (not ACSI_D_DBx_4
	OR not ACSI_D_DBx_3
	OR not ACSI_D_DBx_2
	OR not ACSI_D_DBx_1
	OR not ACSI_D_DBx_0);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_3367' (cost = 5):
Net_3367 <= ((not ACSI_D_DBx_4 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_3 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_2 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_1 and ACSI_ID_Selection)
	OR (not ACSI_D_DBx_0 and ACSI_ID_Selection));


Substituting virtuals - pass 5:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MODULE_3:g1:a0:gx:u0:lt_2\ to zero
Removing Rhs of wire Net_2679[420] = ACSI_ID_Selection[529]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:lt_2\[951] = zero[31]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj" -dcpsoc3 SCSI2SD_Copy_05.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.892ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 27 February 2022 23:14:55
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SD_Copy_05.cydsn\SCSI2SD_Copy_05.cyprj -d CY8C5468AXI-LP042 SCSI2SD_Copy_05.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_0\ kept \MODULE_3:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \SDCard:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_Data_Clk'. Fanout=1, Signal=Net_710
    Digital Clock 1: Automatic-assigning  clock 'SCSI_CLK'. Fanout=1, Signal=Net_585
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \scsiTarget:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SDCard:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Data_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Data_Clk, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: REQ:macrocell.q
        Effective Clock: SCSI_CLK
        Enable Signal: REQ:macrocell.q
    Routed Clock: nSELACK:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: nSELACK:macrocell.q
    Routed Clock: ACSI_SEL(0)_SYNC:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: ACSI_SEL(0)_SYNC:synccell.out
    Routed Clock: Net_3240:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3240:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SD_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CD(0)__PA ,
            pad => SD_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_SCK(0)__PA ,
            pin_input => Net_682 ,
            pad => SD_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            pin_input => Net_683 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_3388 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ACSI_IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_IR(0)__PA ,
            pin_input => Net_2339 ,
            pad => ACSI_IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_DR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_DR(0)__PA ,
            pin_input => Net_2147 ,
            pad => ACSI_DR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_RST(0)__PA ,
            fb => Net_2938 ,
            pad => ACSI_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_ACK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_ACK(0)__PA ,
            fb => Net_2996 ,
            pad => ACSI_ACK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(0)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_0 ,
            fb => ACSI_In_DBx_0 ,
            pad => SCSI_In_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(1)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_1 ,
            fb => ACSI_In_DBx_1 ,
            pad => SCSI_In_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(2)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_2 ,
            fb => ACSI_In_DBx_2 ,
            pad => SCSI_In_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(3)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_3 ,
            fb => ACSI_In_DBx_3 ,
            pad => SCSI_In_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(4)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_4 ,
            fb => ACSI_In_DBx_4 ,
            pad => SCSI_In_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(5)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_5 ,
            fb => ACSI_In_DBx_5 ,
            pad => SCSI_In_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(6)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_6 ,
            fb => ACSI_In_DBx_6 ,
            pad => SCSI_In_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(7)__PA ,
            oe => Net_3412 ,
            pin_input => Net_791_7 ,
            fb => ACSI_In_DBx_7 ,
            pad => SCSI_In_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_SEL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_SEL(0)__PA ,
            fb => Net_3201 ,
            pad => ACSI_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_A1(0)__PA ,
            fb => RnW_0 ,
            pad => ACSI_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_RW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_RW(0)__PA ,
            fb => RnW_1 ,
            pad => ACSI_RW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_ID_H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_ID_H(0)__PA ,
            fb => RnW_2 ,
            pad => ACSI_ID_H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ICD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ICD(0)__PA ,
            fb => Net_3372 ,
            pad => ICD(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\scsiTarget:genParity_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2 * !ACSI_D_DBx_1 * !ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2 * ACSI_D_DBx_1 * ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_D_DBx_2 * !ACSI_D_DBx_1 * ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_D_DBx_2 * ACSI_D_DBx_1 * !ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:state_0\ * !\scsiTarget:genParity_2\
            + filteredIn_4 * !\scsiTarget:genParity_2\
            + !\scsiTarget:genParity_2\ * !Net_2947
        );
        Output = \scsiTarget:genParity_2_split\ (fanout=1)

    MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)

    MacroCell: Name=Net_791_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_7 * !Net_2204
            + Net_2204 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)

    MacroCell: Name=Net_791_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_6 * !Net_2204
            + Net_2204 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)

    MacroCell: Name=Net_791_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_5 * !Net_2204
            + Net_2204 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)

    MacroCell: Name=Net_791_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_4 * !Net_2204
            + Net_2204 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)

    MacroCell: Name=Net_791_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_3 * !Net_2204
            + Net_2204 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)

    MacroCell: Name=Net_791_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_2 * !Net_2204
            + Net_2204 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)

    MacroCell: Name=Net_791_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_1 * !Net_2204
            + Net_2204 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)

    MacroCell: Name=Net_791_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_0 * !Net_2204
            + Net_2204 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_683, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_3412, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              IO * BSY * RnW_1
        );
        Output = Net_3412 (fanout=8)

    MacroCell: Name=IR_reset, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_2947 * Net_2996_SYNCOUT * Net_3201_SYNCOUT
        );
        Output = IR_reset (fanout=1)

    MacroCell: Name=nSELACK, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_2996_SYNCOUT * Net_3201_SYNCOUT
        );
        Output = nSELACK (fanout=9)

    MacroCell: Name=Net_2147, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !CD * IR
        );
        Output = Net_2147 (fanout=1)

    MacroCell: Name=Net_2065, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !BSY * Net_2947
        );
        Output = Net_2065 (fanout=1)

    MacroCell: Name=Net_3063_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * !ACSI_CMD1_Selection * ACSI_D_DBx_7
        );
        Output = Net_3063_7 (fanout=1)

    MacroCell: Name=Net_3063_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_6 * !ACSI_CMD1_Selection
        );
        Output = Net_3063_6 (fanout=1)

    MacroCell: Name=Net_3063_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_5 * !ACSI_CMD1_Selection
        );
        Output = Net_3063_5 (fanout=1)

    MacroCell: Name=Net_3063_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_4
        );
        Output = Net_3063_4 (fanout=1)

    MacroCell: Name=Net_3063_3, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_3
            + Net_2679 * ACSI_D_DBx_6 * ACSI_D_DBx_5
        );
        Output = Net_3063_3 (fanout=1)

    MacroCell: Name=Net_3063_2, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_2
            + Net_2679 * ACSI_D_DBx_6 * !ACSI_D_DBx_5
        );
        Output = Net_3063_2 (fanout=1)

    MacroCell: Name=Net_3063_1, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_1
            + Net_2679 * !ACSI_D_DBx_6 * ACSI_D_DBx_5
        );
        Output = Net_3063_1 (fanout=1)

    MacroCell: Name=Net_3063_0, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_0
            + Net_2679 * !ACSI_D_DBx_6 * !ACSI_D_DBx_5
        );
        Output = Net_3063_0 (fanout=1)

    MacroCell: Name=filteredIn_1, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !BSY
        );
        Output = filteredIn_1 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=filteredIn_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679
        );
        Output = filteredIn_2 (fanout=1)

    MacroCell: Name=Net_2339, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              CD * IR
        );
        Output = Net_2339 (fanout=1)

    MacroCell: Name=Net_3193, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CD * !filteredIn_4
        );
        Output = Net_3193 (fanout=1)

    MacroCell: Name=Net_3015, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !RnW_1 * !Net_3201_SYNCOUT
        );
        Output = Net_3015 (fanout=1)

    MacroCell: Name=Net_3240, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              BSY * ACSI_CMD1_Selection * ACSI_D_DBx_4 * !ACSI_D_DBx_3 * 
              !ACSI_D_DBx_2 * ACSI_D_DBx_1 * !ACSI_D_DBx_0
        );
        Output = Net_3240 (fanout=1)

    MacroCell: Name=Net_3249, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_4 * !Net_2996_SYNCOUT
        );
        Output = Net_3249 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=CMD1ap, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_2679
            + ACSI_D_DBx_4 * ACSI_D_DBx_3 * ACSI_D_DBx_2 * ACSI_D_DBx_1 * 
              ACSI_D_DBx_0 * Net_3372
        );
        Output = CMD1ap (fanout=1)

    MacroCell: Name=\scsiTarget:genParity_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947 * !ACSI_D_DBx_4 * ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947 * ACSI_D_DBx_4 * !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection * !ACSI_D_DBx_4 * 
              !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection * ACSI_D_DBx_4 * 
              ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_CMD1_Selection * !ACSI_D_DBx_4 * ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_CMD1_Selection * ACSI_D_DBx_4 * !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:genParity_1\ * !Net_2947
        );
        Output = \scsiTarget:genParity_1_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=REQ, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:deskewComplete\ * Net_2947
            + !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_2947
            + REQ * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !filteredIn_4 * Net_2947
        );
        Output = REQ (fanout=6)

    MacroCell: Name=Net_1706_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=2)

    MacroCell: Name=Net_1706_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=2)

    MacroCell: Name=Net_1706_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=2)

    MacroCell: Name=Net_1706_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=2)

    MacroCell: Name=Net_1706_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=2)

    MacroCell: Name=Net_1706_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=2)

    MacroCell: Name=Net_1706_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=2)

    MacroCell: Name=Net_1706_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=2)

    MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * !ACSI_CMD1_Selection * ACSI_D_DBx_7
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              !ACSI_D_DBx_7
        );
        Output = \scsiTarget:pi_7\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * ACSI_D_DBx_6 * Net_2947 * !ACSI_CMD1_Selection
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
        );
        Output = \scsiTarget:pi_6\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !ACSI_D_DBx_5 * 
              Net_2947
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
        );
        Output = \scsiTarget:pi_5\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_4
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              !ACSI_D_DBx_4
        );
        Output = \scsiTarget:pi_4\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_3
            + !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * ACSI_D_DBx_6 * ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_3
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_6 * Net_2947
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947
        );
        Output = \scsiTarget:pi_3\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_2
            + !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * ACSI_D_DBx_6 * !ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_6 * Net_2947
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_5 * 
              Net_2947
        );
        Output = \scsiTarget:pi_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_1
            + !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * !ACSI_D_DBx_6 * ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_1
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947
        );
        Output = \scsiTarget:pi_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_0
            + !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * !ACSI_D_DBx_6 * !ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_0
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_5 * 
              Net_2947
        );
        Output = \scsiTarget:pi_0\ (fanout=2)

    MacroCell: Name=\scsiTarget:parityErrReg\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + \scsiTarget:parityErrReg\ * \scsiTarget:state_2\ * 
              !\scsiTarget:state_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = \scsiTarget:parityErrReg\ (fanout=1)

    MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4
            + !Net_2947
        );
        Output = \scsiTarget:state_2\ (fanout=29)

    MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\ * Net_2947
            + \scsiTarget:state_1\ * !\scsiTarget:state_0\ * Net_2947
        );
        Output = \scsiTarget:state_1\ (fanout=29)

    MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\ * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_2947
        );
        Output = \scsiTarget:state_0\ (fanout=28)

    MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4 * !\scsiTarget:fifoStore\ * 
              Net_2947
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:genParity_2_split\
            + \scsiTarget:genParity_2\ * !\scsiTarget:genParity_2_split\
        );
        Output = \scsiTarget:genParity_2\ (fanout=3)

    MacroCell: Name=\scsiTarget:genParity_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_1_split\
            + !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_1_split\
        );
        Output = \scsiTarget:genParity_1\ (fanout=3)

    MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_2679 * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * !ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * ACSI_D_DBx_6 * Net_2947 * 
              ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_2947 * ACSI_CMD1_Selection
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_2679 * !ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_CMD1_Selection * ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_2679 * ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_CMD1_Selection * !ACSI_D_DBx_7
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)

    MacroCell: Name=Net_682, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_1606, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2947
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2679
        );
        Output = cydff_2 (fanout=1)

    MacroCell: Name=Net_2947, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:counter_done_0\ * Net_2947
            + \GlitchFilter_2:counter_done_0\ * Net_2938_SYNCOUT
        );
        Output = Net_2947 (fanout=22)

    MacroCell: Name=ACSI_CMD1_Selection, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_585) => Global
            Preset = (CMD1ap)
            Clock Enable: NegEdge(REQ)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = ACSI_CMD1_Selection (fanout=12)

    MacroCell: Name=REQ_ACK_FF, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(REQ)
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = REQ_ACK_FF (fanout=2)

    MacroCell: Name=IR, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Reset  = (IR_reset)
            Clock Enable: PosEdge(REQ)
        Main Equation            : 1 pterm
        (
              !MSG * !ACSI_CMD1_Selection
        );
        Output = IR (fanout=2)

    MacroCell: Name=Net_2679, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_2065)
            Clock Enable: PosEdge(Net_3201_SYNCOUT)
        Main Equation            : 2 pterms
        (
              !RnW_1 * !RnW_0 * !RnW_2 * ACSI_In_DBx_7_SYNCOUT
            + !RnW_1 * !RnW_0 * RnW_2 * !ACSI_In_DBx_7_SYNCOUT
        );
        Output = Net_2679 (fanout=22)

    MacroCell: Name=ACSI_D_DBx_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_7_SYNCOUT
        );
        Output = ACSI_D_DBx_7 (fanout=3)

    MacroCell: Name=ACSI_D_DBx_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_6_SYNCOUT
        );
        Output = ACSI_D_DBx_6 (fanout=13)

    MacroCell: Name=ACSI_D_DBx_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_5_SYNCOUT
        );
        Output = ACSI_D_DBx_5 (fanout=12)

    MacroCell: Name=ACSI_D_DBx_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_4_SYNCOUT
        );
        Output = ACSI_D_DBx_4 (fanout=5)

    MacroCell: Name=ACSI_D_DBx_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_3_SYNCOUT
        );
        Output = ACSI_D_DBx_3 (fanout=5)

    MacroCell: Name=ACSI_D_DBx_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_2_SYNCOUT
        );
        Output = ACSI_D_DBx_2 (fanout=5)

    MacroCell: Name=ACSI_D_DBx_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_1_SYNCOUT
        );
        Output = ACSI_D_DBx_1 (fanout=5)

    MacroCell: Name=ACSI_D_DBx_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_0_SYNCOUT
        );
        Output = ACSI_D_DBx_0 (fanout=5)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MSG * !ACSI_CMD1_Selection * nACKo
            + MSG * !REQ
            + !REQ * ACSI_CMD1_Selection
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=filteredIn_4, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MSG * !ACSI_CMD1_Selection * nACKo
            + MSG * !REQ
            + !REQ * ACSI_CMD1_Selection
            + filteredIn_4 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = filteredIn_4 (fanout=20)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              REQ_ACK_FF
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=nACKo, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !REQ_ACK_FF * !nACKo
            + !REQ_ACK_FF * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = nACKo (fanout=3)

    MacroCell: Name=cydff_4, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(RnW_0)
            Clock Enable: PosEdge(Net_3240)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_4 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\scsiTarget:datapath\
        PORT MAP (
            clock => Net_585 ,
            cs_addr_2 => \scsiTarget:state_2\ ,
            cs_addr_1 => \scsiTarget:state_1\ ,
            cs_addr_0 => \scsiTarget:state_0\ ,
            f1_load => \scsiTarget:fifoStore\ ,
            z0_comb => \scsiTarget:deskewComplete\ ,
            f0_bus_stat_comb => Net_1668 ,
            f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
            f1_bus_stat_comb => Net_1655 ,
            f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ ,
            p_in_7 => \scsiTarget:pi_7\ ,
            p_in_6 => \scsiTarget:pi_6\ ,
            p_in_5 => \scsiTarget:pi_5\ ,
            p_in_4 => \scsiTarget:pi_4\ ,
            p_in_3 => \scsiTarget:pi_3\ ,
            p_in_2 => \scsiTarget:pi_2\ ,
            p_in_1 => \scsiTarget:pi_1\ ,
            p_in_0 => \scsiTarget:pi_0\ ,
            p_out_7 => \scsiTarget:po_7\ ,
            p_out_6 => \scsiTarget:po_6\ ,
            p_out_5 => \scsiTarget:po_5\ ,
            p_out_4 => \scsiTarget:po_4\ ,
            p_out_3 => \scsiTarget:po_3\ ,
            p_out_2 => \scsiTarget:po_2\ ,
            p_out_1 => \scsiTarget:po_1\ ,
            p_out_0 => \scsiTarget:po_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,5)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_710 ,
            cs_addr_2 => \SDCard:BSPIM:state_2\ ,
            cs_addr_1 => \SDCard:BSPIM:state_1\ ,
            cs_addr_0 => \SDCard:BSPIM:state_0\ ,
            route_si => Net_3388 ,
            f1_load => \SDCard:BSPIM:load_rx_data\ ,
            so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,0)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_2938_SYNCOUT ,
            cs_addr_0 => Net_2947 ,
            z0_comb => \GlitchFilter_2:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00010011"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\scsiTarget:StatusReg\
        PORT MAP (
            status_4 => \scsiTarget:txComplete\ ,
            status_3 => \scsiTarget:f1_blk_stat\ ,
            status_2 => \scsiTarget:f0_blk_stat\ ,
            status_1 => Net_1655 ,
            status_0 => Net_1668 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_Filtered:sts:sts_reg\
        PORT MAP (
            status_4 => filteredIn_4 ,
            status_3 => Net_2947 ,
            status_2 => filteredIn_2 ,
            status_1 => filteredIn_1 ,
            status_0 => __ONE__ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_In:sts:sts_reg\
        PORT MAP (
            status_7 => Net_3063_7 ,
            status_6 => Net_3063_6 ,
            status_5 => Net_3063_5 ,
            status_4 => Net_3063_4 ,
            status_3 => Net_3063_3 ,
            status_2 => Net_3063_2 ,
            status_1 => Net_3063_1 ,
            status_0 => Net_3063_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ACSI_In:sts:sts_reg\
        PORT MAP (
            status_7 => ACSI_In_DBx_7_SYNCOUT ,
            status_6 => ACSI_In_DBx_6_SYNCOUT ,
            status_5 => ACSI_In_DBx_5_SYNCOUT ,
            status_4 => ACSI_In_DBx_4_SYNCOUT ,
            status_3 => ACSI_In_DBx_3_SYNCOUT ,
            status_2 => ACSI_In_DBx_2_SYNCOUT ,
            status_1 => ACSI_In_DBx_1_SYNCOUT ,
            status_0 => ACSI_In_DBx_0_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SDCard:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_4 => \SDCard:BSPIM:tx_status_4\ ,
            status_3 => \SDCard:BSPIM:load_rx_data\ ,
            status_2 => \SDCard:BSPIM:tx_status_2\ ,
            status_1 => \SDCard:BSPIM:tx_status_1\ ,
            status_0 => \SDCard:BSPIM:tx_status_0\ ,
            interrupt => Net_913 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SDCard:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_6 => \SDCard:BSPIM:rx_status_6\ ,
            status_5 => \SDCard:BSPIM:rx_status_5\ ,
            status_4 => \SDCard:BSPIM:rx_status_4\ ,
            interrupt => Net_910 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCSI_In_DBx(3)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_3 ,
            out => ACSI_In_DBx_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(2)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_2 ,
            out => ACSI_In_DBx_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(1)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_1 ,
            out => ACSI_In_DBx_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(6)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_6 ,
            out => ACSI_In_DBx_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(5)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_5 ,
            out => ACSI_In_DBx_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(4)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_4 ,
            out => ACSI_In_DBx_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_SEL(0)_SYNC
        PORT MAP (
            in => Net_3201 ,
            out => Net_3201_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(7)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_7 ,
            out => ACSI_In_DBx_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(0)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_0 ,
            out => ACSI_In_DBx_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_ACK(0)_SYNC
        PORT MAP (
            in => Net_2996 ,
            out => Net_2996_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_RST(0)_SYNC
        PORT MAP (
            in => Net_2938 ,
            out => Net_2938_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_PHASE:control_7\ ,
            control_6 => \SCSI_CTL_PHASE:control_6\ ,
            control_5 => \SCSI_CTL_PHASE:control_5\ ,
            control_4 => \SCSI_CTL_PHASE:control_4\ ,
            control_3 => \SCSI_CTL_PHASE:control_3\ ,
            control_2 => IO ,
            control_1 => CD ,
            control_0 => MSG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1707_7 ,
            control_6 => Net_1707_6 ,
            control_5 => Net_1707_5 ,
            control_4 => Net_1707_4 ,
            control_3 => Net_1707_3 ,
            control_2 => Net_1707_2 ,
            control_1 => Net_1707_1 ,
            control_0 => Net_1707_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Out_Ctl:control_7\ ,
            control_6 => \SCSI_Out_Ctl:control_6\ ,
            control_5 => \SCSI_Out_Ctl:control_5\ ,
            control_4 => \SCSI_Out_Ctl:control_4\ ,
            control_3 => \SCSI_Out_Ctl:control_3\ ,
            control_2 => \SCSI_Out_Ctl:control_2\ ,
            control_1 => \SCSI_Out_Ctl:control_1\ ,
            control_0 => Net_2204 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_CTL_BSY:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_BSY:control_7\ ,
            control_6 => \SCSI_CTL_BSY:control_6\ ,
            control_5 => \SCSI_CTL_BSY:control_5\ ,
            control_4 => \SCSI_CTL_BSY:control_4\ ,
            control_3 => \SCSI_CTL_BSY:control_3\ ,
            control_2 => \SCSI_CTL_BSY:control_2\ ,
            control_1 => \SCSI_CTL_BSY:control_1\ ,
            control_0 => BSY );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SDCard:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_710 ,
            enable => \SDCard:BSPIM:cnt_enable\ ,
            count_6 => \SDCard:BSPIM:count_6\ ,
            count_5 => \SDCard:BSPIM:count_5\ ,
            count_4 => \SDCard:BSPIM:count_4\ ,
            count_3 => \SDCard:BSPIM:count_3\ ,
            count_2 => \SDCard:BSPIM:count_2\ ,
            count_1 => \SDCard:BSPIM:count_1\ ,
            count_0 => \SDCard:BSPIM:count_0\ ,
            tc => \SDCard:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ACSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3015 ,
            termin => zero ,
            termout => Net_3163 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SCSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3193 ,
            termin => zero ,
            termout => Net_3160 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =INQ_OUT_DMA
        PORT MAP (
            dmareq => Net_3249 ,
            termin => zero ,
            termout => Net_3247 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => cydff_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => cydff_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   27 :   45 :   72 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    7 :   17 :   24 : 29.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   97 :   95 :  192 : 50.52 %
  Unique P-terms              :  231 :  153 :  384 : 60.16 %
  Total P-terms               :  244 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    4 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x11)          :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    2 :    2 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.919ms
Tech Mapping phase: Elapsed time ==> 1s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : ACSI_A1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : ACSI_ACK(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : ACSI_DR(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : ACSI_ID_H(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : ACSI_IR(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : ACSI_RST(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : ACSI_RW(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : ACSI_SEL(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : ICD(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SCSI_In_DBx(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCSI_In_DBx(1) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SCSI_In_DBx(2) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SCSI_In_DBx(3) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : SCSI_In_DBx(4) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : SCSI_In_DBx(5) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCSI_In_DBx(6) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SCSI_In_DBx(7) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SD_CD(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SD_CS(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SD_MISO(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SD_MOSI(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SD_SCK(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 11.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.93
                   Pterms :            5.98
               Macrocells :            2.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.816ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :      11.86 :       4.62
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3063_7, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * !ACSI_CMD1_Selection * ACSI_D_DBx_7
        );
        Output = Net_3063_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_2679 * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * !ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * ACSI_D_DBx_6 * Net_2947 * 
              ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_2947 * ACSI_CMD1_Selection
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_2679 * !ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_CMD1_Selection * ACSI_D_DBx_7
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_2679 * ACSI_D_DBx_6 * Net_2947 * 
              !ACSI_CMD1_Selection * !ACSI_D_DBx_7
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3063_6, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_6 * !ACSI_CMD1_Selection
        );
        Output = Net_3063_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\scsiTarget:genParity_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:genParity_2_split\
            + \scsiTarget:genParity_2\ * !\scsiTarget:genParity_2_split\
        );
        Output = \scsiTarget:genParity_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=nSELACK, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_2996_SYNCOUT * Net_3201_SYNCOUT
        );
        Output = nSELACK (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2679, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_2065)
            Clock Enable: PosEdge(Net_3201_SYNCOUT)
        Main Equation            : 2 pterms
        (
              !RnW_1 * !RnW_0 * !RnW_2 * ACSI_In_DBx_7_SYNCOUT
            + !RnW_1 * !RnW_0 * RnW_2 * !ACSI_In_DBx_7_SYNCOUT
        );
        Output = Net_2679 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=IR_reset, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_2947 * Net_2996_SYNCOUT * Net_3201_SYNCOUT
        );
        Output = IR_reset (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_2_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2 * !ACSI_D_DBx_1 * !ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2 * ACSI_D_DBx_1 * ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_D_DBx_2 * !ACSI_D_DBx_1 * ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_D_DBx_2 * ACSI_D_DBx_1 * !ACSI_D_DBx_0
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:state_0\ * !\scsiTarget:genParity_2\
            + filteredIn_4 * !\scsiTarget:genParity_2\
            + !\scsiTarget:genParity_2\ * !Net_2947
        );
        Output = \scsiTarget:genParity_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(5)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_5 ,
        out => ACSI_In_DBx_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(7)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_7 ,
        out => ACSI_In_DBx_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_1_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947 * !ACSI_D_DBx_4 * ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947 * ACSI_D_DBx_4 * !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection * !ACSI_D_DBx_4 * 
              !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * 
              ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection * ACSI_D_DBx_4 * 
              ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_CMD1_Selection * !ACSI_D_DBx_4 * ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              ACSI_CMD1_Selection * ACSI_D_DBx_4 * !ACSI_D_DBx_3
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:genParity_1\ * !Net_2947
        );
        Output = \scsiTarget:genParity_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_4, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(RnW_0)
            Clock Enable: PosEdge(Net_3240)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_1
            + !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * !ACSI_D_DBx_6 * ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_1
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947
        );
        Output = \scsiTarget:pi_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:genParity_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_1_split\
            + !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_1_split\
        );
        Output = \scsiTarget:genParity_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_2938_SYNCOUT ,
        cs_addr_0 => Net_2947 ,
        z0_comb => \GlitchFilter_2:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00010011"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ACSI_ACK(0)_SYNC
    PORT MAP (
        in => Net_2996 ,
        out => Net_2996_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3240, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              BSY * ACSI_CMD1_Selection * ACSI_D_DBx_4 * !ACSI_D_DBx_3 * 
              !ACSI_D_DBx_2 * ACSI_D_DBx_1 * !ACSI_D_DBx_0
        );
        Output = Net_3240 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ACSI_CMD1_Selection, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_585) => Global
            Preset = (CMD1ap)
            Clock Enable: NegEdge(REQ)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = ACSI_CMD1_Selection (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=CMD1ap, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_2679
            + ACSI_D_DBx_4 * ACSI_D_DBx_3 * ACSI_D_DBx_2 * ACSI_D_DBx_1 * 
              ACSI_D_DBx_0 * Net_3372
        );
        Output = CMD1ap (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_1, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !BSY
        );
        Output = filteredIn_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2947, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:counter_done_0\ * Net_2947
            + \GlitchFilter_2:counter_done_0\ * Net_2938_SYNCOUT
        );
        Output = Net_2947 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2065, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !BSY * Net_2947
        );
        Output = Net_2065 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\SCSI_CTL_BSY:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_BSY:control_7\ ,
        control_6 => \SCSI_CTL_BSY:control_6\ ,
        control_5 => \SCSI_CTL_BSY:control_5\ ,
        control_4 => \SCSI_CTL_BSY:control_4\ ,
        control_3 => \SCSI_CTL_BSY:control_3\ ,
        control_2 => \SCSI_CTL_BSY:control_2\ ,
        control_1 => \SCSI_CTL_BSY:control_1\ ,
        control_0 => BSY );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_In_DBx(6)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_6 ,
        out => ACSI_In_DBx_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ACSI_SEL(0)_SYNC
    PORT MAP (
        in => Net_3201 ,
        out => Net_3201_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\ * Net_2947
            + \scsiTarget:state_1\ * !\scsiTarget:state_0\ * Net_2947
        );
        Output = \scsiTarget:state_1\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3249, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_4 * !Net_2996_SYNCOUT
        );
        Output = Net_3249 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:parityErrReg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + \scsiTarget:parityErrReg\ * \scsiTarget:state_2\ * 
              !\scsiTarget:state_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = \scsiTarget:parityErrReg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3412, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              IO * BSY * RnW_1
        );
        Output = Net_3412 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=REQ_ACK_FF, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(REQ)
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = REQ_ACK_FF (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3015, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !RnW_1 * !Net_3201_SYNCOUT
        );
        Output = Net_3015 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * Net_2947
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_2947
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\ * Net_2947
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_2947
        );
        Output = \scsiTarget:state_0\ (fanout=28)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\scsiTarget:StatusReg\
    PORT MAP (
        status_4 => \scsiTarget:txComplete\ ,
        status_3 => \scsiTarget:f1_blk_stat\ ,
        status_2 => \scsiTarget:f0_blk_stat\ ,
        status_1 => Net_1655 ,
        status_0 => Net_1668 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_3
            + !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * ACSI_D_DBx_6 * ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_3
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_6 * Net_2947
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_5 * Net_2947
        );
        Output = \scsiTarget:pi_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3063_3, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_3
            + Net_2679 * ACSI_D_DBx_6 * ACSI_D_DBx_5
        );
        Output = Net_3063_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3063_5, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_5 * !ACSI_CMD1_Selection
        );
        Output = Net_3063_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_2
            + !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * ACSI_D_DBx_6 * !ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_2
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * 
              !ACSI_D_DBx_6 * Net_2947
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_5 * 
              Net_2947
        );
        Output = \scsiTarget:pi_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3063_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_2
            + Net_2679 * ACSI_D_DBx_6 * !ACSI_D_DBx_5
        );
        Output = Net_3063_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\SCSI_In:sts:sts_reg\
    PORT MAP (
        status_7 => Net_3063_7 ,
        status_6 => Net_3063_6 ,
        status_5 => Net_3063_5 ,
        status_4 => Net_3063_4 ,
        status_3 => Net_3063_3 ,
        status_2 => Net_3063_2 ,
        status_1 => Net_3063_1 ,
        status_0 => Net_3063_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=IR, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Reset  = (IR_reset)
            Clock Enable: PosEdge(REQ)
        Main Equation            : 1 pterm
        (
              !MSG * !ACSI_CMD1_Selection
        );
        Output = IR (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2147, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !CD * IR
        );
        Output = Net_2147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=ACSI_D_DBx_6, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_6_SYNCOUT
        );
        Output = ACSI_D_DBx_6 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ACSI_D_DBx_3, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_3_SYNCOUT
        );
        Output = ACSI_D_DBx_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ACSI_D_DBx_7, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_7_SYNCOUT
        );
        Output = ACSI_D_DBx_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=ACSI_D_DBx_5, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_5_SYNCOUT
        );
        Output = ACSI_D_DBx_5 (fanout=12)
        Properties               : 
        {
        }
}

statuscell: Name =\ACSI_In:sts:sts_reg\
    PORT MAP (
        status_7 => ACSI_In_DBx_7_SYNCOUT ,
        status_6 => ACSI_In_DBx_6_SYNCOUT ,
        status_5 => ACSI_In_DBx_5_SYNCOUT ,
        status_4 => ACSI_In_DBx_4_SYNCOUT ,
        status_3 => ACSI_In_DBx_3_SYNCOUT ,
        status_2 => ACSI_In_DBx_2_SYNCOUT ,
        status_1 => ACSI_In_DBx_1_SYNCOUT ,
        status_0 => ACSI_In_DBx_0_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=REQ, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:deskewComplete\ * Net_2947
            + !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_2947
            + REQ * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !filteredIn_4 * Net_2947
        );
        Output = REQ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4 * !\scsiTarget:fifoStore\ * 
              Net_2947
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=ACSI_D_DBx_0, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_0_SYNCOUT
        );
        Output = ACSI_D_DBx_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ACSI_D_DBx_1, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_1_SYNCOUT
        );
        Output = ACSI_D_DBx_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ACSI_D_DBx_2, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_2_SYNCOUT
        );
        Output = ACSI_D_DBx_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=ACSI_D_DBx_4, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_4_SYNCOUT
        );
        Output = ACSI_D_DBx_4 (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_4, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MSG * !ACSI_CMD1_Selection * nACKo
            + MSG * !REQ
            + !REQ * ACSI_CMD1_Selection
            + filteredIn_4 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = filteredIn_4 (fanout=20)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MSG * !ACSI_CMD1_Selection * nACKo
            + MSG * !REQ
            + !REQ * ACSI_CMD1_Selection
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=nACKo, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !REQ_ACK_FF * !nACKo
            + !REQ_ACK_FF * !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = nACKo (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              REQ_ACK_FF
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3063_4, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679 * ACSI_D_DBx_4
        );
        Output = Net_3063_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3063_0, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_0
            + Net_2679 * !ACSI_D_DBx_6 * !ACSI_D_DBx_5
        );
        Output = Net_3063_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3063_1, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2679 * ACSI_D_DBx_1
            + Net_2679 * !ACSI_D_DBx_6 * ACSI_D_DBx_5
        );
        Output = Net_3063_1 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_In_DBx(1)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_1 ,
        out => ACSI_In_DBx_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(3)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_3 ,
        out => ACSI_In_DBx_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * ACSI_D_DBx_6 * Net_2947 * !ACSI_CMD1_Selection
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
        );
        Output = \scsiTarget:pi_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * ACSI_D_DBx_5 * Net_2947 * !ACSI_CMD1_Selection
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !ACSI_D_DBx_5 * 
              Net_2947
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
        );
        Output = \scsiTarget:pi_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * !ACSI_CMD1_Selection * ACSI_D_DBx_7
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              ACSI_CMD1_Selection
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              !ACSI_D_DBx_7
        );
        Output = \scsiTarget:pi_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_PHASE:control_7\ ,
        control_6 => \SCSI_CTL_PHASE:control_6\ ,
        control_5 => \SCSI_CTL_PHASE:control_5\ ,
        control_4 => \SCSI_CTL_PHASE:control_4\ ,
        control_3 => \SCSI_CTL_PHASE:control_3\ ,
        control_2 => IO ,
        control_1 => CD ,
        control_0 => MSG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ACSI_RST(0)_SYNC
    PORT MAP (
        in => Net_2938 ,
        out => Net_2938_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_0
            + !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_2679 * !ACSI_D_DBx_6 * !ACSI_D_DBx_5 * Net_2947
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_2679 * Net_2947 * 
              !ACSI_D_DBx_0
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_6 * 
              Net_2947
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * ACSI_D_DBx_5 * 
              Net_2947
        );
        Output = \scsiTarget:pi_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_2679 * Net_2947 * ACSI_D_DBx_4
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2679 * Net_2947
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_2947 * 
              !ACSI_D_DBx_4
        );
        Output = \scsiTarget:pi_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4
            + !Net_2947
        );
        Output = \scsiTarget:state_2\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3193, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CD * !filteredIn_4
        );
        Output = Net_3193 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2339, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              CD * IR
        );
        Output = Net_2339 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =SCSI_In_DBx(2)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_2 ,
        out => ACSI_In_DBx_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(4)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_4 ,
        out => ACSI_In_DBx_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_710 ,
        cs_addr_2 => \SDCard:BSPIM:state_2\ ,
        cs_addr_1 => \SDCard:BSPIM:state_1\ ,
        cs_addr_0 => \SDCard:BSPIM:state_0\ ,
        route_si => Net_3388 ,
        f1_load => \SDCard:BSPIM:load_rx_data\ ,
        so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,0)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_5, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_6, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=1, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_2, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2679
        );
        Output = filteredIn_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2679
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\SCSI_Filtered:sts:sts_reg\
    PORT MAP (
        status_4 => filteredIn_4 ,
        status_3 => Net_2947 ,
        status_2 => filteredIn_2 ,
        status_1 => filteredIn_1 ,
        status_0 => __ONE__ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1707_7 ,
        control_6 => Net_1707_6 ,
        control_5 => Net_1707_5 ,
        control_4 => Net_1707_4 ,
        control_3 => Net_1707_3 ,
        control_2 => Net_1707_2 ,
        control_1 => Net_1707_1 ,
        control_0 => Net_1707_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_791_7, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_7 * !Net_2204
            + Net_2204 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_7, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_5, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_5 * !Net_2204
            + Net_2204 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2947
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_4, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_4 * !Net_2204
            + Net_2204 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_6, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_6 * !Net_2204
            + Net_2204 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_791_1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_1 * !Net_2204
            + Net_2204 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SDCard:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_4 => \SDCard:BSPIM:tx_status_4\ ,
        status_3 => \SDCard:BSPIM:load_rx_data\ ,
        status_2 => \SDCard:BSPIM:tx_status_2\ ,
        status_1 => \SDCard:BSPIM:tx_status_1\ ,
        status_0 => \SDCard:BSPIM:tx_status_0\ ,
        interrupt => Net_913 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Out_Ctl:control_7\ ,
        control_6 => \SCSI_Out_Ctl:control_6\ ,
        control_5 => \SCSI_Out_Ctl:control_5\ ,
        control_4 => \SCSI_Out_Ctl:control_4\ ,
        control_3 => \SCSI_Out_Ctl:control_3\ ,
        control_2 => \SCSI_Out_Ctl:control_2\ ,
        control_1 => \SCSI_Out_Ctl:control_1\ ,
        control_0 => Net_2204 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1706_2, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1706_4, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1706_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\scsiTarget:datapath\
    PORT MAP (
        clock => Net_585 ,
        cs_addr_2 => \scsiTarget:state_2\ ,
        cs_addr_1 => \scsiTarget:state_1\ ,
        cs_addr_0 => \scsiTarget:state_0\ ,
        f1_load => \scsiTarget:fifoStore\ ,
        z0_comb => \scsiTarget:deskewComplete\ ,
        f0_bus_stat_comb => Net_1668 ,
        f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
        f1_bus_stat_comb => Net_1655 ,
        f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,5)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SDCard:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_710 ,
        enable => \SDCard:BSPIM:cnt_enable\ ,
        count_6 => \SDCard:BSPIM:count_6\ ,
        count_5 => \SDCard:BSPIM:count_5\ ,
        count_4 => \SDCard:BSPIM:count_4\ ,
        count_3 => \SDCard:BSPIM:count_3\ ,
        count_2 => \SDCard:BSPIM:count_2\ ,
        count_1 => \SDCard:BSPIM:count_1\ ,
        count_0 => \SDCard:BSPIM:count_0\ ,
        tc => \SDCard:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1606, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_683, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_682, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SDCard:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_6 => \SDCard:BSPIM:rx_status_6\ ,
        status_5 => \SDCard:BSPIM:rx_status_5\ ,
        status_4 => \SDCard:BSPIM:rx_status_4\ ,
        interrupt => Net_910 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_3, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_3 * !Net_2204
            + Net_2204 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_791_0, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_0 * !Net_2204
            + Net_2204 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_2, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_2 * !Net_2204
            + Net_2204 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(0)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_0 ,
        out => ACSI_In_DBx_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1706_3, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => cydff_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => cydff_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =ACSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3015 ,
            termin => zero ,
            termout => Net_3163 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =INQ_OUT_DMA
        PORT MAP (
            dmareq => Net_3249 ,
            termin => zero ,
            termout => Net_3247 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =SCSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3193 ,
            termin => zero ,
            termout => Net_3160 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(0)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_0 ,
        fb => ACSI_In_DBx_0 ,
        pad => SCSI_In_DBx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(1)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_1 ,
        fb => ACSI_In_DBx_1 ,
        pad => SCSI_In_DBx(1)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(7)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_7 ,
        fb => ACSI_In_DBx_7 ,
        pad => SCSI_In_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACSI_RW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_RW(0)__PA ,
        fb => RnW_1 ,
        pad => ACSI_RW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ACSI_SEL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_SEL(0)__PA ,
        fb => Net_3201 ,
        pad => ACSI_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ACSI_DR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_DR(0)__PA ,
        pin_input => Net_2147 ,
        pad => ACSI_DR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ACSI_IR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_IR(0)__PA ,
        pin_input => Net_2339 ,
        pad => ACSI_IR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_3388 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_SCK(0)__PA ,
        pin_input => Net_682 ,
        pad => SD_SCK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        pin_input => Net_683 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CD(0)__PA ,
        pad => SD_CD(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = ACSI_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_RST(0)__PA ,
        fb => Net_2938 ,
        pad => ACSI_RST(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(2)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_2 ,
        fb => ACSI_In_DBx_2 ,
        pad => SCSI_In_DBx(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCSI_In_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(3)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_3 ,
        fb => ACSI_In_DBx_3 ,
        pad => SCSI_In_DBx(3)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = ICD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ICD(0)__PA ,
        fb => Net_3372 ,
        pad => ICD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ACSI_ID_H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_ID_H(0)__PA ,
        fb => RnW_2 ,
        pad => ACSI_ID_H(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = ACSI_ACK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_ACK(0)__PA ,
        fb => Net_2996 ,
        pad => ACSI_ACK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCSI_In_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(4)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_4 ,
        fb => ACSI_In_DBx_4 ,
        pad => SCSI_In_DBx(4)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCSI_In_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(5)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_5 ,
        fb => ACSI_In_DBx_5 ,
        pad => SCSI_In_DBx(5)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SD_CD_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SD_CD_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "791071b3-a348-49c4-b578-64e66d701d0f/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = ACSI_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_A1(0)__PA ,
        fb => RnW_0 ,
        pad => ACSI_A1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(6)__PA ,
        oe => Net_3412 ,
        pin_input => Net_791_6 ,
        fb => ACSI_In_DBx_6 ,
        pad => SCSI_In_DBx(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_710 ,
            dclk_0 => Net_710_local ,
            dclk_glb_1 => Net_585 ,
            dclk_1 => Net_585_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Debug_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_855 ,
            cmp => \Debug_Timer:Net_261\ ,
            irq => \Debug_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1684 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |        LED1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(0) | FB(ACSI_In_DBx_0), In(Net_791_0), OE(Net_3412)
     |   6 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(1) | FB(ACSI_In_DBx_1), In(Net_791_1), OE(Net_3412)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(7) | FB(ACSI_In_DBx_7), In(Net_791_7), OE(Net_3412)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     ACSI_RW(0) | FB(RnW_1)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_SEL(0) | FB(Net_3201)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |     ACSI_DR(0) | In(Net_2147)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |     ACSI_IR(0) | In(Net_2339)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   3 |   1 |     * |      NONE |     HI_Z_DIGITAL |     SD_MISO(0) | FB(Net_3388)
     |   2 |     * |      NONE |         CMOS_OUT |      SD_SCK(0) | In(Net_682)
     |   3 |     * |      NONE |         CMOS_OUT |     SD_MOSI(0) | In(Net_683)
     |   4 |     * |      NONE |         CMOS_OUT |       SD_CS(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       SD_CD(0) | 
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   4 |   2 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_RST(0) | FB(Net_2938)
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(2) | FB(ACSI_In_DBx_2), In(Net_791_2), OE(Net_3412)
     |   6 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(3) | FB(ACSI_In_DBx_3), In(Net_791_3), OE(Net_3412)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   5 |   4 |     * |      NONE |      RES_PULL_UP |         ICD(0) | FB(Net_3372)
     |   7 |     * |      NONE |      RES_PULL_UP |   ACSI_ID_H(0) | FB(RnW_2)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_ACK(0) | FB(Net_2996)
     |   2 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(4) | FB(ACSI_In_DBx_4), In(Net_791_4), OE(Net_3412)
     |   3 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(5) | FB(ACSI_In_DBx_5), In(Net_791_5), OE(Net_3412)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |     ACSI_A1(0) | FB(RnW_0)
     |   5 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(6) | FB(ACSI_In_DBx_6), In(Net_791_6), OE(Net_3412)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.356ms
Digital Placement phase: Elapsed time ==> 13s.982ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SCSI2SD_Copy_05_r.vh2" --pcf-path "SCSI2SD_Copy_05.pco" --des-name "SCSI2SD_Copy_05" --dsf-path "SCSI2SD_Copy_05.dsf" --sdc-path "SCSI2SD_Copy_05.sdc" --lib-path "SCSI2SD_Copy_05_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 29s.863ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 3s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 1s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SCSI2SD_Copy_05_timing.html.
Static timing analysis phase: Elapsed time ==> 6s.389ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.550ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 59s.506ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 59s.508ms
API generation phase: Elapsed time ==> 44s.322ms
Dependency generation phase: Elapsed time ==> 0s.287ms
Cleanup phase: Elapsed time ==> 0s.003ms
