	.headerflags	@"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SW_1729687 EF_CUDA_SM60 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM60)"


//--------------------- .nv.info                  --------------------------
	.section	.nv.info,"",@"SHT_CUDA_INFO"
	.align	4


	//----- nvinfo : EIATTR_MAX_STACK_SIZE
	.align		4
        /*0000*/ 	.byte	0x04, 0x23
        /*0002*/ 	.short	(.L_3 - .L_2)
	.align		4
.L_2:
        /*0004*/ 	.word	index@($test$test1)
        /*0008*/ 	.word	0x00000000


	//----- nvinfo : EIATTR_MIN_STACK_SIZE
	.align		4
.L_3:
        /*000c*/ 	.byte	0x04, 0x12
        /*000e*/ 	.short	(.L_5 - .L_4)
	.align		4
.L_4:
        /*0010*/ 	.word	index@($test$test1)
        /*0014*/ 	.word	0x00000000


	//----- nvinfo : EIATTR_FRAME_SIZE
	.align		4
.L_5:
        /*0018*/ 	.byte	0x04, 0x11
        /*001a*/ 	.short	(.L_7 - .L_6)
	.align		4
.L_6:
        /*001c*/ 	.word	index@($test$test1)
        /*0020*/ 	.word	0x00000000


	//----- nvinfo : EIATTR_MAX_STACK_SIZE
	.align		4
.L_7:
        /*0024*/ 	.byte	0x04, 0x23
        /*0026*/ 	.short	(.L_9 - .L_8)
	.align		4
.L_8:
        /*0028*/ 	.word	index@(test)
        /*002c*/ 	.word	0x00000000


	//----- nvinfo : EIATTR_MIN_STACK_SIZE
	.align		4
.L_9:
        /*0030*/ 	.byte	0x04, 0x12
        /*0032*/ 	.short	(.L_11 - .L_10)
	.align		4
.L_10:
        /*0034*/ 	.word	index@(test)
        /*0038*/ 	.word	0x00000000


	//----- nvinfo : EIATTR_FRAME_SIZE
	.align		4
.L_11:
        /*003c*/ 	.byte	0x04, 0x11
        /*003e*/ 	.short	(.L_13 - .L_12)
	.align		4
.L_12:
        /*0040*/ 	.word	index@(test)
        /*0044*/ 	.word	0x00000000
.L_13:


//--------------------- .nv.info.test             --------------------------
	.section	.nv.info.test,"",@"SHT_CUDA_INFO"
	.align	4


	//----- nvinfo : EIATTR_SW1850030_WAR
	.align		4
        /*0000*/ 	.byte	0x01, 0x2a
	.zero		2


	//----- nvinfo : EIATTR_PARAM_CBANK
	.align		4
        /*0004*/ 	.byte	0x04, 0x0a
        /*0006*/ 	.short	(.L_15 - .L_14)
	.align		4
.L_14:
        /*0008*/ 	.word	index@(.nv.constant0.test)
        /*000c*/ 	.short	0x0140
        /*000e*/ 	.short	0x0010


	//----- nvinfo : EIATTR_CBANK_PARAM_SIZE
	.align		4
.L_15:
        /*0010*/ 	.byte	0x03, 0x19
        /*0012*/ 	.short	0x0010


	//----- nvinfo : EIATTR_KPARAM_INFO
	.align		4
        /*0014*/ 	.byte	0x04, 0x17
        /*0016*/ 	.short	(.L_17 - .L_16)
.L_16:
        /*0018*/ 	.word	0x00000000
        /*001c*/ 	.short	0x0001
        /*001e*/ 	.short	0x0008
        /*0020*/ 	.byte	0x00, 0xf0, 0x21, 0x00


	//----- nvinfo : EIATTR_KPARAM_INFO
	.align		4
.L_17:
        /*0024*/ 	.byte	0x04, 0x17
        /*0026*/ 	.short	(.L_19 - .L_18)
.L_18:
        /*0028*/ 	.word	0x00000000
        /*002c*/ 	.short	0x0000
        /*002e*/ 	.short	0x0000
        /*0030*/ 	.byte	0x00, 0xf0, 0x21, 0x00


	//----- nvinfo : EIATTR_MAXREG_COUNT
	.align		4
.L_19:
        /*0034*/ 	.byte	0x03, 0x1b
        /*0036*/ 	.short	0x00ff


	//----- nvinfo : EIATTR_S2RCTAID_INSTR_OFFSETS
	.align		4
        /*0038*/ 	.byte	0x04, 0x1d
        /*003a*/ 	.short	(.L_21 - .L_20)


	//   ....[0]....
.L_20:
        /*003c*/ 	.word	0x00000018


	//----- nvinfo : EIATTR_EXIT_INSTR_OFFSETS
	.align		4
.L_21:
        /*0040*/ 	.byte	0x04, 0x1c
        /*0042*/ 	.short	(.L_23 - .L_22)


	//   ....[0]....
.L_22:
        /*0044*/ 	.word	0x000000a8


	//----- nvinfo : EIATTR_CRS_STACK_SIZE
	.align		4
.L_23:
        /*0048*/ 	.byte	0x04, 0x1e
        /*004a*/ 	.short	(.L_25 - .L_24)
.L_24:
        /*004c*/ 	.word	0x00000010
.L_25:


//--------------------- .nv.constant0.test        --------------------------
	.section	.nv.constant0.test,"a",@progbits
	.align	4
.nv.constant0.test:
	.zero		336


//--------------------- .text.test                --------------------------
	.section	.text.test,"ax",@progbits
	.sectioninfo	@"SHI_REGISTERS=8"
	.align	32
        .global         test
        .type           test,@function
        .size           test,(.L_26 - test)
        .other          test,@"STO_CUDA_ENTRY STV_DEFAULT"
test:
.text.test:
                                                                                         /* 0x001c7c00e22007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                                 /* 0x4c98078000870001 */
        /*0010*/                   S2R R0, SR_TID.X;                                     /* 0xf0c8000002170000 */
        /*0018*/                   S2R R2, SR_CTAID.X;                                   /* 0xf0c8000002570002 */
                                                                                         /* 0x001fd800fcc00fe1 */
        /*0028*/                   XMAD R0, R2, c[0x0] [0x8], R0;                        /* 0x4e00000000270200 */
        /*0030*/                   XMAD.MRG R3, R2, c[0x0] [0x8].H1, RZ;                 /* 0x4f107f8000270203 */
        /*0038*/                   XMAD.PSL.CBCC R0, R2.H1, R3.H1, R0;                   /* 0x5b30001800370200 */
                                                                                         /* 0x001f8800fd8207f1 */
        /*0048*/                   ISCADD R4.CC, R0.reuse, c[0x0][0x140], 0x4;           /* 0x4c18820005070004 */
        /*0050*/                   SHR R5, R0, 0x1c;                                     /* 0x3829000001c70005 */
        /*0058*/                   IADD.X R5, R5, c[0x0][0x144];                         /* 0x4c10080005170505 */
                                                                                         /* 0x001fb040fe2007b1 */
        /*0068*/                   LDG.E.128 R4, [R4];                                   /* 0xeed6200000070404 */
        /*0070*/                   ISCADD R2.CC, R0.reuse, c[0x0][0x148], 0x2;           /* 0x4c18810005270002 */
        /*0078*/                   SHR R0, R0, 0x1e;                                     /* 0x3829000001e70000 */
                                                                                         /* 0x0003c420ffa007e6 */
        /*0088*/                   IADD.X R3, R0, c[0x0][0x14c];                         /* 0x4c10080005370003 */
        /*0090*/                   CAL `($test$test1);                                   /* 0xe260000001800040 */
        /*0098*/                   STG.E [R2], R4;                                       /* 0xeedc200000070204 */
                                                                                         /* 0x001fd800fec007ff */
        /*00a8*/                   EXIT;                                                 /* 0xe30000000007000f */
        .type           $test$test1,@function
        .size           $test$test1,(.L_26 - $test$test1)
$test$test1:
        /*00b0*/                   FMUL.FTZ R4, R4, R4;                                  /* 0x5c68100000470404 */
        /*00b8*/                   FFMA.FTZ R4, R5, R5, R4;                              /* 0x59a0020000570504 */
                                                                                         /* 0x001ffc00ffe007f0 */
        /*00c8*/         {         FFMA.FTZ R4, R6, R6, R4;                              /* 0x59a0020000670604 */
        /*00d0*/                   RET;        }                                         /* 0xe32000000007000f */
.L_1:
        /*00d8*/                   BRA `(.L_1);                                          /* 0xe2400fffff87000f */
.L_26:
