// Seed: 3611213613
module module_0 (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12
    , id_14
);
  assign id_1 = id_12;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wire id_7,
    input tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    output uwire id_12,
    input uwire id_13,
    output wire id_14,
    output wand id_15,
    input tri id_16,
    output uwire id_17,
    output wor id_18
);
  tri0 id_20;
  module_0(
      id_20, id_1, id_20, id_4, id_6, id_20, id_6, id_11, id_20, id_16, id_6, id_0, id_10
  );
  assign id_1 = id_20;
endmodule
