{
    "code": "```verilog\nmodule TopModule (\n    input logic a,  // 1-bit input signal\n    input logic b,  // 1-bit input signal\n    input logic c,  // 1-bit input signal\n    input logic d,  // 1-bit input signal\n    output logic q  // 1-bit output signal\n);\n\n    assign q = b | (c & ~d);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}