

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:50:50 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |      271|      271|        32|         16|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    769|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    393|    -|
|Register         |        -|    -|    1281|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    3921|   1962|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_391_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln28_10_fu_635_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_11_fu_645_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_12_fu_702_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_13_fu_707_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_14_fu_712_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_15_fu_717_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_1_fu_556_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_2_fu_565_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_3_fu_574_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_4_fu_582_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_5_fu_590_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_6_fu_598_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_7_fu_607_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_8_fu_616_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_9_fu_626_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_527_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln26_fu_385_p2    |      icmp|   0|  0|  10|           5|           6|
    |or_ln28_10_fu_546_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_11_fu_662_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_12_fu_672_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_13_fu_682_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_14_fu_692_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln28_1_fu_439_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln28_2_fu_449_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln28_3_fu_459_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_4_fu_469_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_5_fu_483_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_6_fu_493_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln28_7_fu_507_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_8_fu_517_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_9_fu_536_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln28_fu_423_p2      |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 769|         643|         570|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_address0              |  81|         17|    8|        136|
    |AB_address1              |  81|         17|    8|        136|
    |AB_d0                    |  48|          9|   32|        288|
    |AB_d1                    |  48|          9|   32|        288|
    |ap_NS_fsm                |  81|         17|    1|         17|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_104                 |   9|          2|    5|         10|
    |reg_364                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 393|         81|  126|        955|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |AB_addr_10_reg_942           |   4|   0|    8|          4|
    |AB_addr_11_reg_947           |   4|   0|    8|          4|
    |AB_addr_12_reg_1063          |   4|   0|    8|          4|
    |AB_addr_13_reg_1069          |   4|   0|    8|          4|
    |AB_addr_14_reg_1074          |   4|   0|    8|          4|
    |AB_addr_15_reg_1080          |   4|   0|    8|          4|
    |AB_addr_1_reg_841            |   4|   0|    8|          4|
    |AB_addr_2_reg_846            |   4|   0|    8|          4|
    |AB_addr_3_reg_851            |   4|   0|    8|          4|
    |AB_addr_4_reg_876            |   4|   0|    8|          4|
    |AB_addr_5_reg_881            |   4|   0|    8|          4|
    |AB_addr_6_reg_891            |   4|   0|    8|          4|
    |AB_addr_7_reg_896            |   4|   0|    8|          4|
    |AB_addr_8_reg_916            |   4|   0|    8|          4|
    |AB_addr_9_reg_921            |   4|   0|    8|          4|
    |AB_addr_reg_836              |   4|   0|    8|          4|
    |AB_load_11_reg_978           |  32|   0|   32|          0|
    |AB_load_3_reg_886            |  32|   0|   32|          0|
    |AB_load_4_reg_906            |  32|   0|   32|          0|
    |AB_load_5_reg_911            |  32|   0|   32|          0|
    |AB_load_7_reg_937            |  32|   0|   32|          0|
    |AB_load_9_reg_963            |  32|   0|   32|          0|
    |A_load_reg_856               |  32|   0|   32|          0|
    |add_ln28_12_reg_1085         |  32|   0|   32|          0|
    |add_ln28_13_reg_1090         |  32|   0|   32|          0|
    |add_ln28_14_reg_1095         |  32|   0|   32|          0|
    |add_ln28_15_reg_1100         |  32|   0|   32|          0|
    |add_ln28_1_reg_953           |  32|   0|   32|          0|
    |add_ln28_2_reg_968           |  32|   0|   32|          0|
    |add_ln28_3_reg_983           |  32|   0|   32|          0|
    |add_ln28_4_reg_993           |  32|   0|   32|          0|
    |add_ln28_5_reg_1003          |  32|   0|   32|          0|
    |add_ln28_6_reg_1013          |  32|   0|   32|          0|
    |add_ln28_reg_927             |  32|   0|   32|          0|
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_104                     |   5|   0|    5|          0|
    |icmp_ln26_reg_809            |   1|   0|    1|          0|
    |mul_ln28_10_reg_1033         |  32|   0|   32|          0|
    |mul_ln28_11_reg_1038         |  32|   0|   32|          0|
    |mul_ln28_12_reg_1043         |  32|   0|   32|          0|
    |mul_ln28_13_reg_1048         |  32|   0|   32|          0|
    |mul_ln28_14_reg_1053         |  32|   0|   32|          0|
    |mul_ln28_15_reg_1058         |  32|   0|   32|          0|
    |mul_ln28_1_reg_932           |  32|   0|   32|          0|
    |mul_ln28_2_reg_958           |  32|   0|   32|          0|
    |mul_ln28_3_reg_973           |  32|   0|   32|          0|
    |mul_ln28_4_reg_988           |  32|   0|   32|          0|
    |mul_ln28_5_reg_998           |  32|   0|   32|          0|
    |mul_ln28_6_reg_1008          |  32|   0|   32|          0|
    |mul_ln28_7_reg_1018          |  32|   0|   32|          0|
    |mul_ln28_8_reg_1023          |  32|   0|   32|          0|
    |mul_ln28_9_reg_1028          |  32|   0|   32|          0|
    |mul_ln28_reg_901             |  32|   0|   32|          0|
    |reg_360                      |  32|   0|   32|          0|
    |reg_364                      |  32|   0|   32|          0|
    |reg_369                      |  32|   0|   32|          0|
    |tmp_s_reg_818                |   4|   0|    8|          4|
    |tmp_s_reg_818_pp0_iter1_reg  |   4|   0|    8|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1281|   0| 1353|         72|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------+-----+-----+------------+---------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_ps_i|  return value|
|zext_ln23    |   in|    6|     ap_none|                  zext_ln23|        scalar|
|AB_address0  |  out|    8|   ap_memory|                         AB|         array|
|AB_ce0       |  out|    1|   ap_memory|                         AB|         array|
|AB_we0       |  out|    1|   ap_memory|                         AB|         array|
|AB_d0        |  out|   32|   ap_memory|                         AB|         array|
|AB_q0        |   in|   32|   ap_memory|                         AB|         array|
|AB_address1  |  out|    8|   ap_memory|                         AB|         array|
|AB_ce1       |  out|    1|   ap_memory|                         AB|         array|
|AB_we1       |  out|    1|   ap_memory|                         AB|         array|
|AB_d1        |  out|   32|   ap_memory|                         AB|         array|
|AB_q1        |   in|   32|   ap_memory|                         AB|         array|
|tmp_a_0      |   in|   32|     ap_none|                    tmp_a_0|        scalar|
|tmp_a_1      |   in|   32|     ap_none|                    tmp_a_1|        scalar|
|tmp_a_2      |   in|   32|     ap_none|                    tmp_a_2|        scalar|
|tmp_a_3      |   in|   32|     ap_none|                    tmp_a_3|        scalar|
|tmp_a_4      |   in|   32|     ap_none|                    tmp_a_4|        scalar|
|tmp_a_5      |   in|   32|     ap_none|                    tmp_a_5|        scalar|
|tmp_a_6      |   in|   32|     ap_none|                    tmp_a_6|        scalar|
|tmp_a_7      |   in|   32|     ap_none|                    tmp_a_7|        scalar|
|tmp_a_8      |   in|   32|     ap_none|                    tmp_a_8|        scalar|
|tmp_a_9      |   in|   32|     ap_none|                    tmp_a_9|        scalar|
|tmp_a_10     |   in|   32|     ap_none|                   tmp_a_10|        scalar|
|tmp_a_11     |   in|   32|     ap_none|                   tmp_a_11|        scalar|
|tmp_a_12     |   in|   32|     ap_none|                   tmp_a_12|        scalar|
|tmp_a_13     |   in|   32|     ap_none|                   tmp_a_13|        scalar|
|tmp_a_14     |   in|   32|     ap_none|                   tmp_a_14|        scalar|
|tmp_a_15     |   in|   32|     ap_none|                   tmp_a_15|        scalar|
|A_address0   |  out|   10|   ap_memory|                          A|         array|
|A_ce0        |  out|    1|   ap_memory|                          A|         array|
|A_q0         |   in|   32|   ap_memory|                          A|         array|
+-------------+-----+-----+------------+---------------------------+--------------+

