
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504391                       # Number of seconds simulated
sim_ticks                                504390989500                       # Number of ticks simulated
final_tick                               3740946499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103918                       # Simulator instruction rate (inst/s)
host_op_rate                                   123850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17151619                       # Simulator tick rate (ticks/s)
host_mem_usage                                2666896                       # Number of bytes of host memory used
host_seconds                                 29407.78                       # Real time elapsed on the host
sim_insts                                  3055995899                       # Number of instructions simulated
sim_ops                                    3642154369                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    463607168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      5012288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        26432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     10596224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    243470272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       269248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        86912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     17271808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6223936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       488960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        24896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     25388800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     51705792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       161216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        46144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     36541184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4433984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          865355264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     10596224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     17271808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     25388800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     36541184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      89798016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    553044800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       553044800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7243862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        78317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       165566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3804223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       269872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        97249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       396700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       807903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       570956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        69281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13521176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8641325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8641325                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     919142446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      9937307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        52404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     21007957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    482701470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       533808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       172311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     34242896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     12339507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       969407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        49359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     50335554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    102511332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       319625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        91485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72446147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8790768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1715643780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21007957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     34242896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     50335554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72446147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        178032554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1096460507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1096460507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1096460507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    919142446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      9937307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        52404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21007957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    482701470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       533808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       172311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     34242896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     12339507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       969407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        49359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     50335554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    102511332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       319625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        91485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72446147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8790768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2812104287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13521176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8641325                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13521176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8641325                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              864964480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  390784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               553042880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               865355264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            553044800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            760496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            828354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            846603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            814330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            769483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            942922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            906931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1026527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            870418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            776362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           806439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           835180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           806764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           836952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           850130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           837179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            531031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            544838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            533039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            558742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            525500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            548600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            543872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            562789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            528736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            524375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           550461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           535934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           542189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           538488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           527074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           545627                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1080                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504390993000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13521176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8641325                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2811837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3374790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1712224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1243641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1006335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  800520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  656745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  597514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  523200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  390541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 101048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 182009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 240257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 390650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 450876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 504136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 555262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 605364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 657090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 717043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 799442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 825338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 812455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 722102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 152224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  96908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  65001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  34025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  20758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10926076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.782018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.897868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.856344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8133136     74.44%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1604876     14.69%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       409982      3.75%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177517      1.62%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       190231      1.74%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87613      0.80%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54340      0.50%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63637      0.58%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204744      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10926076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       535904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.257792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.006190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       535896    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        535904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       535904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.124707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        530342     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4521      0.84%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           647      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           167      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            71      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            38      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        535904                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1124434683295                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1377842245795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67575350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     83198.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101948.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1714.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1096.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1715.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1096.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8165656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3064635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22758.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              42487184880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23182491750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             53866589400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28177586640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32990287200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339888963105                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4908377250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           525501480225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1040.402677                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5960263016                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16842800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  481590147484                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              40167867600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21916991250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             51711543000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27817797600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32990287200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         338874771510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5798007000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           519277265160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1028.079841                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7393508723                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16842800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  480156981027                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505099304000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     416                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         11925167                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.231482                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          143398006                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11926147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.023834                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3247939022500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.231482                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997296                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997296                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        351930324                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       351930324                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     96754208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       96754208                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46078615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46078615                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        40530                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        40530                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       248063                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       248063                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       234025                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       234025                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    142832823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142832823                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    142873353                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142873353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25310551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25310551                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1270969                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1270969                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        50911                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        50911                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4689                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4689                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4520                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4520                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     26581520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26581520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     26632431                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26632431                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1297862235500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1297862235500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  29962340189                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29962340189                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    180261000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    180261000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     29384000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29384000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1327824575689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1327824575689                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1327824575689                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1327824575689                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    122064759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    122064759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47349584                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47349584                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        91441                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        91441                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       252752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       252752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       238545                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       238545                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    169414343                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    169414343                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    169505784                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    169505784                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.207353                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.207353                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026842                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026842                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.556763                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.556763                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018552                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018552                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018948                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018948                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.156902                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.156902                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.157118                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.157118                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51277.518040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51277.518040                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23574.406763                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23574.406763                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 38443.378119                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38443.378119                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6500.884956                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6500.884956                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49952.921266                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49952.921266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49857.430427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49857.430427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1706876                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     33813412                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            34677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         337949                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.222136                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.054777                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     11925167                       # number of writebacks
system.cpu0.dcache.writebacks::total         11925167                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13717378                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13717378                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       955383                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       955383                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3624                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3624                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     14672761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14672761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     14672761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14672761                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11593173                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11593173                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       315586                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       315586                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        34018                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        34018                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1065                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1065                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4520                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4520                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     11908759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11908759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     11942777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11942777                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3249                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3249                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4094                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4094                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7343                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7343                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 499051207000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 499051207000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8168033700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8168033700                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3315798000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3315798000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     48350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     48350500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     24867000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24867000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 507219240700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 507219240700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 510535038700                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 510535038700                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    457354000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    457354000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    457354000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    457354000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.094976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.094976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006665                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.372021                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.372021                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004214                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004214                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018948                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018948                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070294                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070294                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070456                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070456                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43046.990414                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43046.990414                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25882.116761                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25882.116761                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 97471.867835                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 97471.867835                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 45399.530516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45399.530516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5501.548673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5501.548673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42592.115660                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42592.115660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42748.436038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42748.436038                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140767.620806                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140767.620806                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62284.352445                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62284.352445                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1498343                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.975782                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     20717518                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1498359                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.826805                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.975782                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998486                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998486                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    179246355                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    179246355                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     20717265                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     20717265                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     20717265                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     20717265                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     20717265                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     20717265                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1500915                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1500915                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1500915                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1500915                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1500915                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1500915                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  25763882500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  25763882500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  25763882500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  25763882500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  25763882500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  25763882500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22218180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22218180                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22218180                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22218180                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22218180                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22218180                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.067553                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.067553                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.067553                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.067553                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.067553                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.067553                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 17165.450742                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 17165.450742                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 17165.450742                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 17165.450742                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 17165.450742                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 17165.450742                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1498343                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1498343                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1500915                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1500915                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1500915                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1500915                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1500915                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1500915                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22762052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22762052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22762052500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22762052500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22762052500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22762052500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.067553                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.067553                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.067553                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.067553                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.067553                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.067553                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15165.450742                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15165.450742                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15165.450742                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15165.450742                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15165.450742                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15165.450742                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1420897                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.979606                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241155813                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1421409                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           169.659692                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236560118000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.979606                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        486603493                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       486603493                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    241133903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      241133903                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    241133903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       241133903                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    241133903                       # number of overall hits
system.cpu0.icache.overall_hits::total      241133903                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1457381                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1457381                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1457381                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1457381                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1457381                       # number of overall misses
system.cpu0.icache.overall_misses::total      1457381                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  31874035682                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  31874035682                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  31874035682                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  31874035682                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  31874035682                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  31874035682                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    242591284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242591284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    242591284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242591284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    242591284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242591284                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 21870.763844                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21870.763844                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 21870.763844                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21870.763844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 21870.763844                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21870.763844                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      5101954                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         6068                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs           140838                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             47                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.225692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   129.106383                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1420897                       # number of writebacks
system.cpu0.icache.writebacks::total          1420897                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        36457                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36457                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        36457                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36457                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        36457                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36457                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1420924                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1420924                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1420924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1420924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1420924                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1420924                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  28561501779                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  28561501779                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  28561501779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  28561501779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  28561501779                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  28561501779                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.005857                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005857                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.005857                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005857                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.005857                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005857                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 20100.654067                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20100.654067                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 20100.654067                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20100.654067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 20100.654067                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20100.654067                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          513                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.412379                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        17374                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          529                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    32.843100                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237150816000                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.412379                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.650774                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.650774                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       151896                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       151896                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        17268                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        17268                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        17268                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        17268                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        17268                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        17268                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1528                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1528                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1528                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1528                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1528                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1528                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     59217500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     59217500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     59217500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     59217500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     59217500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     59217500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        18796                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        18796                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        18796                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        18796                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        18796                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        18796                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.081294                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.081294                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.081294                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.081294                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.081294                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.081294                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 38754.908377                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 38754.908377                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 38754.908377                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 38754.908377                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 38754.908377                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 38754.908377                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          513                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          513                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1528                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1528                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1528                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1528                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1528                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1528                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     56161500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     56161500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     56161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     56161500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     56161500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     56161500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.081294                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.081294                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.081294                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.081294                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.081294                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.081294                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 36754.908377                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 36754.908377                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 36754.908377                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 36754.908377                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 36754.908377                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 36754.908377                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505099304000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     464                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           367439                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1009.375420                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          208031224                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           368454                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           564.605688                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239503686500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1009.375420                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.985718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985718                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        418226977                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       418226977                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    106869782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      106869782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    100659910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     100659910                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        45309                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        45309                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       207536                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       207536                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       206059                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       206059                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    207529692                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       207529692                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    207575001                       # number of overall hits
system.cpu1.dcache.overall_hits::total      207575001                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       352294                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       352294                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       547196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       547196                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        29979                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        29979                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4005                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4005                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2662                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2662                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       899490                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        899490                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       929469                       # number of overall misses
system.cpu1.dcache.overall_misses::total       929469                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17981707000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17981707000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  13064128902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13064128902                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    193768000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    193768000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     17629500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17629500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31045835902                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31045835902                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31045835902                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31045835902                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    107222076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    107222076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    101207106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    101207106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        75288                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        75288                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       211541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       211541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       208721                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       208721                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    208429182                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    208429182                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    208504470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    208504470                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003286                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005407                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.398191                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.398191                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.018933                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018933                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004458                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004458                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51041.763414                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51041.763414                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23874.679095                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23874.679095                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 48381.523096                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48381.523096                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6622.652141                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6622.652141                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34514.931686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34514.931686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33401.690537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33401.690537                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3062                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3096804                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          59923                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.512821                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.679722                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       367439                       # number of writebacks
system.cpu1.dcache.writebacks::total           367439                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       146142                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       146142                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       397286                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       397286                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3062                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3062                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       543428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       543428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       543428                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       543428                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       206152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       206152                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       149910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       149910                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        26115                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        26115                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          943                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          943                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2662                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2662                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       356062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       356062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       382177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       382177                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          541                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          610                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          610                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1151                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1151                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9157401000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9157401000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3572469420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3572469420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2621048500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2621048500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     50164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     50164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     14967500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14967500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12729870420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12729870420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15350918920                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15350918920                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     56638000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     56638000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56638000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.346868                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.346868                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.004458                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004458                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.012754                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012754                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001833                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001833                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44420.626528                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44420.626528                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23830.761257                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23830.761257                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 100365.632778                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 100365.632778                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 53196.712619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53196.712619                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5622.652141                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5622.652141                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35751.836534                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35751.836534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40167.040193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40167.040193                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 104691.312384                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 104691.312384                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 49207.645526                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 49207.645526                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         9238                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.963733                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       137817                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         9254                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.892695                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.963733                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997733                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997733                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1208327                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1208327                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       137533                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       137533                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       137533                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       137533                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       137533                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       137533                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        12007                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        12007                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        12007                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        12007                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        12007                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        12007                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    618536000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    618536000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    618536000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    618536000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    618536000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    618536000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       149540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       149540                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       149540                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       149540                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       149540                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       149540                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.080293                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.080293                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.080293                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.080293                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.080293                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.080293                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 51514.616474                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 51514.616474                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 51514.616474                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 51514.616474                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 51514.616474                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 51514.616474                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         9238                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         9238                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        12007                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        12007                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        12007                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        12007                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        12007                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        12007                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    594522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    594522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    594522000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    594522000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    594522000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    594522000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.080293                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.080293                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.080293                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.080293                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.080293                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.080293                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49514.616474                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 49514.616474                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49514.616474                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 49514.616474                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 49514.616474                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 49514.616474                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          2201769                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998209                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          482962156                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2202281                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           219.300878                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998209                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        972868458                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       972868458                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    482945266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      482945266                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    482945266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       482945266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    482945266                       # number of overall hits
system.cpu1.icache.overall_hits::total      482945266                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2388067                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2388067                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2388067                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2388067                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2388067                       # number of overall misses
system.cpu1.icache.overall_misses::total      2388067                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  54222562812                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  54222562812                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  54222562812                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  54222562812                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  54222562812                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  54222562812                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    485333333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    485333333                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    485333333                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    485333333                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    485333333                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    485333333                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004920                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004920                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004920                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004920                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004920                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004920                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 22705.628783                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22705.628783                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 22705.628783                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22705.628783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 22705.628783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22705.628783                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7976268                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets        13772                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           132707                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.104350                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   178.857143                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      2201769                       # number of writebacks
system.cpu1.icache.writebacks::total          2201769                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       186274                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       186274                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       186274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       186274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       186274                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       186274                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      2201793                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2201793                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      2201793                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2201793                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      2201793                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2201793                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  47362872159                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  47362872159                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  47362872159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  47362872159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  47362872159                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  47362872159                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004537                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004537                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004537                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004537                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004537                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004537                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21511.046751                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21511.046751                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21511.046751                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21511.046751                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21511.046751                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21511.046751                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2486                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.779385                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        29317                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2499                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    11.731493                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.779385                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.986212                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.986212                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       273647                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       273647                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        29131                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        29131                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        29131                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        29131                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        29131                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        29131                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4511                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4511                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4511                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4511                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4511                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4511                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    199868000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    199868000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    199868000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    199868000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    199868000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    199868000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        33642                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        33642                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        33642                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        33642                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        33642                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        33642                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.134088                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.134088                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.134088                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.134088                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.134088                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.134088                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 44306.805586                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 44306.805586                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 44306.805586                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 44306.805586                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 44306.805586                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 44306.805586                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2486                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2486                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4511                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4511                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4511                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4511                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4511                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4511                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    190846000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    190846000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    190846000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    190846000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    190846000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    190846000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.134088                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.134088                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.134088                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.134088                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.134088                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.134088                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 42306.805586                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 42306.805586                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 42306.805586                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 42306.805586                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 42306.805586                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 42306.805586                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505099304000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     438                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7732358                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1022.323783                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          221538744                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7733350                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.647190                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238486834000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1022.323783                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          992                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          889                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        561994818                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       561994818                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57978079                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57978079                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    154313339                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     154313339                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       820716                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       820716                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4132169                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4132169                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4145610                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4145610                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    212291418                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       212291418                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    213112134                       # number of overall hits
system.cpu2.dcache.overall_hits::total      213112134                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1074297                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1074297                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54514252                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54514252                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       106849                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       106849                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35259                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35259                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6917                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6917                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55588549                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55588549                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55695398                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55695398                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  64652893500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  64652893500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1156097378433                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1156097378433                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1649277000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1649277000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     84213000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     84213000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1220750271933                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1220750271933                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1220750271933                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1220750271933                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     59052376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     59052376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208827591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208827591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       927565                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       927565                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4167428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4167428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4152527                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4152527                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    267879967                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    267879967                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    268807532                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    268807532                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018192                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261049                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261049                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.115193                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.115193                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008461                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008461                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001666                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001666                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.207513                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207513                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.207194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 60181.582467                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60181.582467                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21207.250141                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21207.250141                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46776.057177                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46776.057177                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12174.786757                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12174.786757                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21960.462971                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21960.462971                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21918.332856                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21918.332856                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          732                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    237026579                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6774424                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.988448                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7732358                       # number of writebacks
system.cpu2.dcache.writebacks::total          7732358                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       295216                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       295216                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47517528                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47517528                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47812744                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47812744                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47812744                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47812744                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       779081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       779081                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      6996724                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6996724                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        77351                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        77351                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1153                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1153                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6917                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6917                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7775805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7775805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7853156                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7853156                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          367                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          367                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          375                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          375                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          742                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          742                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  52211417000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52211417000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151773658434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151773658434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5448403500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5448403500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     54971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     54971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     77297000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     77297000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 203985075434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 203985075434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 209433478934                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 209433478934                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30868500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30868500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30868500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30868500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033505                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033505                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.083391                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.083391                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001666                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001666                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029027                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029027                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029215                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 67016.673491                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67016.673491                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21692.103109                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21692.103109                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 70437.402231                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 70437.402231                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 47676.496097                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47676.496097                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11174.931329                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11174.931329                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26233.306447                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26233.306447                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26668.702231                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26668.702231                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 84110.354223                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 84110.354223                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 41601.752022                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 41601.752022                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        16205                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.920954                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       871027                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        16219                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    53.704112                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.920954                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995060                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995060                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8196454                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8196454                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       870839                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       870839                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       870839                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       870839                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       870839                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       870839                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136638                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136638                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136638                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136638                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136638                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136638                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1606847000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1606847000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1606847000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1606847000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1606847000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1606847000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1007477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1007477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1007477                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1007477                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1007477                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1007477                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.135624                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135624                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.135624                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135624                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.135624                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135624                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11759.883781                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11759.883781                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11759.883781                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11759.883781                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11759.883781                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11759.883781                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        16205                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        16205                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136638                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136638                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136638                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136638                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136638                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136638                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1333571000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1333571000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1333571000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1333571000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1333571000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1333571000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.135624                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135624                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.135624                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135624                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.135624                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135624                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9759.883781                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9759.883781                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9759.883781                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9759.883781                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9759.883781                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9759.883781                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1898988                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989240                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          188043811                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1899500                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            98.996479                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236986733500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989240                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382129780                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382129780                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    188029842                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      188029842                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    188029842                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       188029842                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    188029842                       # number of overall hits
system.cpu2.icache.overall_hits::total      188029842                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2085541                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2085541                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2085541                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2085541                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2085541                       # number of overall misses
system.cpu2.icache.overall_misses::total      2085541                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  65042399816                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  65042399816                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  65042399816                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  65042399816                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  65042399816                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  65042399816                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    190115383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    190115383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    190115383                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    190115383                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    190115383                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    190115383                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010970                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010970                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010970                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010970                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010970                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010970                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 31187.303350                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31187.303350                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 31187.303350                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31187.303350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 31187.303350                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31187.303350                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      3406694                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets         1395                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            59864                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.907223                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    73.421053                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1898988                       # number of writebacks
system.cpu2.icache.writebacks::total          1898988                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       186527                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       186527                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       186527                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       186527                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       186527                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       186527                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1899014                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1899014                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1899014                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1899014                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1899014                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1899014                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  52264627725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  52264627725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  52264627725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  52264627725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  52264627725                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  52264627725                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009989                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009989                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009989                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009989                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009989                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009989                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27521.981262                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27521.981262                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27521.981262                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27521.981262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27521.981262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27521.981262                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          675                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.485066                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9254                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          688                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    13.450581                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236971613500                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    15.485066                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.967817                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.967817                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        89853                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        89853                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         9138                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9138                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         9138                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9138                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         9138                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9138                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1861                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1861                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1861                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1861                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1861                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1861                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     52540500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     52540500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     52540500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     52540500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     52540500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     52540500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker        10999                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10999                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker        10999                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10999                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker        10999                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10999                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.169197                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.169197                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.169197                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.169197                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.169197                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.169197                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 28232.401934                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 28232.401934                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 28232.401934                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 28232.401934                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 28232.401934                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 28232.401934                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          675                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          675                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1861                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1861                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1861                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1861                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1861                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1861                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     48818500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     48818500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     48818500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     48818500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     48818500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     48818500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.169197                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.169197                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.169197                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.169197                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.169197                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.169197                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 26232.401934                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 26232.401934                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 26232.401934                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 26232.401934                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 26232.401934                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 26232.401934                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505099304000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1004                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           170180                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          977.423374                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          406004410                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           171203                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2371.479530                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   977.423374                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.954515                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954515                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        813403381                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       813403381                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    209309719                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      209309719                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    192664234                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     192664234                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        35790                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        35790                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1973643                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1973643                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1971965                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1971965                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    401973953                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       401973953                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    402009743                       # number of overall hits
system.cpu3.dcache.overall_hits::total      402009743                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       206845                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       206845                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       395448                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       395448                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        47303                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47303                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4289                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4289                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2632                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2632                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       602293                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        602293                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       649596                       # number of overall misses
system.cpu3.dcache.overall_misses::total       649596                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12404097000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12404097000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   7736527448                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7736527448                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    210399000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    210399000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     17187500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17187500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20140624448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20140624448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20140624448                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20140624448                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    209516564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    209516564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    193059682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    193059682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        83093                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        83093                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1977932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1977932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1974597                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1974597                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    402576246                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    402576246                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    402659339                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    402659339                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.000987                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002048                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002048                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.569278                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.569278                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002168                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002168                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001496                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001496                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.001613                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001613                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 59968.077546                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 59968.077546                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 19563.956444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19563.956444                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 49055.490790                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49055.490790                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6530.205167                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6530.205167                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33439.911219                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33439.911219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31004.846779                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31004.846779                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3133                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2651769                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          54810                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   136.217391                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    48.381117                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       170180                       # number of writebacks
system.cpu3.dcache.writebacks::total           170180                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       123112                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       123112                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       330506                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       330506                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3206                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3206                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       453618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       453618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       453618                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       453618                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        83733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        83733                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        64942                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        64942                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        34834                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        34834                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1083                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1083                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2632                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2632                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       148675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       148675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       183509                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       183509                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          294                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          294                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          295                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          295                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          589                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          589                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4734460000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4734460000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1563840461                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1563840461                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   2935066500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2935066500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     65411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     65411500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     14557500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14557500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6298300461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6298300461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9233366961                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9233366961                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     19458500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     19458500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     19458500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     19458500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.419217                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.419217                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000548                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000548                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000369                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000456                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000456                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56542.342923                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56542.342923                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24080.571294                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24080.571294                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 84258.669691                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 84258.669691                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 60398.430286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60398.430286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5530.965046                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5530.965046                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42362.875137                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42362.875137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 50315.608286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 50315.608286                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 66185.374150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 66185.374150                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 33036.502547                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 33036.502547                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4904                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.936226                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       759201                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4920                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   154.309146                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.936226                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.996014                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.996014                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      6129827                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      6129827                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       757990                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       757990                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       757990                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       757990                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       757990                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       757990                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7323                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7323                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7323                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7323                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7323                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7323                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    350493000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    350493000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    350493000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    350493000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    350493000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    350493000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       765313                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       765313                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       765313                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       765313                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       765313                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       765313                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009569                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.009569                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.009569                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.009569                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.009569                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.009569                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 47861.941827                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 47861.941827                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 47861.941827                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 47861.941827                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 47861.941827                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 47861.941827                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4904                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4904                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7323                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7323                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7323                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7323                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7323                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7323                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    335847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    335847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    335847000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    335847000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    335847000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    335847000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009569                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.009569                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009569                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.009569                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009569                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.009569                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45861.941827                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 45861.941827                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45861.941827                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 45861.941827                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45861.941827                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 45861.941827                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          7238900                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999514                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          452596490                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          7239412                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            62.518405                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999514                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        927165396                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       927165396                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    452571879                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      452571879                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    452571879                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       452571879                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    452571879                       # number of overall hits
system.cpu3.icache.overall_hits::total      452571879                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      7391364                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      7391364                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      7391364                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       7391364                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      7391364                       # number of overall misses
system.cpu3.icache.overall_misses::total      7391364                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 128241859608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 128241859608                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 128241859608                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 128241859608                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 128241859608                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 128241859608                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    459963243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    459963243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    459963243                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    459963243                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    459963243                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    459963243                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.016069                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.016069                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.016069                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.016069                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.016069                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.016069                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 17350.229215                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17350.229215                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 17350.229215                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17350.229215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 17350.229215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17350.229215                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     11032344                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets        14381                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           437808                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets            109                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.199046                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   131.935780                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      7238900                       # number of writebacks
system.cpu3.icache.writebacks::total          7238900                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       152455                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       152455                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       152455                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       152455                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       152455                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       152455                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      7238909                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      7238909                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      7238909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      7238909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      7238909                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      7238909                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 118751922730                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 118751922730                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 118751922730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 118751922730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 118751922730                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 118751922730                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.015738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.015738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.015738                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.015738                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.015738                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.015738                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 16404.671302                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16404.671302                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 16404.671302                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16404.671302                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 16404.671302                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16404.671302                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1076                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.130554                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        21833                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1091                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    20.011916                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.130554                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.945660                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.945660                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       197704                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       197704                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        21563                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        21563                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        21563                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        21563                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        21563                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        21563                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2800                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2800                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2800                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2800                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2800                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2800                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker     98838500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     98838500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker     98838500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     98838500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker     98838500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     98838500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        24363                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        24363                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        24363                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        24363                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        24363                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        24363                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.114928                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.114928                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.114928                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.114928                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.114928                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.114928                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 35299.464286                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 35299.464286                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 35299.464286                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 35299.464286                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 35299.464286                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 35299.464286                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1076                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1076                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2800                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2800                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2800                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2800                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2800                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2800                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     93238500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     93238500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     93238500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     93238500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     93238500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     93238500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.114928                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.114928                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.114928                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.114928                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.114928                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.114928                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 33299.464286                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 33299.464286                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 33299.464286                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 33299.464286                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 33299.464286                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 33299.464286                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4079                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4079                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155071                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155071                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3454                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9644632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9644632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9654640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3520081                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9756137                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           785462348                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10711000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152518000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151526                       # number of replacements
system.iocache.tags.tagsinuse               15.993096                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151542                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236740567000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993096                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999568                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999568                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1363923                       # Number of tag accesses
system.iocache.tags.data_accesses             1363923                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          971                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              971                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151547                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151547                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151547                       # number of overall misses
system.iocache.overall_misses::total           151547                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    111315788                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    111315788                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18036692560                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18036692560                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18148008348                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18148008348                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18148008348                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18148008348                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          971                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            971                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151547                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151547                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151547                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151547                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114640.358393                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114640.358393                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119784.644034                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119784.644034                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119751.683293                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119751.683293                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119751.683293                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119751.683293                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1810                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   67                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.014925                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          971                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151547                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151547                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151547                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151547                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     62765788                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     62765788                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10499506562                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10499506562                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10562272350                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10562272350                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10562272350                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10562272350                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64640.358393                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64640.358393                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69728.951241                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69728.951241                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69696.347338                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69696.347338                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69696.347338                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69696.347338                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53644247                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55023466                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1204120                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                264                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4381510                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12195985                       # number of replacements
system.l2.tags.tagsinuse                 31515.327412                       # Cycle average of tags in use
system.l2.tags.total_refs                    27743675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12227150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.269022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31375.975400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   139.352012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961771                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           732                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1879                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.022339                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001923                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.926819                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 582720781                       # Number of tag accesses
system.l2.tags.data_accesses                582720781                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11860337                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11860337                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     21319490                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21319490                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   56                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       265452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       123582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6299641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        48886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6737561                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1419225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      1254823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1931116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          469                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1501700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         2091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      6667138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12790188                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7802533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       143395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       186681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        51145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8183754                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1419225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      1254823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8067985                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3613                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1931116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       266977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          469                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1501700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6486322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         2091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      6667138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       100031                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27711503                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1419225                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          332                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      1254823                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8067985                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3613                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1204                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1931116                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       266977                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7810                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          469                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1501700                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6486322                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         2091                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          667                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      6667138                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       100031                       # number of overall hits
system.l2.overall_hits::total                27711503                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3431                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3428                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111281                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3205                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121345                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          530                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          326                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2721                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          314                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3891                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        41642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        19837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       581298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              653085                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        78325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       166073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       270664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       397312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       571763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1501429                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3812939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        81875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       660681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        61651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4617146                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        78325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          413                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       166073                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3854581                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1372                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       270664                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       101712                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7648                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       397312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1241979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          724                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       571763                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        71959                       # number of demand (read+write) misses
system.l2.demand_misses::total                6771660                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        78325                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          413                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       166073                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3854581                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4218                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1372                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       270664                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       101712                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7648                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          389                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       397312                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1241979                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2528                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          724                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       571763                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        71959                       # number of overall misses
system.l2.overall_misses::total               6771660                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4874500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5979000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      7599000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6052000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     24504500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3767500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2692500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     32809000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2432500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     41701500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5796037471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2436403988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  97201414352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1059638495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106493494306                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   9397977494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     48745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  18842929494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    531259499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    167709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  32291650436                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    745725499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     39115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  40376545986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    297988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     79131000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  67233925955                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 170052703863                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 432704532083                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  10484888905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  55092832495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   7186038460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 505468291943                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   9397977494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     48745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  18842929494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 438500569554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    531259499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    167709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  32291650436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  12921292893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    745725499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     39115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  40376545986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 152294246847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    297988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     79131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  67233925955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   8245676955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     782014490112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   9397977494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     48745000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  18842929494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 438500569554                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    531259499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    167709500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  32291650436                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  12921292893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    745725499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     39115500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  40376545986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 152294246847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    297988500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     79131000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  67233925955                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   8245676955                       # number of overall miss cycles
system.l2.overall_miss_latency::total    782014490112                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11860337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11860337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     21319490                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21319490                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3435                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3446                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111302                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121401                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          326                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3891                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       307094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       143419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6880939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        59194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7390646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1497550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1420896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      2201780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        15458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1899012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      7238901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14291617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11615472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       225270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       847362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       112796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12800900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1497550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      1420896                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     11922566                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2576                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      2201780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       368689                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        15458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1899012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7728301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4619                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      7238901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       171990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34483163                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1497550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1420896                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     11922566                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2576                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      2201780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       368689                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        15458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1899012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7728301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4619                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      7238901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       171990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34483163                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.994777                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999539                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.135600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.138315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.174139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088366                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.052302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.554362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.116879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.538629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.532609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.122930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.494760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.453380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.209220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.547305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.520489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.078985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.105057                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.328264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.363453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.779692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.546571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.360689                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.052302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.554362                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.116879                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.538629                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.532609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.122930                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.275875                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.494760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.453380                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.209220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.547305                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.520489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.078985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.418391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196376                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.052302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.554362                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.116879                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.538629                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.532609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.122930                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.275875                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.494760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.453380                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.209220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.547305                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.520489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.078985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.418391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196376                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1420.722821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1744.165694                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    68.286590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1888.299532                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   201.940747                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7108.490566                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  8259.202454                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12057.699375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7746.815287                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10717.424827                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 139187.298185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 122821.192116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 167214.431070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 102797.680927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163062.226672                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 119986.945343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 118026.634383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 113461.727638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 125950.568753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 122237.244898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 119305.302648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97505.949137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 100553.984576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101624.280127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 117875.197785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 109296.961326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117590.550552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113260.569673                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113483.203398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 128059.711817                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83387.947428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 116559.965937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109476.350097                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 119986.945343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 118026.634383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 113461.727638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113760.891146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 125950.568753                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 122237.244898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 119305.302648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 127038.037724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97505.949137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 100553.984576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 101624.280127                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122622.239866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 117875.197785                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 109296.961326                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117590.550552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 114588.542851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115483.425056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 119986.945343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 118026.634383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 113461.727638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113760.891146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 125950.568753                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 122237.244898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 119305.302648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 127038.037724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97505.949137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 100553.984576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 101624.280127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122622.239866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 117875.197785                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 109296.961326                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117590.550552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 114588.542851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115483.425056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             320517                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3228                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      99.292751                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     54493                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8490770                       # number of writebacks
system.l2.writebacks::total                   8490770                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8437                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       428446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1154                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           440192                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          507                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          792                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          612                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2765                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        41690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          618                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          636                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44066                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          507                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        50127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          792                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          612                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       429064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              487023                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          507                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        50127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          792                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          612                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       429064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             487023                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7374714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7374714                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3431                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3428                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111281                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3205                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121345                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          530                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          326                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2721                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          314                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3891                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        33205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        17682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       152852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         9154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         212893                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        78317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       165566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       269872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       396700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       570962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1498664                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3771249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        80753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       660063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        61015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4573080                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        78317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       165566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3804454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       269872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        98435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       396700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       812915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       570962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        70169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6284637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7374714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        78317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       165566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3804454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       269872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        98435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       396700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       812915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       570962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        70169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13659351                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3249                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          541                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          367                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          294                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4451                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4094                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          610                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          375                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          295                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5374                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7343                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1151                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          742                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          589                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9825                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1187260662783                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1187260662783                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     57433999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     57747500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1887014498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     53615250                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2055811247                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8451500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5260000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     43638000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5012500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     62362000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4245304536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2009002025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16764530513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    870277512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23889114586                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8926947626                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     46266501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  17803860551                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    504870009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    158452004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  30604555653                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    699548504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     36781500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  37949472271                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    282528502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     74591001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  63740956572                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 160828830694                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 406530721442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   9890504590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  51083159088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   6763165621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 474267550741                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8926947626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     46266501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  17803860551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 410776025978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    504870009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    158452004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  30604555653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  11899506615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    699548504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     36781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  37949472271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  67847689601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    282528502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     74591001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  63740956572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   7633443133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 658985496021                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1187260662783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8926947626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     46266501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  17803860551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 410776025978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    504870009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    158452004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  30604555653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  11899506615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    699548504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     36781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  37949472271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  67847689601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    282528502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     74591001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  63740956572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   7633443133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1846246158804                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    429253008                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51964500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27699501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     16921003                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    525838012                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    429253008                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51964500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27699501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     16921003                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    525838012                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.998836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.994777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995960                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999539                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.108127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.123289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.154644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.052297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.554362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.116522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.537224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.527174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.122570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.494242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.453380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.208898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.545356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.518332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.078874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.104863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.324675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.358472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.778962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.540932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.357247                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.052297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.554362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.116522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.537224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.527174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.122570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.494242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.453380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.208898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.105187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.545356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.518332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.078874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.407983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.052297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.554362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.116522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.537224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.527174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.122570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.494242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.453380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.208898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.105187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.545356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.518332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.078874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.407983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.396117                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 160990.739815                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 160990.739815                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16739.725736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16845.828471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16957.202919                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16728.627145                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16941.870262                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15946.226415                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16134.969325                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16037.486218                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15963.375796                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16027.242354                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 127851.363831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 113618.483486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109678.188790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 95070.735416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112211.836866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113984.800567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 112025.426150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 107533.313307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120007.133111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 116680.415317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 113403.968003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91563.940314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 94553.984576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 95662.899599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 112158.992457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 103454.925104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111637.826286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107314.802180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107797.369371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 122478.478694                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77391.338536                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 110844.310760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103708.562007                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113984.800567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 112025.426150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 107533.313307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107972.399187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120007.133111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 116680.415317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 113403.968003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 120886.946868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91563.940314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 94553.984576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95662.899599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83462.218806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 112158.992457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 103454.925104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111637.826286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108786.545811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104856.572626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 160990.739815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 113984.800567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 112025.426150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 107533.313307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107972.399187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 120007.133111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 116680.415317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 113403.968003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 120886.946868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91563.940314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 94553.984576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95662.899599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83462.218806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 112158.992457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 103454.925104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111637.826286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108786.545811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 135163.534402                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 132118.500462                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 96052.680222                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 75475.479564                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 57554.431973                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 118139.297237                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58457.443552                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 45147.263249                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 37330.863881                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 28728.358234                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53520.408346                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26179294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13813233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4451                       # Transaction distribution
system.membus.trans_dist::ReadResp           13321793                       # Transaction distribution
system.membus.trans_dist::WriteReq               5374                       # Transaction distribution
system.membus.trans_dist::WriteResp              5374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8641325                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3706186                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16725                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            205703                       # Transaction distribution
system.membus.trans_dist::ReadExResp           205260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13317342                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39396317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39415967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39719040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         8888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1408764544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1408783440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1418418960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26031                       # Total snoops (count)
system.membus.snoopTraffic                      91264                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13840528                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000709                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026624                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13830710     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    9818      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13840528                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13460782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3789393                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66620651220                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5302185                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        71518219443                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      152266174                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    119805296                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      8303826                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    100999625                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       75985121                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    75.233072                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7749778                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       348588                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3228274                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3142631                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        85643                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        18004                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         19963951                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     19963951                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        15078                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11101551                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      8847322                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11116629                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4652.351446                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12758.509430                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11049528     99.40%     99.40% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        50502      0.45%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         7357      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4224      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2538      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1371      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          564      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          256      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          139      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           78      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           44      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-983039            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11116629                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19118360                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11120.856758                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  8012.015395                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18924.763726                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535     18862679     98.66%     98.66% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071       178494      0.93%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607        37300      0.20%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143        17750      0.09%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679        10608      0.06%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215         5900      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751         2682      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287         1206      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823          779      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359          442      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-720895          259      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::720896-786431          103      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-851967           57      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::851968-917503           42      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-983039           47      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::983040-1.04858e+06           12      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19118360                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504261267500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.809552                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.043634                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 460637702500     91.35%     91.35% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26317208500      5.22%     96.57% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14125912000      2.80%     99.37% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2627491500      0.52%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    272074000      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    118793500      0.02%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     62204000      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     90485000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17      6597000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19      1086500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1559000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23        76000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-25         1000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::26-27         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-29         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::30-31        74000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504261267500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     10972224     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14756      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     10986980                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     19963951                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     19963951                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     10986980                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     10986980                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     30950931                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           128131569                       # DTB read hits
system.switch_cpus0.dtb.read_misses          19784207                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49766223                       # DTB write hits
system.switch_cpus0.dtb.write_misses           179744                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9620                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              192                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          8010                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults             1519                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       147915776                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       49945967                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                177897792                       # DTB hits
system.switch_cpus0.dtb.misses               19963951                       # DTB misses
system.switch_cpus0.dtb.accesses            197861743                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            10451                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        10451                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          682                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2         9057                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          712                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples         9739                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   922.373960                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 13353.845954                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767         9676     99.35%     99.35% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535            9      0.09%     99.45% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           22      0.23%     99.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            5      0.05%     99.72% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            3      0.03%     99.75% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607           13      0.13%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            5      0.05%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            2      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            2      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::425984-458751            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::491520-524287            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         9739                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4203                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 13705.924340                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6768.588487                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 36213.228399                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3968     94.41%     94.41% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          159      3.78%     98.19% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           48      1.14%     99.33% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           15      0.36%     99.69% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            3      0.07%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            6      0.14%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            2      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::655360-720895            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::720896-786431            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4203                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  23064193348                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.817323                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.386739                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   4216114612     18.28%     18.28% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  18845455236     81.71%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      2431000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       192500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  23064193348                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2893     82.87%     82.87% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          598     17.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3491                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        10451                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        10451                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3491                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3491                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        13942                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           242613951                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             10451                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2997                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            20851                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       242624402                       # ITB inst accesses
system.switch_cpus0.itb.hits                242613951                       # DTB hits
system.switch_cpus0.itb.misses                  10451                       # DTB misses
system.switch_cpus0.itb.accesses            242624402                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          832                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          416                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1246167.646635                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8043815.412234                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          242     58.17%     58.17% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          174     41.83%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    137213000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          416                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504041835258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    518405741                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1007745534                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     30809367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             720555227                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          152266174                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     86877530                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            940883620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       17197980                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            113906                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       119216                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       851821                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       455383                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles       111640                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        242592003                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       340720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           2475                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    981943943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.792187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.167001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       609833365     62.10%     62.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       148388154     15.11%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        41671899      4.24%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       182050525     18.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    981943943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.151096                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.715017                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        53007542                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    631865530                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        264781391                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24121751                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8167729                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19753024                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       433106                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     648983186                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     26605458                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8167729                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        85198703                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      566869108                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21777160                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        253895468                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     46035775                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     615414023                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     13941686                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20131936                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5866230                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4168559                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13115590                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    682711138                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2732137234                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    660494619                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4017                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    519982953                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       162728194                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       663351                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       615961                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         52919401                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    143102711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56316235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2550614                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1999537                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         601267242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       896886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        572027387                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      6106362                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    125120353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    287560306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        54695                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    981943943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582546                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.959979                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    664059233     67.63%     67.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    136591993     13.91%     81.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    114511874     11.66%     93.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60711954      6.18%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6068661      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          228      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    981943943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       52090950     42.77%     42.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90076      0.07%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     42.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46474923     38.16%     81.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23139179     19.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           70      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    363200129     63.49%     63.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1122175      0.20%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          455      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    153544231     26.84%     90.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54160327      9.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     572027387                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567631                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          121795128                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.212918                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2253884717                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    727292291                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    531755079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        15490                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         5674                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4272                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     693812464                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           9981                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3213208                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     32438069                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        35539                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        14502                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5885832                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       731212                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1285869                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8167729                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      230220554                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6167204                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    602196852                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    143102711                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56316235                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       380040                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1321126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3953730                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        14502                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5727638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2909788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      8637426                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    539939873                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    128274635                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     12123777                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                32724                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           181019746                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103280774                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52745111                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.535790                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             532691167                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            531759351                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        315540793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        513091397                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.527672                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.614980                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    111490366                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       842190                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      7872565                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    963348123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.495207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.325090                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    760837372     78.98%     78.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    103874849     10.78%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     38983392      4.05%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16520157      1.71%     95.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     17093141      1.77%     97.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5583975      0.58%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5617230      0.58%     98.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3045471      0.32%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     11792536      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    963348123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    443993387                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     477056508                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             161095049                       # Number of memory references committed
system.switch_cpus0.commit.loads            110664644                       # Number of loads committed
system.switch_cpus0.commit.membars             473340                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          93674322                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4272                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        393526031                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4178450                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    314848035     66.00%     66.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112970      0.23%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          454      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    110664644     23.20%     89.43% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50430405     10.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    477056508                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     11792536                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1536723042                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1195686005                       # The number of ROB writes
system.switch_cpus0.timesIdled                 160437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25801591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             1036636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          443980666                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            477043787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.269796                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.269796                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.440568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.440568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       580630043                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      296507668                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3228                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1664                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2040116878                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       283658329                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1844278298                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        615738                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      229970443                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    166785831                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     10319019                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    132465664                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       98668635                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    74.486197                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31667284                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4638202                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2354739                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2098944                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       255795                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       262827                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           117559                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       117559                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8050                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        70745                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        38764                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        78795                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   841.455676                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 11149.502335                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        78459     99.57%     99.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          226      0.29%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           42      0.05%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           32      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           21      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            8      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        78795                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        37637                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 30101.004331                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean  9985.007683                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 64089.947807                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        31342     83.27%     83.27% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4350     11.56%     94.83% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          741      1.97%     96.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          474      1.26%     98.06% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          344      0.91%     98.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          194      0.52%     99.49% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751          107      0.28%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           27      0.07%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           25      0.07%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359           20      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            8      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            5      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        37637                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 358651780436                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.754570                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.444445                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 358488652436     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     99348000      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     30228500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      9267500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      8792500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      3785500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2474000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15      9099000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       133000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 358651780436                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        17042     79.09%     79.09% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4505     20.91%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        21547                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       117559                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       117559                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        21547                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        21547                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       139106                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           114490362                       # DTB read hits
system.switch_cpus1.dtb.read_misses             91215                       # DTB read misses
system.switch_cpus1.dtb.write_hits          104053001                       # DTB write hits
system.switch_cpus1.dtb.write_misses            26344                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            7523                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults            23517                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1619                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3552                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       114581577                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      104079345                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                218543363                       # DTB hits
system.switch_cpus1.dtb.misses                 117559                       # DTB misses
system.switch_cpus1.dtb.accesses            218660922                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            19132                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        19132                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1          994                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        16324                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1814                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        17318                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   819.927243                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 11437.247517                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-32767        17213     99.39%     99.39% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-65535           14      0.08%     99.47% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-98303           46      0.27%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-131071            8      0.05%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-163839           15      0.09%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::163840-196607            9      0.05%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-229375            2      0.01%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::229376-262143            2      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-294911            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::294912-327679            4      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::360448-393215            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-425983            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        17318                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        11171                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 20549.950765                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  8615.139182                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 47373.526795                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535        10010     89.61%     89.61% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071          805      7.21%     96.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-196607          179      1.60%     98.42% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143           88      0.79%     99.20% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679           50      0.45%     99.65% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-393215           20      0.18%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751            8      0.07%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            4      0.04%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-589823            2      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            4      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::851968-917503            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        11171                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 109549331768                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.908421                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.288963                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  10041673500      9.17%      9.17% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  99501619268     90.83%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      4489000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       976500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       271000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        61000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        30000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::7        46000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::8        26000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::9       139500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 109549331768                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         8721     93.20%     93.20% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          636      6.80%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         9357                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        19132                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        19132                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         9357                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         9357                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        28489                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           485343157                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             19132                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5531                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             4310                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       485362289                       # ITB inst accesses
system.switch_cpus1.itb.hits                485343157                       # DTB hits
system.switch_cpus1.itb.misses                  19132                       # DTB misses
system.switch_cpus1.itb.accesses            485362289                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          929                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          465                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean      9930464                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 45319898.895420                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          260     55.91%     55.91% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          205     44.09%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    475183500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          465                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 500064498740                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   4617665760                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1000129972                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     45380671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1539369867                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          229970443                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    132434863                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            898820264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       21342222                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            274569                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       223438                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       220016                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       702291                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       273114                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        485335274                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       605499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7366                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    956565474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.846853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.117702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118145676     12.35%     12.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       327526854     34.24%     46.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        93570267      9.78%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       417322677     43.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    956565474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.229941                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.539170                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        99899928                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    148040658                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        631172306                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     67276540                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      10176042                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36221830                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       522731                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1649763516                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     44214548                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      10176042                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       166156576                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       28436167                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     30801993                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        631451379                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     89543317                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1607329683                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     18941464                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     14131653                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      44275917                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        102973                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4482680                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2348077123                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7712592578                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2368637917                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         7783                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2032945147                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       315131973                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1691662                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       671884                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        141248121                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    134446464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    114370357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3805776                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     33832500                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1585331954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1073882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1474343481                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     16094083                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    200996050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    638863122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        67452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    956565474                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.541289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.961915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171922984     17.97%     17.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    236373774     24.71%     42.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    417252957     43.62%     86.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    120617436     12.61%     98.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10380130      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        18193      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    956565474                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      294396103     79.44%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          9677      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      46328851     12.50%     91.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29851065      8.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1221564730     82.85%     82.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     17170255      1.16%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1178795      0.08%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    127501646      8.65%     92.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    106927893      7.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1474343481                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.474152                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          370585696                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.251356                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4291905649                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1787413853                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1455060855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        26566                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         9746                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         8289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1844912161                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          16856                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1414659                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     23682749                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5540                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        21939                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     12008701                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5463766                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       128436                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      10176042                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       18515935                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       282080                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1586479110                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    134446464                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    114370357                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       606017                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       261761                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        21939                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      8208928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2072346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     10281274                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1463920562                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    124155289                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     10308325                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                73274                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           229175797                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       186018808                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         105020508                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.463730                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1455964776                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1455069144                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1042180020                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2732053274                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.454880                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381464                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    180733236                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1006430                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      9823950                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    929276877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.490906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.554199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    239304482     25.75%     25.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    325504803     35.03%     60.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    226908025     24.42%     85.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     64116000      6.90%     92.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24206158      2.60%     94.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     14945579      1.61%     96.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     12937823      1.39%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6216033      0.67%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     15137974      1.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    929276877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1221912634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1385464341                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             213125371                       # Number of memory references committed
system.switch_cpus1.commit.loads            110763715                       # Number of loads committed
system.switch_cpus1.commit.membars             417221                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         179427394                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              8288                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1266994914                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     32234172                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1154340527     83.32%     83.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     16819682      1.21%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1178761      0.09%     84.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    110763715      7.99%     92.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    102361656      7.39%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1385464341                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     15137974                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2478906427                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3159470441                       # The number of ROB writes
system.switch_cpus1.timesIdled                 266378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               43564498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             9235126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1221858076                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1385409783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.818532                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818532                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.221699                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.221699                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1994276693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1149430402                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             6104                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2576                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4792541624                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       958199103                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1892172213                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        812319                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      108143469                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     71188608                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4185163                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     85561897                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       41473077                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    48.471432                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12536971                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3242763                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      9099426                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5550774                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3548652                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       125755                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3671047                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3671047                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8593                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       499442                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3163012                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       508035                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3746.947553                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9004.463812                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       506032     99.61%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1709      0.34%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          152      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           61      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           53      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       508035                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1972162                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7867.446488                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7146.937209                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9441.740160                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1958224     99.29%     99.29% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        12163      0.62%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          993      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          450      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          221      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           80      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           23      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            7      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1972162                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 474405436428                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.376627                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.026671                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 470899231928     99.26%     99.26% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    383386500      0.08%     99.34% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    348418500      0.07%     99.42% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    355884500      0.08%     99.49% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    342687500      0.07%     99.56% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432258500      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    293059000      0.06%     99.72% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1346721000      0.28%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17      3544000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19       135500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25       106500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 474405436428                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       167773     96.74%     96.74% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5660      3.26%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       173433                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3671047                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3671047                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       173433                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       173433                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3844480                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            67604811                       # DTB read hits
system.switch_cpus2.dtb.read_misses             82482                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213922844                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3588565                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22754                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              191                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          3049                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              830                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        67687293                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217511409                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                281527655                       # DTB hits
system.switch_cpus2.dtb.misses                3671047                       # DTB misses
system.switch_cpus2.dtb.accesses            285198702                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6724                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6724                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          819                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         5090                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          815                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5909                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1146.302251                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 12903.607740                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5856     99.10%     99.10% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           11      0.19%     99.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           19      0.32%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            7      0.12%     99.73% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            6      0.10%     99.83% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            3      0.05%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            3      0.05%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            2      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::294912-327679            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::327680-360447            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5909                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4243                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 15168.277162                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7363.580072                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 35505.623563                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3949     93.07%     93.07% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            6      0.14%     93.21% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          132      3.11%     96.32% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           60      1.41%     97.74% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           30      0.71%     98.44% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           35      0.82%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           15      0.35%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            4      0.09%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            2      0.05%     99.76% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            4      0.09%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            1      0.02%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            1      0.02%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            2      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::425984-458751            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::491520-524287            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4243                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  21797089144                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.836845                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.370039                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3559755908     16.33%     16.33% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  18234652736     83.66%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1976500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       651500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4        42500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        10000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  21797089144                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2725     79.49%     79.49% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          703     20.51%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3428                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6724                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6724                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3428                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3428                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        10152                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           190130239                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6724                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3198                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            12759                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       190136963                       # ITB inst accesses
system.switch_cpus2.itb.hits                190130239                       # DTB hits
system.switch_cpus2.itb.misses                   6724                       # DTB misses
system.switch_cpus2.itb.accesses            190136963                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          877                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          439                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 7173215.888383                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 36503044.526241                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          276     62.87%     62.87% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          163     37.13%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    420900500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          439                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 501453313725                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3149041775                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1002906792                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     44979461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             593700578                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          108143469                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     59560822                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            896023743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10852640                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             75749                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        87017                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       401895                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       400557                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles       117924                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        190116427                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       354304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1889                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    947512666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.816196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.189989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       588932897     62.16%     62.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       128827142     13.60%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        44728598      4.72%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       185024029     19.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    947512666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.107830                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.591980                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        75679585                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    614751368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        191684876                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     60192124                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5204713                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12492914                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       225277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     616517867                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14864748                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5204713                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118250167                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       91829831                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    186595446                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        209126711                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    336505798                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     602759818                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1169543                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4375003                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         57770                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         27540                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     306745612                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    461617851                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3057222423                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    869321366                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         8194                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    424337471                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37280353                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7459869                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6632801                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        124108395                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     74534813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    219069666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13408431                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4006495                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         578293628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14734467                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        584106481                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2432538                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24354988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     77871199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       333760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    947512666                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.616463                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.875155                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    564774167     59.61%     59.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    227767268     24.04%     83.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    111644585     11.78%     95.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     40256892      4.25%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3069403      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          351      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    947512666                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35850564     16.04%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            12      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20918018      9.36%     25.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166784320     74.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          355      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    295512791     50.59%     50.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23568      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            2      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          995      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68960697     11.81%     62.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219608073     37.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     584106481                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.582414                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          223552914                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.382726                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2341682482                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    617476359                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    574421336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        28593                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        10084                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         8544                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     807640422                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          18618                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3035191                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7601030                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        82741                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       103477                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4556155                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       312825                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6849381                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5204713                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1695473                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95416                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    593202211                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     74534813                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    219069666                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6562863                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        58201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       103477                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3698664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       286926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3985590                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    575935738                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     68376155                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4499859                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               174116                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           284044134                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        76796890                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215667979                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.574266                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             575251959                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            574429880                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        208070546                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        380032642                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.572765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547507                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     13949621                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14400707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3963556                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    941316049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.604290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.192957                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    607013533     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    232171195     24.66%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50389317      5.35%     94.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20707628      2.20%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14017516      1.49%     98.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3562257      0.38%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2644744      0.28%     98.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2473960      0.26%     99.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8335899      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    941316049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    417695390                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     568827438                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             281447281                       # Number of memory references committed
system.switch_cpus2.commit.loads             66933778                       # Number of loads committed
system.switch_cpus2.commit.membars            7722105                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          76078251                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              8544                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        506215426                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7102177                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    287356859     50.52%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22306      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          992      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66933778     11.77%     62.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214513503     37.71%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    568827438                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8335899                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1507964438                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1171539227                       # The number of ROB writes
system.switch_cpus2.timesIdled                 405229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               55394126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             6297919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          417541030                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            568673078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.401936                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.401936                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.416331                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.416331                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       800149711                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      254363707                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             7062                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2064                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1952236163                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       165480037                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1848582788                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11495030                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      292760197                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    199170291                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     14736917                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    206595619                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      126805216                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    61.378463                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       32754366                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5210401                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18344744                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14561941                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3782803                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       613593                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           491730                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       491730                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        42891                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       361211                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore        87628                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       404102                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   142.877293                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  5149.482686                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       403828     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          170      0.04%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           43      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           30      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::720896-786431            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       404102                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        25920                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 35721.354167                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 11105.941772                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 72854.558871                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        20597     79.46%     79.46% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3645     14.06%     93.53% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          716      2.76%     96.29% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          338      1.30%     97.59% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          298      1.15%     98.74% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          184      0.71%     99.45% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           69      0.27%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           13      0.05%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823            6      0.02%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359           19      0.07%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895            4      0.02%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431           11      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            4      0.02%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::851968-917503           16      0.06%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        25920                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504383442500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.907116                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.306661                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504240575500     99.97%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3     78556000      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     19874000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     16643000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      8850500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      5107000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1721000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     11353500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       762000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504383442500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9073     70.25%     70.25% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3842     29.75%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        12915                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       491730                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       491730                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        12915                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        12915                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       504645                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           221978615                       # DTB read hits
system.switch_cpus3.dtb.read_misses            414157                       # DTB read misses
system.switch_cpus3.dtb.write_hits          201554468                       # DTB write hits
system.switch_cpus3.dtb.write_misses            77573                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8609                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             1629                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1775                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           186801                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       222392772                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      201632041                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                423533083                       # DTB hits
system.switch_cpus3.dtb.misses                 491730                       # DTB misses
system.switch_cpus3.dtb.accesses            424024813                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            13823                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        13823                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          811                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        11776                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1236                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        12587                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1907.960594                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 18568.512513                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767        12414     98.63%     98.63% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           33      0.26%     98.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           62      0.49%     99.38% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           19      0.15%     99.53% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           14      0.11%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           20      0.16%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            7      0.06%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            4      0.03%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            4      0.03%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            1      0.01%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            2      0.02%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::425984-458751            4      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::491520-524287            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        12587                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8294                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 13432.059320                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6952.091677                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 35210.208297                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7855     94.71%     94.71% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          305      3.68%     98.38% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           72      0.87%     99.25% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           30      0.36%     99.61% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           14      0.17%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           10      0.12%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            3      0.04%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            3      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            2      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8294                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  36242585736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.895571                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.307742                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0-1  36237862736     99.99%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2-3      4489000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4-5        84000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::6-7        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::8-9        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::10-11        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::12-13        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::14-15        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::16-17        16000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::18-19        54000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  36242585736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6401     90.69%     90.69% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          657      9.31%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         7058                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        13823                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        13823                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         7058                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         7058                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        20881                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           459990737                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             13823                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 158                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2482                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        15117                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6401                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            22435                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       460004560                       # ITB inst accesses
system.switch_cpus3.itb.hits                459990737                       # DTB hits
system.switch_cpus3.itb.misses                  13823                       # DTB misses
system.switch_cpus3.itb.accesses            460004560                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2008                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1004                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 2636273.483068                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 21366904.609743                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          576     57.37%     57.37% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          428     42.63%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    322948500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1004                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 501794426922                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   2646818577                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1003488812                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    119105929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1288774840                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          292760197                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    174121523                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            772522885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       29649780                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            141338                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       260055                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       294275                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       619860                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       929622                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        459965850                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1812516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           5002                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    908698854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.753436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.182520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       174584483     19.21%     19.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       251235766     27.65%     46.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       106526496     11.72%     58.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       376352109     41.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    908698854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.291742                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.284294                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       137631339                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    100526563                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        634855612                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     22528895                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      13156445                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     43776915                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1704468                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1439731493                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     55571598                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      13156445                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       186385963                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       15403668                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     64186012                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        608102054                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     21464712                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1393274522                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     21424890                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      2815714                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        781963                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        675566                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5243967                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1614174124                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6485161615                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1657044139                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         4753                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1404912488                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       209261633                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2172279                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2126089                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         38890425                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    249574442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    234152507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10141905                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6833043                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1360125840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6096580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1303799621                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     11293323                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    156323677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    413079648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        49948                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    908698854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.434798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.139352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    264559697     29.11%     29.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    178283596     19.62%     48.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    291831603     32.12%     80.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    154243022     16.97%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19780927      2.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            9      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    908698854                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      150684675     40.39%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            45      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      93398448     25.03%     65.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    129025255     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          170      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    836776215     64.18%     64.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1872209      0.14%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          826      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    242069462     18.57%     82.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    223080726     17.11%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1303799621                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.299267                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          373108423                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.286170                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3900680486                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1522568761                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1267032511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        19356                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7077                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1676895381                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          12493                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      6964625                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     34705668                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        56053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        29962                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     22243932                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3093015                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       119929                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      13156445                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       10719596                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        55513                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1366327944                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    249574442                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    234152507                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2108744                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        45584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        29962                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      8641793                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      5402203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     14043996                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1276404840                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    231747018                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     26935859                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               105524                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           450179448                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       228807883                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         218432430                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.271967                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1268670471                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1267037853                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        681599157                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1307772302                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.262633                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.521191                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    127714311                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6046630                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     13068472                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    885247920                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.366762                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.889799                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    383697786     43.34%     43.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    236702587     26.74%     70.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     98447026     11.12%     81.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     65626178      7.41%     88.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33457097      3.78%     92.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     19554507      2.21%     94.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13451061      1.52%     96.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7352562      0.83%     96.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     26959116      3.05%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    885247920                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    971743120                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1209923324                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             426777347                       # Number of memory references committed
system.switch_cpus3.commit.loads            214868773                       # Number of loads committed
system.switch_cpus3.commit.membars            3950639                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         216638993                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5341                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1044220699                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     21004781                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    781460651     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1684492      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          821      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    214868773     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    211908574     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1209923324                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     26959116                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2195388444                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2698724004                       # The number of ROB writes
system.switch_cpus3.timesIdled                 673711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               94789958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             5293209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          971718535                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1209898739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.032695                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.032695                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.968340                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.968340                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1433060578                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      739479085                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3584                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2270                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4482548576                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       706208690                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2279687213                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4080976                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     69303639                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34408111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1730785                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         135365                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       132879                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2486                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740946499500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4451                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27272094                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5374                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20351107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22628800                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3705215                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10064498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          132727                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7394670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7394670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14428222                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12839458                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4262718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35815361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4496808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6605341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1128174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        29076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5697014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23437480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       168301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     21716711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       534163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         5267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        16846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103929013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    181874816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1526307066                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        80512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    191737152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    281827136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     47126686                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       323968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1092416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    243072000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    989488612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        98112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      2026432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    926579328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     21904276                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       157888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       609472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4414305872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22473157                       # Total snoops (count)
system.tol2bus.snoopTraffic                 554875072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57092614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.225920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55311126     96.88%     96.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1519021      2.66%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 199757      0.35%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  55209      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3503      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2458      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1166      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    374      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57092614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69150304993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1490314                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2134069120                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17972095584                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2296491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2253352978                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3308726395                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         573665709                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6794443                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          18094831                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2855271936                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11697845939                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2800482                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        205098713                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      10871660597                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        275137636                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4214469                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         11025418                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
