<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>T.I.M | Hardware Documentation: /home/ben/Documents/Projects/tim/hw/bus/bus_master_arch.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="style.css" rel="stylesheet" type="text/css"/>
<style type="text/css">
#nav-tree {
    background-image : none;
    background-color : white;
}
#nav-tree .selected{
    background-image : none;
    background-color : #222222;
    color : white;
}
#nav-sync{
    display:none;
}
#nav-tree .item{
    margin: 7px;
    padding: 3px;
    padding-right:0px;
    padding-left:0px;
    margin-right:0px;
    margin-left:0px;
}
#nav-tree .label{
    font-size : 14px;
}
#MSearchBox{
    display:none;
}
.ui-resizable-e{
    background-color: silver;
    background-image: none;
}
#titlearea table{
    width:100%;
}
#projectname{
    text-align: center;
}
#projectlogo{
    width:80px;
}
.head-navbar{
    width:270px;
    padding-right:12px;
}
.head-navbar ul {
    list-style:none;
    height:40px;
    padding:0;
    background: #eee;
    background: -moz-linear-gradient(top, #f8f8f8 0%, #dddddd 100%);
    background: -webkit-gradient(linear, left top, left bottom, color-stop(0%,#f8f8f8), color-stop(100%,#dddddd));
    background: -webkit-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -o-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -ms-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    border-radius:5px;
    border:1px solid #d2d2d2;
    box-shadow:inset #fff 0 1px 0, inset rgba(0,0,0,0.03) 0 -1px 0;
    width:270px;
}
.head-navbar li {
    width:89px;
    float:left;
    border-right:1px solid #d2d2d2;
    height:40px;
}
.head-navbar ul a {
    line-height:1;
    font-size:11px;
    color:#999;
    display:block;
    text-align:center;
    padding-top:6px;
    height:40px;
}
.head-navbar ul li + li {
      width:88px;
        border-left:1px solid #fff;
}
.head-navbar ul li + li + li {
      border-right:none;
        width:89px;
}
.head-navbar ul a strong {
      font-size:14px;
        display:block;
          color:#222;
}
</style>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="">
  <td id="projectlogo"><img alt="Logo" height="55px" style="padding:3px;" src="logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">T.I.M | Hardware Documentation
   </div>
  </td>
  <td class="head-navbar">
    <ul>
        <li><a href="../isa/index.html">Instruction Set<strong>Architecture</strong></a></li>
        <li><a href="../hw/index.html">Documentation<strong>Hardware</strong></a></li>
        <li><a href="../sw/index.html">Documentation<strong>Software</strong></a></li>
    </ul>
  </td>
   <td style="width:0px;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('bus__master__arch_8vhdl_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">bus_master_arch.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="bus__master__arch_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="vhdlkeyword">use </span>ieee.std_logic_1164.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="vhdlkeyword">use </span>ieee.numeric_std.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a3188369f547d7625cd618851f3f80a82">   14</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classtim__bus.html">tim_bus</a>.tim_bus_data_width;</div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#afd17dda100f8042d4a46a874b6be1c90">   16</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classtim__bus.html">tim_bus</a>.tim_bus_master_state;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html">   19</a></span>&#160;<span class="vhdlkeyword">architecture</span> tim_bus_master_rtl <span class="vhdlkeyword">of</span> <a class="code" href="classtim__bus__master.html">tim_bus_master</a> is</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">   22</a></span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span>    <span class="vhdlchar">:</span> <span class="vhdlchar">tim_bus_master_state</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">BUS_RESET</span>;</div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">   24</a></span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar">tim_bus_master_state</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">IDLE</span>;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#af1cb1923bdd725e8634ed42a347ff931">   29</a></span>&#160;    <a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#af1cb1923bdd725e8634ed42a347ff931">state_machine_progress</a> : <span class="vhdlkeyword">process</span> (<a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>, <a class="code" href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>)</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a></span><span class="vhdlchar">=</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;            <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">BUS_RESET</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;            <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#af1cb1923bdd725e8634ed42a347ff931">state_machine_progress</a></span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a3bf44714228b7fa7f2061baced2bfebd">   40</a></span>&#160;    <a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a3bf44714228b7fa7f2061baced2bfebd">state_machine_next_state</a> : <span class="vhdlkeyword">process</span>(<a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>, <a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a>, <a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a>, <a class="code" href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">req_pending</a>)</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <span class="vhdlkeyword">case</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;            </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">BUS_RESET</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">IDLE</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">IDLE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">req_pending</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">REQ</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                <span class="vhdlkeyword">else</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">IDLE</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">REQ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">READ</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">WRITE</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <span class="vhdlkeyword">else</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">REQ</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">READ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">IDLE</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                <span class="vhdlkeyword">else</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">READ</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">WRITE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">IDLE</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                <span class="vhdlkeyword">else</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                    <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">next_state</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">READ</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">case</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a3bf44714228b7fa7f2061baced2bfebd">state_machine_next_state</a></span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a8524b0ee743b390648f06d045a84241c">   84</a></span>&#160;    <a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a8524b0ee743b390648f06d045a84241c">bus_outputs</a> : <span class="vhdlkeyword">process</span>(<a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a>, <a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>, <a class="code" href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">req_address_lines</a>, <a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a>)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="vhdlkeyword">case</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">BUS_RESET</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">IDLE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">REQ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">req_address_lines</a></span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a></span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">READ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a></span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">WRITE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a></span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">case</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a8524b0ee743b390648f06d045a84241c">bus_outputs</a></span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4e9322cdf3ec6558891362aa65d64f0b">  120</a></span>&#160;    <a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4e9322cdf3ec6558891362aa65d64f0b">requestor_outputs</a>: <span class="vhdlkeyword">process</span>(<a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a>, <a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="vhdlkeyword">case</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">current_state</a></span> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">BUS_RESET</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">IDLE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">REQ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">READ</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a></span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <span class="vhdlkeyword">when</span> <span class="vhdlchar">WRITE</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;               <span class="vhdlchar"><a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">case</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4e9322cdf3ec6558891362aa65d64f0b">requestor_outputs</a></span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">architecture</span> <span class="vhdlchar">tim_bus_master_rtl</span>;</div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_a3bf44714228b7fa7f2061baced2bfebd"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#a3bf44714228b7fa7f2061baced2bfebd">tim_bus_master.tim_bus_master_rtl.state_machine_next_state</a></div><div class="ttdeci">state_machine_next_stateclk,bus_enable,req_read_write,req_pending</div><div class="ttdoc">Responsible for determining the next state of the statemachine. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00040">bus_master_arch.vhdl:40</a></div></div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_af1cb1923bdd725e8634ed42a347ff931"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#af1cb1923bdd725e8634ed42a347ff931">tim_bus_master.tim_bus_master_rtl.state_machine_progress</a></div><div class="ttdeci">state_machine_progressclk,reset</div><div class="ttdoc">Responsible for the synchronous state transitions and asynchronous resets. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00029">bus_master_arch.vhdl:29</a></div></div>
<div class="ttc" id="classtim__bus__master_html_abaf0c37b59f8a070050a262550616b28"><div class="ttname"><a href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">tim_bus_master.bus_read_write</a></div><div class="ttdeci">out bus_read_writestd_logic </div><div class="ttdoc">High if this transaction is a write, low if it is a read. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00038">bus_master.vhdl:38</a></div></div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_a4e9322cdf3ec6558891362aa65d64f0b"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4e9322cdf3ec6558891362aa65d64f0b">tim_bus_master.tim_bus_master_rtl.requestor_outputs</a></div><div class="ttdeci">requestor_outputscurrent_state,bus_lines</div><div class="ttdoc">Responsible for driving the requestor outputs based on the current state of the controller. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00120">bus_master_arch.vhdl:120</a></div></div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_a4a3976fe63197908b43e8bb9d4350dcd"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#a4a3976fe63197908b43e8bb9d4350dcd">tim_bus_master.tim_bus_master_rtl.next_state</a></div><div class="ttdeci">tim_bus_master_state  :=IDLE next_state</div><div class="ttdoc">The next state of the controller. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00024">bus_master_arch.vhdl:24</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ad404178f4dbbbd0873e8ac06136827ae"><div class="ttname"><a href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">tim_bus_master.req_read_write</a></div><div class="ttdeci">in req_read_writestd_logic </div><div class="ttdoc">Tells the controller if this is a read or write transaction. High == write, low == read...</div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00044">bus_master.vhdl:44</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a90d3b673de05a3d3a9ce64a4a35b1114"><div class="ttname"><a href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">tim_bus_master.req_address_lines</a></div><div class="ttdeci">in req_address_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">Addresses for read and write operations are placed on these lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00047">bus_master.vhdl:47</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ae99954f2be405fa64d09d7bcef639d71"><div class="ttname"><a href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">tim_bus_master.req_pending</a></div><div class="ttdeci">in req_pendingstd_logic </div><div class="ttdoc">This is put high to tell the controller a request is pending. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00050">bus_master.vhdl:50</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a9651fc325b1ed2d0a6b40b0633fa5c15"><div class="ttname"><a href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">tim_bus_master.reset</a></div><div class="ttdeci">in resetstd_logic </div><div class="ttdoc">Asynchonous reset signal. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00026">bus_master.vhdl:26</a></div></div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_a013b27fc07916e8be61a7468b5ebbc4c"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#a013b27fc07916e8be61a7468b5ebbc4c">tim_bus_master.tim_bus_master_rtl.current_state</a></div><div class="ttdeci">tim_bus_master_state  :=BUS_RESET current_state</div><div class="ttdoc">The current state of the controller. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00022">bus_master_arch.vhdl:22</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ae49d529969c8d6489a0575332eac7dac"><div class="ttname"><a href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">tim_bus_master.bus_lines</a></div><div class="ttdeci">inout bus_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">The lines which carry data and addresses;. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00029">bus_master.vhdl:29</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a94f6b72ef22091aa46807c9d89632a9b"><div class="ttname"><a href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">tim_bus_master.clk</a></div><div class="ttdeci">in clkstd_logic </div><div class="ttdoc">The main system clock. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00024">bus_master.vhdl:24</a></div></div>
<div class="ttc" id="classtim__bus__master_html_aa5dc2040e6facf870c7ece9c0e943564"><div class="ttname"><a href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">tim_bus_master.bus_valid</a></div><div class="ttdeci">out bus_validstd_logic </div><div class="ttdoc">Used to assert data written by the bus master to bus_lines is valid. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00032">bus_master.vhdl:32</a></div></div>
<div class="ttc" id="classtim__bus__master_1_1tim__bus__master__rtl_html_a8524b0ee743b390648f06d045a84241c"><div class="ttname"><a href="classtim__bus__master_1_1tim__bus__master__rtl.html#a8524b0ee743b390648f06d045a84241c">tim_bus_master.tim_bus_master_rtl.bus_outputs</a></div><div class="ttdeci">bus_outputscurrent_state,req_data_lines,req_address_lines,req_read_write</div><div class="ttdoc">Responsible for driving the bus outputs based on the current state of the controller. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master__arch_8vhdl_source.html#l00084">bus_master_arch.vhdl:84</a></div></div>
<div class="ttc" id="classtim__bus__master_html_af961126e663c089551af5d7d7c5fd404"><div class="ttname"><a href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">tim_bus_master.req_acknowledge</a></div><div class="ttdeci">out req_acknowledgestd_logic </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00054">bus_master.vhdl:54</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a54615f5ddeac9848ebea038bbd014ad8"><div class="ttname"><a href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">tim_bus_master.req_data_lines</a></div><div class="ttdeci">inout req_data_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">Request write data is placed on these lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00041">bus_master.vhdl:41</a></div></div>
<div class="ttc" id="classtim__bus__master_html"><div class="ttname"><a href="classtim__bus__master.html">tim_bus_master</a></div><div class="ttdoc">The bus master controller module which arbitrates bus requests and responses. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00017">bus_master.vhdl:17</a></div></div>
<div class="ttc" id="classtim__bus_html"><div class="ttname"><a href="classtim__bus.html">tim_bus</a></div><div class="ttdoc">This package contains entity declarations and shared constant values for the bus logic modules...</div><div class="ttdef"><b>Definition:</b> <a href="bus__common_8vhdl_source.html#l00011">bus_common.vhdl:11</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a560d0df4ff0010295d1f3d413a245fb0"><div class="ttname"><a href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">tim_bus_master.bus_enable</a></div><div class="ttdeci">in bus_enablestd_logic </div><div class="ttdoc">Used to assert that the slave has read the bus lines and they can be updated. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00035">bus_master.vhdl:35</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_09571670ada7ed7a96bbb0146a01a89f.html">hw</a></li><li class="navelem"><a class="el" href="dir_00597f90f58b4f82e2ffb2ae3a23957b.html">bus</a></li><li class="navelem"><a class="el" href="bus__master__arch_8vhdl.html">bus_master_arch.vhdl</a></li>
  </ul>
</div>
</body>
</html>
