
<html>

<head>

<meta name="GENERATOR" content="Microsoft Internet Assistant for PowerPoint 97">
<title>AMRM:Project Technical Approach</title>
</head>

<BODY     >
<CENTER>
<h1>AMRM:Project Technical Approach</h1>
<h4>11/23/98</h4>
<br><h2> <A HREF="sld001.htm">Click here to start</A>
 </h2><br>  
</center>
<center>
 <table width=90%>
  <tr>
   <td valign=top align=left width=50%>
      <h3><u>Table of Contents</u></h3>
            <P ALIGN=LEFT><A HREF="sld001.htm">AMRM:Project Technical Approach</A></P>
        <P ALIGN=LEFT><A HREF="sld002.htm">Outline</A></P>
        <P ALIGN=LEFT><A HREF="sld003.htm">Technology Evolution</A></P>
        <P ALIGN=LEFT><A HREF="sld004.htm">Consider Interconnect</A></P>
        <P ALIGN=LEFT><A HREF="sld005.htm">Rethinking Circuits When Interconnect Dominates</A></P>
        <P ALIGN=LEFT><A HREF="sld006.htm">Implications: Circuit Blocks</A></P>
        <P ALIGN=LEFT><A HREF="sld007.htm">Implications: Architectures</A></P>
        <P ALIGN=LEFT><A HREF="sld008.htm">Opportunity: Application-Adaptive Architectures</A></P>
        <P ALIGN=LEFT><A HREF="sld009.htm">Architectural Adaptation</A></P>
        <P ALIGN=LEFT><A HREF="sld010.htm">Adaptation Challenges</A></P>
        <P ALIGN=LEFT><A HREF="sld011.htm">Why Cache Memory?</A></P>
        <P ALIGN=LEFT><A HREF="sld012.htm">4-year technological scaling</A></P>
        <P ALIGN=LEFT><A HREF="sld013.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld014.htm">Impact of Memory Stalls</A></P>
        <P ALIGN=LEFT><A HREF="sld015.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld016.htm">Opportunities for Adaptivity in Caches</A></P>
        <P ALIGN=LEFT><A HREF="sld017.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld018.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld019.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld020.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld021.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld022.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld023.htm">Opportunities - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld024.htm">Applying Adaptivity</A></P>
        <P ALIGN=LEFT><A HREF="sld025.htm">Where to Implement Adaptivity?</A></P>
        <P ALIGN=LEFT><A HREF="sld026.htm">Where to Implement?- Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld027.htm">Where to Implement - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld028.htm">Current Investigation</A></P>
        <P ALIGN=LEFT><A HREF="sld029.htm">Mechanisms Used  (L1 to L2)</A></P>
        <P ALIGN=LEFT><A HREF="sld030.htm">Mechanisms Used - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld031.htm">Configurations</A></P>
        <P ALIGN=LEFT><A HREF="sld032.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld033.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld034.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld035.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld036.htm">Observed Behavior </A></P>
        <P ALIGN=LEFT><A HREF="sld037.htm">Possible Adaptive Mechanisms</A></P>
        <P ALIGN=LEFT><A HREF="sld038.htm">Adaptive Hardware - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld039.htm">Adaptive Hardware - Cont�d</A></P>
        <P ALIGN=LEFT><A HREF="sld040.htm">Adaptivity via compiler</A></P>
        <P ALIGN=LEFT><A HREF="sld041.htm">Further opportunities to adapt</A></P>
        <P ALIGN=LEFT><A HREF="sld042.htm">The AMRM Project= Compiler, Architecture and VLSI Research for AA Architectures</A></P>
        <P ALIGN=LEFT><A HREF="sld043.htm">Summary</A></P>
        <P ALIGN=LEFT><A HREF="sld044.htm">Appendix: Assists Being Explored</A></P>
        <P ALIGN=LEFT><A HREF="sld045.htm">Victim Caching</A></P>
        <P ALIGN=LEFT><A HREF="sld046.htm">Victim Cache</A></P>
        <P ALIGN=LEFT><A HREF="sld047.htm">Stream Buffer</A></P>
        <P ALIGN=LEFT><A HREF="sld048.htm">Stream Cache</A></P>
        <P ALIGN=LEFT><A HREF="sld049.htm">Stride Prefetch</A></P>
        <P ALIGN=LEFT><A HREF="sld050.htm">Miss Stride Buffer</A></P>
        <P ALIGN=LEFT><A HREF="sld051.htm">Advantage over Victim Cache</A></P>
        <P ALIGN=LEFT><A HREF="sld052.htm">Architecture Implementation</A></P>
        <P ALIGN=LEFT><A HREF="sld053.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld054.htm">PPT Slide</A></P>
        <P ALIGN=LEFT><A HREF="sld055.htm">Prefetch Scheduler</A></P>
        <P ALIGN=LEFT><A HREF="sld056.htm">Pointer Stream Buffer</A></P>
        <P ALIGN=LEFT><A HREF="sld057.htm">Appendix: Prefetching Adaptation Results</A></P>
        <P ALIGN=LEFT><A HREF="sld058.htm">Prefetching for Latency & BW Management</A></P>
        <P ALIGN=LEFT><A HREF="sld059.htm">Adaptation for Latency Tolerance</A></P>
        <P ALIGN=LEFT><A HREF="sld060.htm">Prefetching Experiments</A></P>
        <P ALIGN=LEFT><A HREF="sld061.htm">Adaptation for Bandwidth Reduction</A></P>
        <P ALIGN=LEFT><A HREF="sld062.htm">Simulation Results: Latency</A></P>
        <P ALIGN=LEFT><A HREF="sld063.htm">Simulation Results: Bandwidth</A></P>

   </td>
   <td valign=top width=50%>
	 <strong>Author: </strong>Rajesh Gupta 
     <P> <strong>Email: </strong> <A HREF="MAILTO:rgupta@ics.uci.edu">rgupta@ics.uci.edu</A> </P> 
	 <P> <strong>Home Page: </strong> <A HREF="http://www.ics.uci.edu/~rgupta">http://www.ics.uci.edu/~rgupta</A> </P> 
	
	
	
	
   </td>
  </tr>
 </table>
</center>

</body>

</html>

