[BEGIN NEW SIMULATION BATCH]
[SIMULATION ITERATION 0]
____auxvar28__recorder_init__X4 = 11000010011000101111000010101
__VLG_I_EN_hart0_server_reset_request_putX5 = 1
____auxvar29__recorder_init__X11 = 1100111110011011111011000101011
__VLG_I_EN_hart0_server_reset_request_putX4 = 1
__VLG_I_EN_hart0_server_reset_request_putX3 = 0
____auxvar30__recorder_init__X11 = 1000101111111001111101110101011
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X4 = 10010010101011011111010
____auxvar31__recorder_init__X11 = 10100111100100001111100010111100
__auxvar0__delay_d_11 = 1
ILA.x19_randinitX11 = 11111001001111101001101110011100
ILA.x18_randinitX11 = 10011011100010110111011011001111
ILA.x17_randinitX11 = 1000001010111101111110000000
ILA.x16_randinitX11 = 110110101001011011011101000101
ILA.x15_randinitX11 = 11111001110111101111000001101100
ILA.x14_randinitX11 = 11110010111011000001010010111000
ILA.x13_randinitX11 = 11100111011111100101111101110111
ILA.x12_randinitX11 = 10010111010100100010100110011
ILA.x8_randinitX11 = 10010011011100010100010001111000
__ISSUE__X10 = 1
ILA.x8_randinitX10 = 1100101110011111110111110100111
__ISSUE__X9 = 0
ILA.x31_randinitX9 = 110011111101110111111000100111
ILA.x28_randinitX9 = 11000010001000111101001011001110
ILA.x26_randinitX9 = 11010011101101001111111111011000
ILA.x25_randinitX9 = 10001001010110101101000110001111
ILA.x24_randinitX9 = 1010001100011011010111001110011
ILA.x23_randinitX9 = 1011010001100011010110100101111
ILA.x21_randinitX9 = 1100110000001000001100101010100
ILA.x20_randinitX9 = 101111000000111000101100110
ILA.x17_randinitX9 = 1111010010110110101100100100111
ILA.x15_randinitX9 = 1001000001110100101001111011101
ILA.x14_randinitX9 = 11000001110011110101111100101010
ILA.x11_randinitX9 = 1001010101111111111111001010010
ILA.x10_randinitX9 = 100010010011011011001011101100
ILA.x8_randinitX9 = 11001001100011000001011010011101
ILA.x7_randinitX9 = 11000001010111011000100000010011
ILA.x6_randinitX9 = 10010001000111010001110001100000
ILA.x5_randinitX9 = 1011100101010111010110001000010
ILA.x3_randinitX9 = 11111000100001001001010101010111
ILA.x2_randinitX9 = 10001010110010101110011111110001
monitor_s1_already1 = 1
ILA.x28_randinitX6 = 1001011110000110110010110101001
ILA.x9_randinitX9 = 11111101111101001010001001111011
__ISSUE__X8 = 0
ILA.x31_randinitX8 = 11010011010011011101111100110000
ILA.x30_randinitX8 = 10101111001000111011101000110110
ILA.x29_randinitX8 = 10000111111100110100111111011111
ILA.x28_randinitX8 = 1110100010101100000000110011001
ILA.x27_randinitX8 = 10111101001010111010001100110
ILA.x26_randinitX8 = 11100011110101101100001110110011
ILA.x25_randinitX8 = 1011001000000111010000001
ILA.x24_randinitX8 = 11011111001010101000011011111111
ILA.x23_randinitX8 = 1101011110011101010010111101
ILA.x22_randinitX8 = 1011011110100011011101000100111
ILA.x21_randinitX8 = 11000011000011001001100111000
ILA.x20_randinitX8 = 11100110100011101110011100111010
ILA.x19_randinitX8 = 10110001000001101101011101001000
ILA.x18_randinitX8 = 10010001011100111011101000010100
ILA.x17_randinitX8 = 100000010001100111010000000100
ILA.x16_randinitX8 = 101001111001100001000011010010
ILA.x15_randinitX8 = 11011011000100110110100001100000
ILA.x14_randinitX8 = 1101110000101100111101100
ILA.x13_randinitX8 = 1010010101011001111010100100100
ILA.x12_randinitX8 = 1101100001011000111101000101010
ILA.x11_randinitX8 = 1010001110000010011100100111011
ILA.x10_randinitX8 = 1101100001010110110000111000111
ILA.x8_randinitX8 = 111010111011111111110100001
ILA.x7_randinitX8 = 11100101001000101100011110101011
ILA.x6_randinitX8 = 1101001010110010000110000110
ILA.x5_randinitX8 = 10000110111101001010001101100010
ILA.x4_randinitX8 = 1000001001111111100110100010111
ILA.x3_randinitX8 = 110000011011000110101001101001
ILA.x2_randinitX8 = 10111000000101111011110000010011
ILA.x1_randinitX8 = 101010000001111101110100010110
__ILA_I_instX9 = 1111011100100011011100100110001
ILA.x9_randinitX8 = 11110001001111001111100111001010
__ISSUE__X7 = 0
ILA.x31_randinitX7 = 10101101101001001100001001011011
ILA.x30_randinitX7 = 1100011110100110110100010101110
ILA.x29_randinitX7 = 10001011111011101010100001011001
ILA.x28_randinitX7 = 1011010010101011001100001010000
ILA.x27_randinitX7 = 10000001110101011001001100001101
ILA.x11_randinitX7 = 11001110100111011001111100011100
ILA.x10_randinitX7 = 10100010101110011101110110100101
ILA.x3_randinitX7 = 11000110111010100111011000001101
ILA.x2_randinitX7 = 11111001100110100011100111101101
__ILA_I_instX8 = 111101001010111110101111001111
ILA.x30_randinitX6 = 1100011001100000110111111000111
__auxvar16__recorder1 = 11001000101100100000011011111001
ILA.x29_randinitX6 = 1110010010011101100001100110011
ILA.x25_randinitX6 = 1000000001110001010010100010010
ILA.x22_randinitX6 = 1001110000110100110100001000101
ILA.x18_randinitX6 = 11011111001001101110001100111
ILA.x16_randinitX6 = 1000000110011101000011101110111
ILA.x14_randinitX6 = 1111010110000010010011110010
ILA.x13_randinitX6 = 1111001000110000000010000110110
ILA.x7_randinitX6 = 1100011001011100001011110100000
ILA.x6_randinitX6 = 10111101011110000001001111101000
RTL.near_mem.icache.master_xactor_f_wr_data.full_reg1 = 1
__auxvar31__recorder1 = 11011010110111100001000001000000
ILA.x3_randinitX6 = 11001000010110011001011110010001
ILA.x1_randinitX6 = 10011011111011111010000000010
__ILA_I_instX7 = 10001011000111111111110100001100
__ISSUE__X5 = 0
ILA.x29_randinitX5 = 10101101111101001101001111100011
ILA.x24_randinitX5 = 1101011111111011010010111011100
ILA.x15_randinitX5 = 11001110011001101101111111000000
ILA.x13_randinitX5 = 1000011101001001001111010101000
ILA.x12_randinitX5 = 1111010001011010101100100101100
ILA.x11_randinitX5 = 111111101010101010000001011
ILA.x10_randinitX5 = 101011110001001001100111010000
ILA.x6_randinitX5 = 11010010110011101111100111011
monitor_s31 = 1
ILA.x5_randinitX5 = 1010000100101110100000100000001
ILA.x3_randinitX5 = 1111011100110001110010111100100
ILA.x9_randinitX5 = 10101100110000001001000000101
__ISSUE__X4 = 0
ILA.x31_randinitX4 = 11000011011100110000111100110011
ILA.x29_randinitX4 = 10011011101010001101110000110000
ILA.x28_randinitX4 = 10110000000001100011110100110010
ILA.x27_randinitX4 = 10010000111100001000000101011010
ILA.x26_randinitX4 = 10001000110100000011111010000101
ILA.x25_randinitX4 = 11001001101101100111001000010101
ILA.x24_randinitX4 = 1000110111111101101011001110001
ILA.x23_randinitX4 = 10100000000101000010110011010010
ILA.x22_randinitX4 = 10100110011011001010000100011111
ILA.x21_randinitX4 = 11100001000000001111101101010000
ILA.x20_randinitX4 = 10000011010011110111101011101001
ILA.x19_randinitX4 = 10000101000101010001111111100001
ILA.x18_randinitX4 = 1001010011100100110111110011000
ILA.x17_randinitX4 = 111110001010100100001101110100
ILA.x16_randinitX4 = 10101100100100000111100010110000
ILA.x15_randinitX4 = 11000011001111110011111000001
ILA.x14_randinitX4 = 1100100101000010100110010101111
ILA.x13_randinitX4 = 1010101111111010010100110001001
ILA.x12_randinitX4 = 11110010001100000000101011011
ILA.x11_randinitX4 = 10100110000001011100001100010000
ILA.x10_randinitX4 = 10010010100011101100000001000001
ILA.x8_randinitX4 = 1101000000000100111000101100100
ILA.x7_randinitX4 = 1011011001000110010011001000100
ILA.x6_randinitX4 = 1011111011110010010110001111000
ILA.x5_randinitX4 = 11101001001011101011000011010
ILA.x4_randinitX4 = 100001000100110011101111110
ILA.x3_randinitX4 = 10001100010010001111101101111011
ILA.x2_randinitX4 = 11000011001111011001001111011001
ILA.x1_randinitX4 = 10101000111000100000001010011011
____auxvar2__recorder_init__X12 = 11001010101111111001110110000110
ILA.x9_randinitX4 = 11110101010011100110011111011010
__ISSUE__X3 = 0
ILA.x24_randinitX3 = 1001111011011011010100001110
ILA.x11_randinitX3 = 10000110011010101010011110101010
__ILA_I_instX4 = 10011011101110111000101111001101
____auxvar2__recorder_init__X11 = 11001110000100111001101110101110
__ISSUE__X2 = 0
ILA.x31_randinitX2 = 110011111101100011010001010100
ILA.x29_randinitX2 = 1000110001110111011010010011001
ILA.x26_randinitX2 = 100111011111001011101011001111
ILA.x25_randinitX2 = 10111100001110001101101010111110
ILA.x23_randinitX2 = 1011010001111000101101000110000
ILA.x22_randinitX2 = 10111010101111100001000010010110
ILA.x21_randinitX2 = 110000010001010000111111111010
ILA.x20_randinitX2 = 110000011100111101000000100100
ILA.x19_randinitX2 = 10011100110011110000010111111000
ILA.x18_randinitX2 = 10111000000101001010010110000010
ILA.x17_randinitX2 = 10010000111011010001111110000000
ILA.x16_randinitX2 = 10111101101011110000000100110110
ILA.x15_randinitX2 = 110111110111110101110111100110
ILA.x14_randinitX2 = 111010100100001110101110011001
ILA.x13_randinitX2 = 11111011011000001100111001010011
ILA.x12_randinitX2 = 1110111001110101111010111011001
__ILA_I_instX12 = 1010110111010100101101001101000
ILA.x11_randinitX2 = 1000110111111001100100100001001
ILA.x8_randinitX2 = 10110111111011010100110110000111
ILA.x7_randinitX2 = 101000010111001101000111001101
ILA.x6_randinitX2 = 11010001110000000111100111100111
ILA.x4_randinitX2 = 1110110001100011010010001110111
ILA.x1_randinitX2 = 10101100101010101010111110000011
__ILA_I_instX3 = 1110011001111000101110110011011
ILA.x9_randinitX2 = 111000100100100001110101011010
__ISSUE__X1 = 1
input2053X8 = 1011010001101010010011001000001100000110110010001111001101111000
ILA.x31_randinitX1 = 11010000000100010110000110000101
__ISSUE__X11 = 0
ILA.x26_randinitX1 = 1111101001111100101110110111011
ILA.x25_randinitX1 = 10111010101101010111001100001
ILA.x24_randinitX1 = 111110101111101110000000111
ILA.x23_randinitX1 = 110101001110001000101110101011
ILA.x22_randinitX1 = 11001000111010001011111110110110
ILA.x20_randinitX1 = 1001000011001010001010011101001
ILA.x18_randinitX1 = 11100010101001101101101001011000
ILA.x17_randinitX1 = 1100000010101001011110100111111
ILA.x16_randinitX1 = 11000011101011000111011011111
ILA.x15_randinitX1 = 11010010000001000101000001111011
ILA.x14_randinitX1 = 11010101011001011010000111101110
ILA.x10_randinitX11 = 10110010001001110100010010101100
ILA.x7_randinitX1 = 10110110000110100101110110111010
ILA.x5_randinitX1 = 10011001001101000011111101100110
ILA.x1_randinitX1 = 10111010110100000100101111110010
__ILA_I_instX2 = 11111101111001110011111011001010
____auxvar2__recorder_init__X9 = 1011001000001011100101011100110
ILA.x9_randinitX1 = 11100110100010011111110110100110
ILA.x2_randinitX2 = 11000111110000010001101111110101
____auxvar36__recorder_init__X6 = 0
__ISSUE__X12 = 1
ILA.x10_randinitX2 = 1001100111110011010001101101
ILA.x7_randinitX11 = 10001001000001111011110010101100
ILA.x291 = 1000011111111101010101000100101
____auxvar31__recorder_init__X6 = 10101010001111000100111110000010
____auxvar30__recorder_init__X6 = 11111110111101011110111101000011
____auxvar29__recorder_init__X6 = 10111001111000010000111111011110
ILA.x22_randinitX9 = 10110010110101000010110000111011
____auxvar27__recorder_init__X6 = 11110111101010001011001111111
ILA.x25_randinitX5 = 1100000101000110111110100000000
ILA.x191 = 11111000011010000011111010100001
ILA.x8_randinitX5 = 10000101001110011000111101111010
ILA.x141 = 10100000000001011000001101111101
ILA.x9_randinitX6 = 11101001000001100010001010111101
__auxvar21__recorder1 = 1111100101001100011101111111011
input6166X6 = 111111100111110110010111010010100110111110001011011001001110110
ILA.x61 = 10101000000111000000111001010000
RTL.near_mem.icache.ram_word64_set.arb2X6 = 101010010000000111011101110000010111100101111001000111000100011
ILA.x3_randinitX2 = 11100100110101101111010100100001
____auxvar3__recorder_init__X6 = 10101110000000011101000010100110
ILA.x210 = 11000100101001110000111110110010
____auxvar16__recorder_init__X6 = 11111011001011010110000010011011
ILA.x11_randinitX6 = 11100100101001100100011100110001
____auxvar28__recorder_init__X5 = 10101101010110011100010010110010
__auxvar10__recorder1 = 10110100100011101000010110100001
ILA.x110 = 1010101000110010010010111111
____auxvar28__recorder_init__X8 = 10001101001101111011000001010000
ILA.x5_randinitX2 = 10011010111101010011010110110111
ILA.x1_randinitX11 = 11011110011010011010100000011
ILA.x91 = 1000011111011100010000101000010
____auxvar5__recorder_init__X6 = 100001101010101110110101000011
____auxvar29__recorder_init__X9 = 1010011010011010110000011110100
__VLG_I_EN_hart0_server_reset_request_putX2 = 0
input6739X12 = 1101010100101000011100000011111001000011100000000110100000111001
input6166X12 = 1010110001000010111011111101101101001100110100011111100100110
____auxvar30__recorder_init__X9 = 10000001000110000110110010010011
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X2 = 1101110001100001000000
____auxvar23__recorder_init__X6 = 1111001101001010110011110000110
input5249X12 = 111001101100110011100010111111101100001111010011100001010001111
input4682X12 = 10000011100111110111111101010101010100110100001101101110001110
ILA.x8_randinitX1 = 110000011010001011011011110101
____auxvar28__recorder_init__X2 = 1010000110100000001001010100011
ILA.x19_randinitX1 = 11101100101101001100100100011000
input2988X12 = 101111011111100111001001101010000010010010111010011011110101100
____auxvar29__recorder_init__X1 = 10010110011011000111011000111001
__VLG_I_imem_master_ridX11 = 11
____auxvar28__recorder_init__X1 = 1100101000010001110000101101011
__VLG_I_imem_master_rdataX11 = 11000110000110111101010001101110111101101011000010000111111011
input2970X12 = 1101111001110000111101100101110001110001111000110000011010111111
ILA.x24_randinitX2 = 11010011111101001111000100100011
ILA.x3_randinitX1 = 111001001111001010110000100001
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X11 = 1001000000010111000111
ILA.x28_randinitX2 = 100101011001101011010011010100
____auxvar34__recorder_init__X6 = 1
input1333X12 = 10001111010100101110100111011010001111111010100101110010000101
__VLG_I_imem_master_arreadyX10 = 1
__VLG_I_imem_master_bvalidX9 = 0
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX10 = 10
__VLG_I_dmem_master_ridX11 = 1101
__VLG_I_dmem_master_rdataX11 = 1100011001101111001100101110000100010010000111100011010001100101
__VLG_I_dmem_master_rrespX11 = 11
__VLG_I_dmem_master_rlastX11 = 0
__VLG_I_dmem_master_rvalidX11 = 0
ILA.x6_randinitX1 = 10110010000111101001000010011011
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X11 = 10100100111011001001
__VLG_I_dmem_master_arreadyX10 = 1
__VLG_I_dmem_master_awreadyX10 = 1
__VLG_I_dmem_master_wreadyX10 = 0
__VLG_I_dmem_master_bvalidX9 = 1
__VLG_I_EN_hart0_server_reset_response_getX10 = 0
__VLG_I_EN_hart0_server_reset_request_putX10 = 1
ILA.x30_randinitX4 = 10001110010011001011100100011111
rstX11 = 1
input16224X12 = 10011011111010000101110001100000
____auxvar32__recorder_init__X8 = 10011100110011100101100010001100
input16226X11 = 10011
____auxvar29__recorder_init__X8 = 1101111111001100010111001110010
__auxvar24__recorder1 = 111000111001111100100101101110
input6739X11 = 10001100111110010111001100001100010101100001001011111001111001
RTL.stage2_rg_stage21 = 100100100111001101010001001001001100010010111110011111100010111010011010111100010100011110001110010000101101100010110110100101100101101001101110111111110101100011110110
input6166X11 = 11001100010000001110010001010000110100110000011101110100101010
input4587X11 = 1110110101101011101000000110001010010010011010101010010011010100
____auxvar31__recorder_init__X8 = 10000001011011000001011100101101
input2988X11 = 1101001001011000011010000001010110010111111010001100100111111101
input2970X11 = 111000101110110110100011011101100111101111101011000001000101101
input2053X11 = 111010110001110010000001110101101000000100100000001000111101010
ILA.x21_randinitX1 = 10011011001010100111111101000100
input1485X11 = 1111001011000111001111000110110011001011000100010100000001010010
RTL.near_mem.icache.ram_word64_set.arb2X10 = 1111101000110010001000111011011001110010100100101111111000010011
ILA.x30_randinitX1 = 1111100011010101000111101100
__VLG_I_imem_master_arreadyX9 = 0
input4682X11 = 1000100100111111001010101100111100010110010111110001100110111000
__auxvar32__recorder1 = 1010001001111000011000100011110
ILA.x12_randinitX6 = 11111010010100111011001111110011
__VLG_I_imem_master_awreadyX9 = 1
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX9 = 1100000
__VLG_I_dmem_master_ridX10 = 1010
__VLG_I_dmem_master_rdataX10 = 1001010001111000010100110110111110011011101000111011001011000110
__VLG_I_dmem_master_rrespX10 = 0
__VLG_I_dmem_master_rvalidX10 = 0
__VLG_I_dmem_master_arreadyX9 = 1
__VLG_I_dmem_master_awreadyX9 = 1
__VLG_I_dmem_master_wreadyX9 = 1
__VLG_I_dmem_master_bvalidX8 = 0
__ILA_I_instX6 = 10001101000000101000111101111100
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX9 = 1100
__VLG_I_EN_hart0_server_reset_response_getX9 = 0
__VLG_I_hart0_server_reset_request_putX8 = 1
__VLG_I_EN_hart0_server_reset_request_putX9 = 1
input16224X11 = 110000110100101111100001011100
input16226X10 = 0
input6739X10 = 1101010000111101010010100100011000101001011011101010011001010101
input6184X10 = 1111110110111100110011001110011010011001000100001101011111110001
input6166X10 = 110110010100111011101000100001111001000011010110100001011000110
input5249X10 = 110111010001011110111100101111011011101000100000001010101010101
input4682X10 = 101000100101110011100111111101100000101001101001000000111101111
input4587X10 = 1000011111100100101011011011101000110110010000110000110001101010
input3543X10 = 1010101010100110101011000001011100101000101111001100110011110010
ILA.x111 = 1011100111001101000000001100100
input2988X10 = 101101110000010001111011011011100011111111010111001011000101101
__ISSUE__X6 = 0
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X9 = 11000101011101011101111
__VLG_I_imem_master_bvalidX3 = 1
ILA.x101 = 10111111100111101101111101101011
__VLG_I_imem_master_rrespX10 = 0
input6739X3 = 110000101100000010001001101000010011010101100100100001001010101
____auxvar17__recorder_init__X10 = 10011111011001001000011011000
input5249X3 = 1110101010100111010000001011001100101110000011011010110111011100
input4587X3 = 110001000111000000101101000111110001111101110101000100100000
input3543X3 = 1011101011011110111100010000111001101111111010101001110010001111
__VLG_I_imem_master_ridX2 = 1000
__VLG_I_imem_master_rrespX2 = 0
input1333X3 = 101010111100101010001110111110000111111101111000110101101
__VLG_I_dmem_master_rrespX4 = 0
__ILA_I_instX10 = 11000010110011000110011100010
RTL.near_mem.icache.f_reset_rsps.data1_reg1 = 0
input16224X4 = 1000100010101100111001111101101
____auxvar27__recorder_init__X11 = 10100111111011111110101111100100
ILA.x8_randinitX3 = 11010100111101101110011111001101
ILA.x4_randinitX10 = 11000000101110100001000110110001
RTL.csr_regfile.rg_nmi_vector1 = 11001011000100001000100011001010
____auxvar25__recorder_init__X4 = 1001110111110010011001010100000
ILA.x271 = 1000101000011011111110110101000
ILA.x5_randinitX11 = 11110100101101001010111111110010
input1333X9 = 101011100101110001110011100100010111011100010101110110110100101
ILA.x2_randinitX11 = 1111111111110001001101001100110
__VLG_I_dmem_master_rvalidX2 = 0
input1333X10 = 1010011000001010011010101001000110010101101110111010000010110010
RTL.near_mem.dcache.f_reset_reqs.data1_reg1 = 0
__VLG_I_imem_master_rvalidX4 = 0
__VLG_I_dmem_master_rdataX2 = 1011010010111000110110111001010110001110001000010010000111000111
RTL.near_mem.dcache.master_xactor_f_wr_data.empty_reg1 = 0
__VLG_I_dmem_master_rrespX2 = 10
__VLG_I_dmem_master_rlastX2 = 0
____auxvar30__recorder_init__X8 = 11100010011010010110111000001111
ILA.x7_randinitX5 = 10000111000111101010100110100010
RTL.near_mem.dcache.master_xactor_f_rd_addr.empty_reg1 = 0
__VLG_I_dmem_master_arreadyX1 = 0
input1485X12 = 110001001000110100000011111101011001111110010001000000001110100
__VLG_I_dmem_master_awreadyX1 = 1
____auxvar21__recorder_init__X8 = 11011100100111110101010110010010
ILA.x10_randinitX3 = 10010010000011100010111101011100
____auxvar14__recorder_init__X4 = 11111111101100100111001110101000
ILA.x14_randinitX3 = 11101011001110101100011111011001
ILA.x18_randinitX10 = 11110111100000100111011000100010
RTL.stage2_rg_resetting1 = 1
____auxvar36__recorder_init__X4 = 0
input16224X2 = 10101011100001001100111110000101
____auxvar27__recorder_init__X9 = 1011010011110100011000111000011
ILA.x13_randinitX3 = 100110000001100001100111011100
ILA.x17_randinitX10 = 110101010110001000101101011
RTL.stage2_f_reset_rsps.full_reg1 = 1
RTL.f_reset_rsps.empty_reg1 = 0
__VLG_I_imem_master_wreadyX4 = 1
__VLG_I_hart0_server_reset_request_putX4 = 1
ILA.x20_randinitX11 = 10001001100000011101000000000010
____auxvar29__recorder_init__X12 = 1101101100101110011100011000000
__VLG_I_imem_master_wreadyX1 = 1
____auxvar28__recorder_init__X6 = 11010011101010101010001000111001
ILA.x22_randinitX5 = 101101001000101100000000010011
RTL.near_mem.f_reset_rsps.full_reg1 = 0
__VLG_I_EN_hart0_server_reset_request_putX1 = 1
____auxvar27__recorder_init__X8 = 11001000010010010000011010010110
ILA.x20_randinitX3 = 1101100001000000101001110011010
ILA.x24_randinitX10 = 101100100110000001010111110110
RTL.near_mem.dcache.rg_exc_code1 = 100
____auxvar30__recorder_init__X4 = 11100101011011101110110001001000
__ILA_I_instX11 = 11101101101100001011101011000
monitor_s21 = 0
input3543X2 = 1010000011111011101011001110011100100100001010100000000110110010
____auxvar21__recorder_init__X9 = 11100000010100010101000100010010
ILA.x1_randinitX3 = 11111001010100011100101011101100
ILA.x23_randinitX10 = 11101001001110101011011000101011
RTL.near_mem.icache.rg_exc_code1 = 1000
input16226X2 = 10101
____auxvar22__recorder_init__X9 = 111011001101110001011110010101
ILA.x6_randinitX11 = 11011111000001111101000101110100
input16224X3 = 1000110011011011100111111000011
RTL.near_mem.dcache.ram_word64_set.arb2X9 = 1101110101110010100111000111110000010010100111011100011100001001
__VLG_I_EN_hart0_server_reset_request_putX6 = 0
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X8 = 10010111110001000110001
input1333X6 = 1101000100101101001110010011100001010100110000111101101110011011
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX8 = 1011110
ILA.x131 = 11011110001110001001111000001001
__VLG_I_dmem_master_ridX6 = 1111
__VLG_I_imem_master_rdataX9 = 100110000100100011110000101010001101001011111100011110010110000
ILA.x22_randinitX3 = 1111101000011101110101001001100
ILA.x26_randinitX10 = 1010100111100101011010001101110
RTL.csr_regfile.rg_minstret1 = 100010110000011010001001011010110000111111110111001101011101100
input2988X2 = 1001101101100101011100000110100010101010010100101110000111011
|RTL.gpr_regfile.regfile.arr[21]1| = 1101101001101101001001011110011
ILA.x25_randinitX11 = 100010011101011111110110111000
RTL.csr_regfile.csr_mip.rg_ueip1 = 0
ILA.x32 = 10001111000111011111100111010100
ILA.x26_randinitX11 = 11101001011111111011001001000001
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X9 = 1000000001110100100010
ILA.x22_randinitX11 = 11100111101100111111000101010011
input2053X12 = 1010011101010000111111011000111101101011101110001011001000100110
__VLG_I_imem_master_rrespX1 = 0
ILA.x311 = 11100011110111100001011000111011
ILA.x24_randinitX11 = 100101101111011100100001100
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X10 = 11110000100011011101111
RTL.near_mem.icache.master_xactor_f_rd_data.data1_reg1 = 1110111111100010111010000001001101101010100110101001011010000001010
__VLG_I_dmem_master_rvalidX4 = 1
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX3 = 10110
__VLG_I_imem_master_arreadyX4 = 1
__VLG_I_dmem_master_bvalidX2 = 0
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX10 = 10011
RTL.near_mem.icache.rg_word64_set_in_cache1 = 101010001
__VLG_I_imem_master_rlastX4 = 0
____auxvar32__recorder_init__X10 = 11111111110110101101010010110000
RTL.near_mem.icache.ram_word64_set.arb2X3 = 1011000011101010100111010011101011101100001001101110111100011100
input1485X3 = 1100110111101100000100111111110101010001111100100100100101011010
input6166X3 = 1011101110110010010011110001110011010100001110011111101001011
____auxvar19__recorder_init__X10 = 10000111001101100000101000011
input1333X11 = 1100010100000001000111111111100101100110101010011010001011111001
RTL.near_mem.icache.master_xactor_f_rd_addr.full_reg1 = 0
__VLG_I_imem_master_rdataX6 = 101111110000111101010101101101001110001111101001001111101000101
ILA.x7_randinitX3 = 1100000000111100000001000111011
ILA.x3_randinitX10 = 11010110100010111111101011001100
RTL.rg_next_pc1 = 1010101000101011000101100101110
____auxvar24__recorder_init__X4 = 1111100111101000000111010111101
ILA.x21_randinitX6 = 1010100111001011100001110100100
input16224X7 = 11110101100000101100001100101101
RTL.near_mem.icache.ctr_wr_rsps_pending_crg1 = 1111
__VLG_I_imem_master_ridX4 = 1110
__VLG_I_imem_master_rrespX4 = 1
RTL.near_mem.icache.rg_cset_in_cache1 = 1000110
__VLG_I_imem_master_bvalidX4 = 1
input4682X3 = 111010101001011100101000100110011010011001110101001101001010001
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX2 = 10110
____auxvar34__recorder_init__X9 = 1
__VLG_I_imem_master_arreadyX3 = 0
ILA.x6_randinitX12 = 10110010100100110101111001111111
__VLG_I_dmem_master_wreadyX2 = 1
ILA.x28_randinitX11 = 10010100010100000011101011000010
__ILA_I_instX5 = 1100000101000101010101110010101
|RTL.gpr_regfile.regfile.arr[9]1| = 10001010000111000110001000100001
input16224X9 = 10101100110011110001001101001110
RTL.near_mem.dcache.rg_word64_set_in_cache1 = 110110101
ILA.x30_randinitX11 = 11111001110011111111011101101111
__VLG_I_imem_master_ridX9 = 1110
ILA.x9_randinitX3 = 10111010000001110100101001011000
ILA.x5_randinitX10 = 1000010111010100100010110100111
RTL.csr_regfile.rg_mtvec1 = 1011000110101001110001010000001
____auxvar26__recorder_init__X4 = 10101110110010100011111101101001
input4587X12 = 110110001101110110110110000110001000100100110011110110111100000
ILA.x27_randinitX3 = 10101011111101101000110011101011
RTL.near_mem.dcache.rg_error_during_refill1 = 1
____auxvar16__recorder_init__X4 = 10001010001100110000111100010101
ILA.x2_randinitX3 = 1010011110111001110111011010100
ILA.x11_randinitX10 = 11100001011101011000010011101111
RTL.near_mem.dcache.f_fabric_write_reqs.empty_reg1 = 1
____auxvar19__recorder_init__X4 = 11100111110011111000000111000011
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X6 = 11000101011110110100001
input1485X8 = 110110101000110111010100101110101010101010011011100111110011000
ILA.x1_randinitX9 = 10010001100110000100100101111111
input5249X7 = 100110101011011000110000100011010010011000011100111001111101110
ILA.x28_randinitX3 = 11000110011001100100010110010101
____auxvar17__recorder_init__X4 = 11000010010000101100110111101100
ILA.x12_randinitX3 = 1011011001110101110010000111000
ILA.x16_randinitX10 = 10110110110101011100011110101011
RTL.stage3_f_reset_reqs.empty_reg1 = 1
__VLG_I_imem_master_rvalidX10 = 1
input6184X3 = 1010110011110001110010011010111001001110100101111011011110101111
____auxvar18__recorder_init__X10 = 110100100101111001010111110101
__VLG_I_dmem_master_rvalidX3 = 0
ILA.x23_randinitX11 = 11001101110101001100101110100111
__VLG_I_imem_master_rvalidX9 = 0
____auxvar18__recorder_init__X9 = 100111000110001011111000011010
ILA.x4_randinitX11 = 11000111111000100011111110110
RTL.near_mem.dcache.master_xactor_f_rd_addr.full_reg1 = 1
____auxvar2__recorder_init__X6 = 1110011100011011110000011101011
input4587X6 = 1011010000100011000101100110010111001110001111111000110110111100
____auxvar21__recorder_init__X10 = 1000100110101011001111100010011
RTL.csr_regfile.f_reset_rsps.full_reg1 = 1
ILA.x29_randinitX9 = 11001110110011001111111101110010
__auxvar30__recorder1 = 10110101010001101001001110111000
input5249X11 = 11000011011010000011010010100110010110001110111000101010011111
____auxvar5__recorder_init__X8 = 1011011001101010110010010101111
|RTL.gpr_regfile.regfile.arr[5]1| = 11011110001110111111011010000100
__VLG_I_imem_master_rlastX2 = 1
|RTL.gpr_regfile.regfile.arr[28]1| = 10111011110011001111000111001
input6166X9 = 1010001111011110001000110001001111111110001000111001101000001
____auxvar32__recorder_init__X9 = 11100110100011101110101001000011
RTL.near_mem.icache.ram_word64_set.arb2X2 = 1011100110101101111101110011000001000000100101100111110111110100
ILA.x27_randinitX11 = 11010010100111010011101000100110
ILA.x201 = 1101010000101010100010101010000
____auxvar25__recorder_init__X6 = 11100000111001101111110000100011
input16226X12 = 101
input1485X2 = 110010110111011001111010111100101001101101001101000110000110101
____auxvar8__recorder_init__X9 = 10011010110111101100111001011011
__VLG_I_imem_master_ridX10 = 1101
ILA.x151 = 11010011001010010100001000111110
__VLG_I_imem_master_rvalidX3 = 0
input16226X3 = 11101
____auxvar24__recorder_init__X8 = 101010110100101110100001101000
ILA.x17_randinitX6 = 100110100101110010001001110000
__auxvar23__recorder1 = 11110010010001111101111011100101
ILA.x51 = 10011000111000011001101011001110
ILA.x21_randinitX11 = 1001101010010001110101001001000
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X5 = 10000000001001010
|RTL.gpr_regfile.regfile.arr[14]1| = 10001010100000011000100001101011
ILA.x211 = 1011000001110100010110101010000
ILA.x29_randinitX11 = 101001000010101011101001010000
ILA.x19_randinitX3 = 10000101110011101111111010010010
ILA.x22_randinitX10 = 10001011011011000110000101111
RTL.rg_trap_interrupt1 = 1
____auxvar31__recorder_init__X4 = 10110100100111010001011011000001
ILA.x10_randinitX6 = 11001011001110111111101011001001
RTL.near_mem.dcache.master_xactor_f_rd_data.empty_reg1 = 0
ILA.x25_randinitX3 = 101001111000000011100010011100
ILA.x7_randinitX10 = 11010111011000111100111110100111
RTL.f_reset_reqs.data0_reg1 = 0
input2053X4 = 1001101111110000110101011111001100111000101101000111101001011
__VLG_I_dmem_master_rdataX8 = 101001101110101001110101000010011101100010001010011101001100110
__VLG_I_dmem_master_ridX2 = 101
ILA.x15_randinitX6 = 10100100001010011011111010001110
input6184X11 = 100110011000000000001100101101101101111000110110110111110010100
__auxvar27__recorder1 = 11111001010111111000101100001010
input2970X9 = 1110011001001101011011110101000100101111001010001001001
input2970X1 = 110111100101010101110001010110011110101110001011111011101100100
____auxvar22__recorder_init__X8 = 1101000000110101011101011000110
__VLG_I_imem_master_rvalidX2 = 1
input6184X12 = 10111111000100000101100011101101101110100101111100100110001100
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX2 = 1100
____auxvar3__recorder_init__X9 = 1111000110011011100010100001011
__VLG_I_imem_master_rdataX3 = 1100010110000010100001000101011011101011001101000101111111011011
ILA.x3_randinitX11 = 10001000000110011001000101011011
ILA.x30_randinitX5 = 1000101011010001110101110111101
RTL.near_mem.icache.master_xactor_f_rd_data.empty_reg1 = 0
ILA.x27_randinitX9 = 11001110001000100001111010011111
__VLG_I_imem_master_wreadyX10 = 1
RTL.near_mem.icache.master_xactor_f_rd_data.data0_reg1 = 111100010111100010101100101001000011110000010110001110000011001000111
____auxvar26__recorder_init__X8 = 11111100010000001101001111100000
RTL.near_mem.dcache.ram_state_and_ctag_cset.DOB_R1 = 10011111101100110111010
input4587X2 = 1011001010001001001100000011110101111000001001001100010011001001
____auxvar25__recorder_init__X9 = 11100100111010101011110110001
ILA.x16_randinitX3 = 11101011001101100000001100111010
ILA.x1_randinitX10 = 1011101010111101101111001110010
RTL.near_mem.icache.f_reset_rsps.data0_reg1 = 1
____auxvar34__recorder_init__X4 = 1
input16226X1 = 11101
____auxvar1__recorder_init__X8 = 1011101101001001111111000001
ILA.x4_randinitX3 = 1100001100111101000000001101000
ILA.x2_randinitX10 = 1100010011111010000010110000011
RTL.csr_regfile.rg_tselect1 = 10011101101100101100100110011101
____auxvar22__recorder_init__X4 = 1101100111100111011000101001111
ILA.x24_randinitX6 = 11100011010011001000101011101001
ILA.x29_randinitX3 = 1000001101110000010011011100001
ILA.x10_randinitX10 = 1101101100100011110000110010001
RTL.near_mem.dcache.master_xactor_f_wr_addr.full_reg1 = 1
____auxvar18__recorder_init__X4 = 11100001110010111000011100000000
ILA.x19_randinitX9 = 11101010001001101010101010000110
input4682X7 = 11001010000111000011011001001111000001001001001111110011111111
ILA.x16_randinitX9 = 11100000000011001000101000100111
ILA.x26_randinitX6 = 10011000000101011111010111110111
ILA.x31_randinitX3 = 11011011001000110011001010000010
ILA.x28_randinitX10 = 11010111000011101011000000101101
RTL.csr_regfile.rg_mcause1 = 100
____auxvar20__recorder_init__X4 = 11000010111101001000101110100010
ILA.x15_randinitX10 = 111000111010010110011000000010
RTL.rg_run_on_reset1 = 0
____auxvar3__recorder_init__X4 = 11101000110000000101110000110101
__VLG_I_imem_master_wreadyX9 = 1
____auxvar19__recorder_init__X9 = 110100110001100010110001100101
ILA.x23_randinitX3 = 11011001101101000110110110011000
ILA.x9_randinitX10 = 10111011100010101101111101100100
RTL.csr_regfile.rg_mcycle1 = 1011101010100100001100010001101100111000001100001110110101011011
____auxvar29__recorder_init__X4 = 10010101011111011101011100100100
____auxvar22__recorder_init__X10 = 100011100001100010110101101010
RTL.csr_regfile.csr_mip.rg_ssip1 = 0
__VLG_I_imem_master_bvalidX8 = 0
input8377X1 = 11
____auxvar12__recorder_init__X8 = 1010110010011001000110011100001
input6184X8 = 1110110101100000000000100101001011011111011010111000010011101100
ILA.x241 = 10001000001010110101010010101001
ILA.x31_randinitX11 = 10101111100000010001110010100000
ILA.x2_randinitX5 = 11111100011001110001110001100011
RTL.stage2_rg_full1 = 0
ILA.x3_randinitX3 = 1011000101110001010111101100000
ILA.x29_randinitX10 = 10111111111011001010110101010
RTL.csr_regfile.rg_mtval1 = 110110011110100011101100010101
____auxvar21__recorder_init__X4 = 1100011101011100111111000010010
ILA.x5_randinitX6 = 10011101011100110000011101011010
RTL.csr_regfile.rg_tdata11 = 11010100101111010111110101000010
ILA.x6_randinitX3 = 10100100111010100001001001111100
ILA.x31_randinitX10 = 10001101110001101010001101111011
RTL.csr_regfile.rg_tdata31 = 1000011001000111001101100011010
____auxvar1__recorder_init__X10 = 1101010101000111010111101011110
RTL.stage3_f_reset_reqs.full_reg1 = 0
input1333X2 = 1101011101101101010100110110111110100010010011101101011011010010
RTL.gpr_regfile.f_reset_rsps.empty_reg1 = 1
____auxvar8__recorder_init__X4 = 10111000110101111101100111101100
__VLG_I_dmem_master_rrespX3 = 0
ILA.x13_randinitX9 = 1110011111011011101111101100111
ILA.x23_randinitX6 = 10001110000111011110001001000010
input4587X7 = 1011010111110101010110100110000000100001110000101101000010011001
ILA.x5_randinitX3 = 10110011010011100010001101111000
ILA.x30_randinitX10 = 111010101101100100100101110110
RTL.csr_regfile.rg_tdata21 = 1000111000101010001001010111111
____auxvar23__recorder_init__X4 = 10011001101001111110000001
ILA.x21_randinitX5 = 11111010001110100011001111100001
RTL.near_mem.icache.rg_op1 = 1
input6739X9 = 1111101111001010011110000100010000110000110010111000101010001110
RTL.near_mem.icache.master_xactor_f_rd_data.full_reg1 = 1
ILA.x4_randinitX6 = 11110000111000111100100011110000
RTL.csr_regfile.csr_mip.rg_mtip1 = 0
input2053X1 = 111011010100011100011110110010101010110110000000011100100110110
input5249X8 = 1000110010010110110011111111111001000110111101001110101101010
input4682X2 = 1011110110110010000011001000010010001111001110110001000010000101
____auxvar20__recorder_init__X9 = 10100111000101110101001111010
ILA.x21_randinitX3 = 1010101000111001110000000001100
ILA.x25_randinitX10 = 1011111010011000110100001011100
RTL.rg_trap_info1 = 1110000110101001101110101000000010010010100110000001001111001101111
____auxvar2__recorder_init__X4 = 10100011101000010110101100000000
RTL.near_mem.dcache.f_reset_reqs.full_reg1 = 0
____auxvar23__recorder_init__X8 = 1100010111101101001111000011000
ILA.x18_randinitX3 = 1111101000001011011111010111100
ILA.x21_randinitX10 = 101001111011010001111000100101
RTL.csr_regfile.rg_mcounteren1 = 11
____auxvar32__recorder_init__X4 = 1010100010100101001111110111000
__VLG_I_dmem_master_awreadyX2 = 0
__VLG_I_dmem_master_wreadyX3 = 0
ILA.x4_randinitX5 = 1001001110000110100000100000111
RTL.near_mem.icache.f_reset_reqs.empty_reg1 = 1
ILA.x2_randinitX6 = 101111010000000010010011110110
____auxvar30__recorder_init__X5 = 11110110010110101110011010101110
__auxvar14__recorder1 = 10010100110011110111100111011010
RTL.csr_regfile.csr_mstatus_rg_mstatus1 = 1110001010011010100110000101101
ILA.x30_randinitX3 = 10110111110110111110111000111101
ILA.x27_randinitX10 = 11001110111111111010010011100110
RTL.csr_regfile.rg_mscratch1 = 10011000101100001100100001011
____auxvar1__recorder_init__X4 = 10011000111011011010100110111010
RTL.csr_regfile.csr_mie.rg_mie1 = 11000101001
input16224X10 = 11100011101010000001011100111100
__VLG_I_EN_hart0_server_reset_request_putX7 = 0
ILA.x26_randinitX3 = 11111111011100111101001101001000
ILA.x6_randinitX10 = 10010100100000100100000111011111
RTL.csr_regfile.rg_mepc1 = 10100100101101101111101110100110
____auxvar27__recorder_init__X4 = 1000010000000010100010001111
ILA.x19_randinitX6 = 11001001001001101111110100000010
RTL.near_mem.icache.f_reset_rsps.full_reg1 = 0
ILA.x17_randinitX5 = 11111110001011100100011110100001
RTL.stage3_rg_stage31 = 10110100111001101001001010011101001111100011111111101000110111110101111000111100010011110010010000000111
input2970X3 = 1100001110000000000110101010101100101110011000111110011101000
__VLG_I_EN_hart0_server_reset_response_getX2 = 1
____auxvar28__recorder_init__X9 = 1011001100111111000111101001101
RTL.near_mem.dcache.ram_word64_set.arb2X11 = 1100011110001001110001011001001001001000100000111101011011011001
|RTL.gpr_regfile.regfile.arr[2]1| = 11011011110101110100011011000100
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX6 = 1001000
|RTL.gpr_regfile.regfile.arr[4]1| = 1001100100111010101100010011011
RTL.near_mem.dcache.rg_addr1 = 10000101101111101001010110101011
____auxvar30__recorder_init__X10 = 1101101011100110100001001010100
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X3 = 10000001110010001110101
RTL.near_mem.dcache.ram_word64_set.arb2X10 = 1101100111011011010001100011100101101110111110010100111110110010
RTL.near_mem.icache.master_xactor_f_wr_addr.full_reg1 = 1
__VLG_I_imem_master_rdataX4 = 1100100111000101001101110110101011011110000000101000100001101010
input2988X4 = 1000010111101000110110111010100011111100101010001100100110101100
ILA.x30_randinitX9 = 11011010111010101111011000100110
|RTL.gpr_regfile.regfile.arr[26]1| = 10000101010110110001101000010101
ILA.x17_randinitX3 = 10011000001110101111000111000001
ILA.x20_randinitX10 = 11110111110110011011100101110110
RTL.near_mem.icache.f_reset_rsps.empty_reg1 = 1
RTL.near_mem.icache.ram_word64_set.arb2X11 = 100000110010101101110001000000110010100000001111011110000010000
__START__1 = 1
__VLG_I_imem_master_rlastX6 = 0
input2970X2 = 1100000001000010011101011101110111011111100101010001101110101101
____auxvar24__recorder_init__X9 = 11010000001111100011001001011001
__VLG_I_imem_master_awreadyX2 = 1
__VLG_I_imem_master_rdataX2 = 1100011010110100000010000101000110000010000011111001011001010
ILA.x8_randinitX6 = 10010110100100111100001101010100
__auxvar20__recorder1 = 111001010011111011011100101110
|RTL.gpr_regfile.regfile.arr[15]1| = 10001010101100011011001001011000
|RTL.gpr_regfile.regfile.arr[17]1| = 1001100111011101110101111010111
ILA.x20_randinitX6 = 1100000001010011101011000101
ILA.x19_randinitX5 = 1010011101001101001111110000001
RTL.near_mem.icache.rg_addr1 = 11100110000001011001111111001011
input5249X9 = 1100110011100100101111011000011101110111000100100010010000101010
input6166X8 = 111001100000011111000101101000000000000101100010100011101001000
input2988X3 = 1110000100011101110110101101010100101010110111100010010000101101
____auxvar34__recorder_init__X8 = 1
ILA.x8_randinitX12 = 111100000110001100011010000010
__VLG_I_imem_master_arreadyX2 = 1
ILA.x31_randinitX6 = 10111001100111101110111110101000
|RTL.gpr_regfile.regfile.arr[23]1| = 1101111110100011001111110001111
RTL.near_mem.dcache.ram_word64_set.arb2X2 = 1001101000000011100001001001010010100000000110100111000011011001
ILA.x15_randinitX3 = 11110000011110010101000000011
ILA.x19_randinitX10 = 10011000011000000010110001100101
RTL.near_mem.dcache.f_reset_rsps.data0_reg1 = 1
RTL.rg_trap_instr1 = 1001111100010011011110111000110
__VLG_I_imem_master_rrespX6 = 0
__VLG_I_dmem_master_arreadyX2 = 0
____auxvar26__recorder_init__X9 = 11100111010000011111011101001110
input1485X9 = 110010001010101010100110000000011011100111001000101111010011
RTL.near_mem.dcache.f_reset_rsps.empty_reg1 = 1
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X2 = 110000100011101110000
__VLG_I_imem_master_awreadyX3 = 1
____auxvar28__recorder_init__X3 = 11011101100010000101000101011100
____auxvar25__recorder_init__X10 = 100111010101110100110110111
RTL.csr_regfile.rg_nmi1 = 0
ILA.x27_randinitX2 = 1110011101110011001000000110
ILA.x9_randinitX11 = 1111110111010100010100101100
RTL.near_mem.dcache.ctr_wr_rsps_pending_crg1 = 11
RTL.stage3_rg_full1 = 1
____auxvar8__recorder_init__X10 = 10100101111111111100111001001101
|RTL.gpr_regfile.regfile.arr[6]1| = 11110101010111100001110111100111
ILA.x7_randinitX12 = 10110011011101111111101011100101
__VLG_I_hart0_server_reset_request_putX2 = 1
__VLG_I_dmem_master_rlastX3 = 1
ILA.x27_randinitX6 = 10011100001111110101110000001110
RTL.near_mem.icache.f_reset_reqs.full_reg1 = 0
__VLG_I_dmem_master_ridX9 = 1001
__VLG_I_hart0_server_reset_request_putX9 = 1
__VLG_I_dmem_master_rvalidX8 = 0
____auxvar20__recorder_init__X10 = 1010100101010101010110110001010
RTL.stage2_f_reset_reqs.full_reg1 = 1
__VLG_I_dmem_master_bvalidX3 = 1
ILA.x14_randinitX10 = 11100000011110011000000110111
RTL.stage1_f_reset_rsps.empty_reg1 = 1
____auxvar4__recorder_init__X4 = 11111111001000000100001101011000
____auxvar31__recorder_init__X9 = 10000110011000100001101110000010
input3543X12 = 11101001100110100001011100101011100001110110101000110100101111
ILA.x11_randinitX11 = 11000101100101110100010100001
RTL.f_reset_rsps.full_reg1 = 1
____auxvar24__recorder_init__X6 = 11110100011100111010010001111001
input2053X10 = 1100101110000111000000111011101000010011110000010110000000110001
|RTL.gpr_regfile.regfile.arr[19]1| = 11111101011101001001110011011111
__VLG_I_imem_master_rlastX3 = 1
ILA.x27_randinitX5 = 11111100111111110110111111100000
RTL.stage2_f_reset_rsps.empty_reg1 = 0
input8377X3 = 1001
__STARTED__1 = 1
____auxvar15__recorder_init__X10 = 101100101001011010111001010011
input5249X2 = 1110111011110000100101100110111111100000110001000110011000001110
____auxvar1__recorder_init__X9 = 1011100000110101100100010010010
__VLG_I_EN_hart0_server_reset_request_putX11 = 0
RTL.near_mem.dcache.rg_cset_in_cache1 = 1001110
__VLG_I_imem_master_awreadyX6 = 1
input1485X7 = 101100001101000000010111101111011011110110110001110011110110
input4682X1 = 1111110000000010011001101010101111001001011001000011100010100000
____auxvar18__recorder_init__X8 = 1001001001010000010111101111001
__VLG_I_imem_master_rvalidX8 = 0
__VLG_I_dmem_master_rdataX3 = 1100110010100110000001001101001101010010001101100101001111101010
ILA.x13_randinitX10 = 10010101110011111001111011010111
RTL.csr_regfile.f_reset_rsps.empty_reg1 = 0
____auxvar5__recorder_init__X4 = 10001101011001011100100001111111
ILA.x12_randinitX10 = 100100110001101011101001110110
RTL.csr_regfile.rg_state1 = 1
____auxvar6__recorder_init__X4 = 1000101100111011000110011110110
__VLG_I_dmem_master_ridX3 = 1001
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X3 = 1010101101011001110111
__VLG_I_imem_master_awreadyX4 = 0
RTL.near_mem.icache.master_xactor_f_wr_resp.full_reg1 = 0
__VLG_I_imem_master_wreadyX2 = 0
input1485X10 = 1110000101001100110001110101110111101000000010000000011111000100
rstX1 = 1
input1333X4 = 1011111000011111011011100101100011111011111110010100100100000100
__VLG_I_dmem_master_rlastX4 = 0
__VLG_I_dmem_master_wreadyX4 = 0
____auxvar32__recorder_init__X11 = 1011111111000100001001111000110
RTL.near_mem.icache.ram_word64_set.arb2X4 = 1100001101100010110101010110111011111010111001101110011110100
input1485X4 = 1110111101001101011100011110110101001001110011111111000010010101
____auxvar8__recorder_init__X11 = 1100111110101100011011001010
RTL.stage1_f_reset_rsps.full_reg1 = 0
__VLG_I_imem_master_rvalidX5 = 0
input2970X4 = 1010011000010001100110001001101000010001100000110100100111010110
____auxvar24__recorder_init__X11 = 10110000001011110110111
__VLG_I_imem_master_rdataX10 = 110011011100011000000100110011010100011100100000001110101101100
RTL.near_mem.icache.ram_state_and_ctag_cset.DOB_R1 = 10011011001101001000110
__VLG_I_imem_master_rrespX3 = 11
RTL.stage3_f_reset_rsps.empty_reg1 = 1
__VLG_I_imem_master_ridX3 = 1
input3543X4 = 100010111010011011110111001101000111001011100111010011
____auxvar21__recorder_init__X11 = 1101010111001011010110011010100
input4587X4 = 1010000111101100001110000011101100001001110001101000011011011001
____auxvar25__recorder_init__X11 = 10010000001110010111010111100000
RTL.near_mem.dcache.ram_word64_set.arb2X3 = 1100101111111100011110101100000011010100000100100000011001100100
input4682X4 = 11011100000011001111111000100100100001011000001101000100111
____auxvar20__recorder_init__X11 = 111111001001100000101100011
____auxvar32__recorder_init__X1 = 1000001111111100000011111011001
input5249X4 = 1011111100011101111011111100011000101111111101000100011110000101
____auxvar1__recorder_init__X11 = 11110001111111100111111001111111
____auxvar31__recorder_init__X1 = 1011110010101001011101001
input6166X4 = 1100110110101011011010101111011001011011110000100100110010010011
____auxvar19__recorder_init__X11 = 10011100110101001100111100101
__VLG_I_imem_master_rvalidX11 = 1
input6184X4 = 101110100001011110001101001111001100000101110111011111101111010
____auxvar18__recorder_init__X11 = 1010111010011000101010111111011
____auxvar30__recorder_init__X1 = 110011110111011111010001000111
__VLG_I_imem_master_rrespX11 = 11
input6739X4 = 111001110101111110101011011101101001010010101100010100010111000
____auxvar17__recorder_init__X11 = 1011001111100111011111100111010
input16226X4 = 11000
____auxvar22__recorder_init__X11 = 10110100101010110111001100110010
RTL.near_mem.icache.rg_state1 = 1100
input16224X5 = 10111011110000110011001000001100
input2988X1 = 1100000110111111111000110001100011101001110101111000110111010100
____auxvar27__recorder_init__X12 = 111011010101010011000101010
__VLG_I_imem_master_rlastX11 = 1
input8377X4 = 111
____auxvar15__recorder_init__X11 = 10010101011101000101110110101010
__VLG_I_dmem_master_bvalidX4 = 0
__VLG_I_EN_hart0_server_reset_response_getX3 = 0
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X10 = 10110001001010011110001
RTL.near_mem.icache.rg_error_during_refill1 = 0
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX3 = 111101
RTL.near_mem.dcache.ram_word64_set.DOB_R1 = 100110111100001011011100010100000001011101000101000000011001
____auxvar3__recorder_init__X10 = 11101100001001111010111011000001
__VLG_I_dmem_master_awreadyX3 = 1
__VLG_I_dmem_master_arreadyX3 = 1
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X4 = 10000000001011100111001
__VLG_I_imem_master_awreadyX5 = 0
__VLG_I_dmem_master_rdataX4 = 10001001001111000110011100001101000001110000011010011010100110
__VLG_I_dmem_master_ridX4 = 111
__VLG_I_imem_master_bvalidX2 = 1
__VLG_I_imem_master_rlastX10 = 1
RTL.near_mem.icache.f_fabric_write_reqs.full_reg1 = 1
__VLG_I_imem_master_wreadyX3 = 0
__VLG_I_dmem_master_rlastX5 = 1
ILA.x251 = 11110101010000010110101000101001
__VLG_I_dmem_master_arreadyX6 = 1
ILA.x181 = 1101010000011101100001011010011
__VLG_I_dmem_master_wreadyX5 = 0
RTL.near_mem.icache.ram_word64_set.arb2X5 = 1110001100111000101000100111010010010111000111100101000010111111
____auxvar8__recorder_init__X12 = 1101011100100111100010110001101
RTL.near_mem.dcache.rg_f31 = 11
__VLG_I_imem_master_rvalidX6 = 0
rstX2 = 0
input8377X8 = 1011
__auxvar8__recorder1 = 11010110011111111111100100000111
input2053X5 = 1001000110001010110000010011101111100001110111110000000010011
input2970X5 = 110010101011101001111101011001101111000100011011010111110001100
__VLG_I_imem_master_rdataX1 = 100011011110110011101100010010100111101110000011011000111100110
____auxvar24__recorder_init__X12 = 1011010001011101100010111100110
ILA.x41 = 10001111100011011101011000001101
input2988X5 = 110110000010010000111111001010001101001011010001100100000000100
____auxvar31__recorder_init__X2 = 11010010100101110111101001101110
RTL.f_reset_reqs.empty_reg1 = 0
input3543X5 = 10001100010101110110011011011111001011110000111100010001101001
__VLG_I_imem_master_awreadyX1 = 1
____auxvar21__recorder_init__X12 = 1001000110101001000101110111101
|RTL.gpr_regfile.regfile.arr[8]1| = 10111110111001100110100101101101
input4587X5 = 1101110110100101111001101111011110100100011101110111010001100001
__VLG_I_imem_master_ridX1 = 111
____auxvar25__recorder_init__X12 = 11010110101111100011101100001
RTL.near_mem.dcache.ram_word64_set.arb2X4 = 1101110001011000100110001100101101001101010111111011000010101001
RTL.rg_state1 = 111
input4682X5 = 1000000101110001110011000110111100100101111111010011001001111010
__VLG_I_imem_master_arreadyX1 = 0
____auxvar20__recorder_init__X12 = 11001101100100101011101111111011
____auxvar30__recorder_init__X2 = 1110001010000101011001110000000
__auxvar29__recorder1 = 1011011011101011001100011110101
input5249X5 = 1001100011101100101011101110110001010001111100100000010110111110
__VLG_I_hart0_server_reset_request_putX1 = 0
____auxvar1__recorder_init__X12 = 10101011100000101011110010111
|RTL.gpr_regfile.regfile.arr[16]1| = 11010001100010010101010101010011
input6166X5 = 1010011101000001101000001001011100011001111001110111000011110010
__VLG_I_dmem_master_wreadyX1 = 0
____auxvar19__recorder_init__X12 = 1101101101000101001110111011000
ILA.x121 = 11111111110100111000111100111
input6184X5 = 1100001111010010101101010110101010010111001001111100111001111110
__VLG_I_dmem_master_rvalidX1 = 0
____auxvar18__recorder_init__X12 = 1000011011101110100011000010111
____auxvar29__recorder_init__X2 = 10101101101100001011010101100101
|RTL.gpr_regfile.regfile.arr[13]1| = 10000001010111001111100010000101
input6739X5 = 10000101000011111100110010111010010010001110101000100110011101
__VLG_I_dmem_master_rrespX1 = 1
____auxvar17__recorder_init__X12 = 11110010000000111111000001110001
____auxvar32__recorder_init__X2 = 11101111011011111100001000000010
input16226X5 = 110
____auxvar22__recorder_init__X12 = 111010110000001000110110101001
____auxvar34__recorder_init__X10 = 1
RTL.rg_cur_priv1 = 0
input16224X6 = 110011011100011110111001001001
input2053X2 = 1100000111110110000010100100100110000001000100111001000010111100
input8377X5 = 1110
__VLG_I_dmem_master_ridX1 = 101
____auxvar15__recorder_init__X12 = 1001110101110010010010001100100
__VLG_I_dmem_master_bvalidX5 = 0
__VLG_I_dmem_master_rlastX10 = 1
RTL.stage2_f_reset_reqs.empty_reg1 = 0
__VLG_I_hart0_server_reset_request_putX3 = 0
__VLG_I_EN_hart0_server_reset_response_getX4 = 0
____auxvar28__recorder_init__X11 = 10100100111101011001000100010010
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX4 = 1100011
____auxvar3__recorder_init__X11 = 10010010101011100111001110110100
__VLG_I_imem_master_rdataX5 = 1010110011110110010011011100101011000100001010001111000010001110
__VLG_I_dmem_master_awreadyX4 = 1
__VLG_I_dmem_master_arreadyX4 = 1
____auxvar26__recorder_init__X11 = 11011001011000011100100011001
__VLG_I_dmem_master_rvalidX5 = 1
ILA.x71 = 1100110000110101000
__VLG_I_dmem_master_rdataX5 = 100001010010001111101001111001111000110100000100101101010001101
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX4 = 111000
____auxvar34__recorder_init__X11 = 0
__VLG_I_imem_master_arreadyX5 = 0
|RTL.gpr_regfile.regfile.arr[29]1| = 100100101100111000101001011101
__VLG_I_dmem_master_rlastX6 = 1
|RTL.gpr_regfile.regfile.arr[24]1| = 11001001111110000111011100000111
__VLG_I_dmem_master_wreadyX6 = 0
RTL.near_mem.dcache.f_fabric_write_reqs.full_reg1 = 1
input1485X6 = 1000000110110001100001010101110000100010010000101110110100100110
____auxvar31__recorder_init__X10 = 10001000010100100010010001100001
|RTL.gpr_regfile.regfile.arr[1]1| = 1110001010011111001100111011101
input2970X6 = 1100010001011010011010111100001100100101101001100000110001100
RTL.near_mem.dcache.master_xactor_f_wr_resp.full_reg1 = 1
__VLG_I_imem_master_rlastX5 = 0
__VLG_I_imem_master_rrespX5 = 0
RTL.stage1_f_reset_reqs.empty_reg1 = 0
__VLG_I_imem_master_ridX5 = 1000
input2988X6 = 1101001001110001011111001001100100110000011111010000010110001101
____auxvar31__recorder_init__X3 = 101011110100101111011100111100
input3543X6 = 1010011111000100000010111100111001000101111110111101111110001111
RTL.near_mem.dcache.ram_word64_set.arb2X5 = 1011111110110011010101100110110011000110011101010010001100011100
____auxvar29__recorder_init__X10 = 101101110110000101001010100000
RTL.csr_regfile.csr_mip.rg_stip1 = 1
input4682X6 = 100110111110101011101111000100000010010110011101101111110110110
____auxvar30__recorder_init__X3 = 11010010111110111001011000101101
____auxvar28__recorder_init__X10 = 10100111011010011011100011011111
RTL.csr_regfile.csr_mip.rg_usip1 = 1
input5249X6 = 1101101000100100011010000000011101111101111011010111111001000
__VLG_I_dmem_master_ridX5 = 1110
__auxvar15__recorder1 = 1010001001100101100101000011100
____auxvar27__recorder_init__X10 = 10000100001101010010111011001101
RTL.near_mem.dcache.master_xactor_f_rd_data.data1_reg1 = 1010100000010011001001011101111111111100011111011100110011000001111010
input6184X6 = 100110101011001000000111101110100110001100010001100100111110000
____auxvar29__recorder_init__X3 = 10111011010000101100011011100
____auxvar26__recorder_init__X10 = 111011000011100001100001111111
RTL.csr_regfile.csr_mip.rg_utip1 = 0
input6739X6 = 1001010000101011010101010100001101001011010110011011100000111110
____auxvar32__recorder_init__X3 = 1000100100000001111111000101
____auxvar2__recorder_init__X10 = 1011100101111000001000010111101
RTL.csr_regfile.csr_mip.rg_seip1 = 0
input16226X6 = 1100
input2053X3 = 1010111000101100000110100000011111101110010110110100011010101000
____auxvar24__recorder_init__X10 = 10001100010110001101101001001000
RTL.rg_csr_val11 = 1110010000110001100101000110100
input8377X6 = 1100
input1333X5 = 1000001000011110110011111001011001000100100100101001100010001100
RTL.near_mem.icache.master_xactor_f_wr_data.empty_reg1 = 1
__VLG_I_dmem_master_bvalidX6 = 0
|RTL.gpr_regfile.regfile.arr[0]1| = 11111000101101111111101010000
__VLG_I_EN_hart0_server_reset_response_getX5 = 0
__VLG_I_imem_master_rvalidX1 = 1
____auxvar28__recorder_init__X12 = 1000001001011100010010000111101
RTL.near_mem.icache.master_xactor_f_wr_resp.empty_reg1 = 0
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX5 = 10001
|RTL.gpr_regfile.regfile.arr[18]1| = 10010011010100000000011000110100
__VLG_I_dmem_master_awreadyX5 = 0
__VLG_I_dmem_master_arreadyX5 = 1
|RTL.gpr_regfile.regfile.arr[11]1| = 1100010000110001101110011000000
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X5 = 110000110111110101010
__ENDED__1 = 0
__VLG_I_dmem_master_rvalidX6 = 1
ILA.x261 = 101101111011101010001110111111
|RTL.gpr_regfile.regfile.arr[10]1| = 10110011010101000100111001001111
__VLG_I_dmem_master_rdataX6 = 110110100001000110000110010010110111011100010010101100101010100
RTL.near_mem.icache.f_reset_reqs.data1_reg1 = 1
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX5 = 11
RTL.stage1_f_reset_reqs.full_reg1 = 0
__VLG_I_imem_master_arreadyX6 = 0
RTL.near_mem.dcache.master_xactor_f_rd_data.full_reg1 = 1
__VLG_I_imem_master_wreadyX5 = 0
input1333X7 = 110000001100010111110001101110001101011010011101001100111010
__VLG_I_dmem_master_rrespX8 = 11
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X6 = 10101000100010001010111
ILA.x4_randinitX1 = 111101100011110010111001110000
rstX8 = 0
rstX4 = 1
input8377X10 = 1010
input2970X7 = 1101101000100111110000101111011001001011100101000101000100100110
|RTL.gpr_regfile.regfile.arr[31]1| = 100010100010101010001100110
RTL.near_mem.icache.ram_word64_set.DOB_R1 = 1100100111010000010011000111100001000110110110011100101101001101
input1485X5 = 110110100010000010001101011110101011010101001001010100110000001
RTL.stage1_rg_full1 = 1
__VLG_I_imem_master_ridX6 = 110
input3543X7 = 1100011100010111100110111011100111110101110000011001000110010111
rstX10 = 0
|RTL.gpr_regfile.regfile.arr[25]1| = 11011001011101011100110111111000
RTL.near_mem.dcache.ram_word64_set.arb2X6 = 1111001101101100011010110001110100000100110100000111100111001
input6166X7 = 1110010010111110100101111011100000111001001011100100100000011001
input6184X7 = 1011101000001110101100011010110110011100101111101101111111110101
input6739X7 = 1000100110000011001001001101111000000110011101000110010010111001
input16226X7 = 10111
input16224X8 = 10101110001110100100101010011010
input8377X7 = 1011
__VLG_I_hart0_server_reset_request_putX5 = 1
__VLG_I_EN_hart0_server_reset_response_getX6 = 0
RTL.near_mem.icache.f_reset_reqs.data0_reg1 = 1
RTL.csr_regfile.csr_mip.rg_msip1 = 0
__VLG_I_dmem_master_awreadyX6 = 1
RTL.gpr_regfile.f_reset_rsps.full_reg1 = 0
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X7 = 11101101010101001001111
__VLG_I_imem_master_awreadyX8 = 0
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX6 = 1101111
ILA.x301 = 10110001010100100111000110111010
__VLG_I_imem_master_bvalidX5 = 1
RTL.near_mem.dcache.rg_ld_val1 = 1101001100101010011110101111011100010011011000111001110001011001
__VLG_I_imem_master_wreadyX6 = 1
input1333X8 = 1011100111001110000000011001000000111110101000101011111011111101
__VLG_I_dmem_master_rrespX9 = 1
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X7 = 10110101010110010101010
__VLG_I_dmem_master_rlastX8 = 1
RTL.near_mem.icache.ram_word64_set.arb2X7 = 1110100010011110111110101001111010101110100111010001011010101001
ILA.x30_randinitX2 = 11010010111100011111101110101000
rstX9 = 0
__VLG_I_dmem_master_wreadyX8 = 0
RTL.near_mem.dcache.master_xactor_f_rd_data.data0_reg1 = 11010111110000000001111101010011001001001011001011011010111011000110100
rstX5 = 0
input8377X11 = 1010
ILA.x5_randinitX12 = 101100011101100010110000010111
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX1 = 10100
____auxvar36__recorder_init__X8 = 1
input2970X8 = 1011101011011111100101011100010000100100001011101110101100000101
input6166X1 = 111111010001100100101110111111101001001010010100101101100011010
____auxvar16__recorder_init__X8 = 10010000111001010011010101101111
input2988X8 = 1000111000101011010101000111111001110001000110111001101011011101
__auxvar17__recorder1 = 110001101100111100111111101101
____auxvar31__recorder_init__X5 = 111111110010000110011101111010
input3543X8 = 101000001100111001001110011100110110011000010011010001000010101
input4587X8 = 1010101110010001001011001100110000000000000011101001011111110010
RTL.near_mem.dcache.ram_word64_set.arb2X7 = 1101000101100011001000001110100101100011111111100000101000010101
input4682X8 = 1001100000011101100111111111110110001001010010000110110110101110
__auxvar7__recorder1 = 11101001001001110110100100101011
____auxvar29__recorder_init__X5 = 1000010000000001100101101001
input6739X8 = 10100110111010100011110001000000010011010000110111010001010
ILA.x221 = 10010001101000000001100011000111
____auxvar32__recorder_init__X5 = 10001001011011001111011110000000
input16226X8 = 11110
__VLG_I_hart0_server_reset_request_putX6 = 0
__VLG_I_EN_hart0_server_reset_response_getX7 = 1
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX7 = 1010100
__VLG_I_imem_master_rdataX8 = 1010001011100101101100110101100110011011110101000101000100110100
__VLG_I_dmem_master_awreadyX7 = 1
__VLG_I_dmem_master_arreadyX7 = 0
__VLG_I_dmem_master_ridX8 = 0
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX7 = 1000111
__VLG_I_imem_master_arreadyX8 = 0
__auxvar28__recorder1 = 10001100000001000110010111010111
__VLG_I_imem_master_bvalidX6 = 0
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X8 = 1001100100101010101101
__VLG_I_dmem_master_rlastX9 = 1
RTL.near_mem.icache.ram_word64_set.arb2X8 = 1010010110000110101110001100101000110111111011101011000010010100
rstX6 = 1
input8377X12 = 100
input2053X9 = 100101010101010011101100101010000111111001011011101010101110110
input6184X1 = 1010100100101110000110101011100100110111011101000110010010101010
____auxvar15__recorder_init__X8 = 1000010001000111000001000110010
__VLG_I_imem_master_rlastX8 = 1
input5249X1 = 110110011001001110111111101000001110000111100100111100001110011
____auxvar17__recorder_init__X8 = 11000000000110111010000110010111
__VLG_I_imem_master_rrespX8 = 1
input6739X1 = 100011100100011000001101010001110100011100101000111001101101001
____auxvar14__recorder_init__X8 = 11000101010110011101001111101010
__VLG_I_imem_master_ridX8 = 1000
input2988X9 = 101111001111001111100111110101101110011100101101110011100101011
input4587X9 = 1100010000110000101100010101010010011111100110001100111100001101
RTL.near_mem.dcache.ram_word64_set.arb2X8 = 1011101101101001101001110110000100000001011110110110111110000111
ILA.x18_randinitX5 = 10100101101101111110010001100000
|RTL.gpr_regfile.regfile.arr[22]1| = 11001001001101010011011101100000
input4682X9 = 1111101000011011101101011111101100011010010001101101101011010000
ILA.x20_randinitX5 = 101101001001100101101000011100
RTL.gpr_regfile.rg_state1 = 1
input6184X9 = 1111011001111011001000010101101011010101010000010000111100110000
____auxvar32__recorder_init__X6 = 11111100101001110011001010110100
ILA.x16_randinitX5 = 10111110100010011001100010001
ILA.x231 = 1010000010000011000011111000101
input16226X9 = 11110
ILA.x23_randinitX5 = 11110010111011011110110101010111
RTL.near_mem.icache.rg_ld_val1 = 1110001010011100101101000000100000011111111000011010011001010011
input2053X6 = 10001011101101011011001101011010100111010001110011000001011
rstX3 = 0
input8377X9 = 1011
__VLG_I_EN_hart0_server_reset_request_putX8 = 1
__VLG_I_EN_hart0_server_reset_response_getX8 = 0
__VLG_I_dmem_master_awreadyX8 = 1
__VLG_I_dmem_master_arreadyX8 = 1
__VLG_I_dmem_master_rvalidX9 = 0
__VLG_I_dmem_master_rdataX9 = 1000101101101001100101010110100101011001011101010110010101000000
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX8 = 1000011
____auxvar19__recorder_init__X8 = 11111110110111000001010000000110
__VLG_I_imem_master_wreadyX8 = 0
RTL.near_mem.icache.ram_word64_set.arb2X9 = 11010101000100000001110101100111110011111101001111010001100101
input2970X10 = 10011001001111010000000101001001110011100010111001111110010000
____auxvar15__recorder_init__X9 = 100101001010010111101111010010
__VLG_I_imem_master_rlastX9 = 0
____auxvar17__recorder_init__X9 = 100010001111011100000110101
__VLG_I_imem_master_rrespX9 = 1
ILA.x4_randinitX12 = 11000010101110101000010111000001
rstX12 = 0
____auxvar27__recorder_init__X1 = 11110110100110001101110001101011
____auxvar27__recorder_init__X2 = 1001111001000110111010100111101
____auxvar27__recorder_init__X3 = 1110001001010001001001110111101
____auxvar27__recorder_init__X5 = 11011000000001010000001110100010
ILA.x31_randinitX12 = 1000001010001001101110001001011
ILA.pc_randinitX6 = 1000010111100101010011000100111
____auxvar26__recorder_init__X1 = 10101011110111011000001111000000
____auxvar26__recorder_init__X2 = 11010110110000101000010011111011
____auxvar26__recorder_init__X3 = 10111001111010010001011011000000
____auxvar26__recorder_init__X6 = 10011111100100000101110100011
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2X1 = 1010000011101100101011
ILA.x30_randinitX12 = 111001110101011110000010110111
__auxvar25__recorder1 = 11110000100011010101100100001100
____auxvar25__recorder_init__X1 = 11010011110000110101101000011100
____auxvar25__recorder_init__X2 = 111001001001010110000110111011
____auxvar25__recorder_init__X3 = 1001100010011100110100011100111
____auxvar25__recorder_init__X5 = 1101001100011001111001100001011
____auxvar25__recorder_init__X8 = 11111100100001000000011011111001
RTL.near_mem.dcache.ram_word64_set.arb2X1 = 1111101001001110001001100011110001110000110101001101001111101100
ILA.x3_randinitX12 = 10111001110001000011010101110110
____auxvar24__recorder_init__X2 = 10101011100010001011011010
____auxvar24__recorder_init__X3 = 10000110101100011010001100001001
ILA.x29_randinitX12 = 101100100000010100111000011110
____auxvar23__recorder_init__X2 = 1100100010100011011110100100111
____auxvar23__recorder_init__X3 = 10111001110001111111000000111010
____auxvar23__recorder_init__X9 = 1100111011000011100111001011101
____auxvar23__recorder_init__X10 = 1001001100010111100101111000111
____auxvar23__recorder_init__X11 = 1110101111100101001000011111011
____auxvar23__recorder_init__X12 = 1100110010100000110001000111100
RTL.near_mem.icache.ram_word64_set.arb2X1 = 111100010100100110100001110000110000101000111001010101111011110
ILA.x28_randinitX12 = 10000100000101100000101010010
____auxvar22__recorder_init__X2 = 1100001111001100111001001110110
____auxvar22__recorder_init__X3 = 1011110111001010110011011111111
|RTL.gpr_regfile.regfile.arr[20]1| = 100100111010110101111110111110
____auxvar22__recorder_init__X5 = 1010100110000111000010000100110
____auxvar22__recorder_init__X6 = 1001000110111100111011000011011
ILA.x27_randinitX12 = 11010011000010101001001100010011
____auxvar21__recorder_init__X2 = 110111001101111001110110100100
____auxvar21__recorder_init__X3 = 10110110101001000100111001010100
__auxvar26__recorder1 = 1111110010010010100000110111101
____auxvar21__recorder_init__X5 = 10001101010010111000100001111111
____auxvar21__recorder_init__X6 = 1000011101110000100010011110001
input1485X1 = 1001000011000110101000111111000111110111000000110111001101111110
ILA.x26_randinitX12 = 11100110000111001010011011000010
____auxvar20__recorder_init__X2 = 110100011110010010000010111101
____auxvar20__recorder_init__X3 = 10000011000100100101111000001100
RTL.near_mem.dcache.rg_op1 = 0
____auxvar20__recorder_init__X5 = 110111111010010010101100110110
____auxvar20__recorder_init__X8 = 1001110011110101011011010
ILA.x25_randinitX12 = 1110010011101011001010111000101
____auxvar19__recorder_init__X1 = 10100110100000011111110100001110
____auxvar19__recorder_init__X2 = 11110001111011010010101100111011
____auxvar19__recorder_init__X3 = 10110011101000101001000011100011
____auxvar19__recorder_init__X5 = 1100001010011110101110011101101
____auxvar19__recorder_init__X6 = 1100110101001000100001101111000
____auxvar18__recorder_init__X1 = 11100001100010100100001011001001
____auxvar18__recorder_init__X2 = 10110111011111000111111000001000
____auxvar18__recorder_init__X3 = 110100000000101001111111110100
|RTL.gpr_regfile.regfile.arr[12]1| = 1100111010100101010010000011000
____auxvar18__recorder_init__X5 = 10011110000001111001010010011
____auxvar18__recorder_init__X6 = 11000011101100000100001101001011
ILA.x23_randinitX12 = 10000100110010001010011010100100
____auxvar17__recorder_init__X2 = 10101000100100110110011001001001
____auxvar17__recorder_init__X3 = 100000111111100011111001001001
RTL.near_mem.icache.master_xactor_f_wr_addr.empty_reg1 = 0
____auxvar17__recorder_init__X5 = 10111000101010110001011110110011
____auxvar17__recorder_init__X6 = 1111110100011101100011010011010
ILA.x22_randinitX12 = 1000010011000010001001000001001
____auxvar16__recorder_init__X1 = 10001100001001010111010011110010
____auxvar16__recorder_init__X2 = 101010101111110010111100110001
____auxvar16__recorder_init__X3 = 110110110111000111010000001000
RTL.near_mem.icache.master_xactor_f_rd_addr.empty_reg1 = 0
____auxvar16__recorder_init__X5 = 10101100000010100010000111000110
____auxvar16__recorder_init__X9 = 1011100101000100001101110001101
__auxvar0__delay_d_01 = 0
____auxvar16__recorder_init__X10 = 11101000011111100110100000010
____auxvar16__recorder_init__X11 = 11010011101011100000110001010100
__VLG_I_dmem_master_rlastX1 = 0
____auxvar16__recorder_init__X12 = 1111001011010101000011111000000
ILA.x21_randinitX12 = 11110000101011000111100110100101
____auxvar34__recorder_init__X12 = 1
____auxvar15__recorder_init__X1 = 1110110011011001100010100010001
____auxvar15__recorder_init__X2 = 1110101110111000010010101101010
____auxvar15__recorder_init__X3 = 10001101100100100000010000010100
____auxvar15__recorder_init__X4 = 11110000001001111110000111101100
|RTL.gpr_regfile.regfile.arr[3]1| = 1100001110101011010000000101110
____auxvar15__recorder_init__X5 = 10010000110000101010011101011001
____auxvar15__recorder_init__X6 = 1000010011000100101110110
____auxvar14__recorder_init__X1 = 101110100100101100100010011100
____auxvar14__recorder_init__X2 = 1010010110010100011000011101000
____auxvar14__recorder_init__X3 = 11011000111111111010010101101011
____auxvar14__recorder_init__X5 = 10110011010100111100101110000001
____auxvar14__recorder_init__X6 = 10001001010101000001100010010001
____auxvar14__recorder_init__X9 = 11010000001000011010010010100
__RESETED__1 = 1
____auxvar14__recorder_init__X10 = 11110101000001110100010000101011
____auxvar14__recorder_init__X11 = 10000110001010010001010110010010
__VLG_I_dmem_master_rdataX1 = 1110110111100010100010010010110000011010010000101000111001010011
____auxvar14__recorder_init__X12 = 10011010101101000110010101000001
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_valX1 = 1100101
ILA.x2_randinitX12 = 10011011011110010000000111111001
__VLG_I_imem_master_awreadyX10 = 1
__auxvar13__recorder1 = 1101111101111000111101110001101
____auxvar32__recorder_init__X12 = 11001000010100010011111101000010
____auxvar13__recorder_init__X1 = 10101001001011011110111110101001
____auxvar13__recorder_init__X3 = 11000000111000000100111010111
____auxvar13__recorder_init__X4 = 11111011010100111101010001111010
____auxvar13__recorder_init__X5 = 11101111011000110111110001000110
____auxvar13__recorder_init__X6 = 1100101001011000110010001010001
____auxvar13__recorder_init__X8 = 10011101111101111101100111010110
____auxvar13__recorder_init__X9 = 100111111011001010110000110101
____auxvar13__recorder_init__X10 = 1001111010000110110001101010010
____auxvar13__recorder_init__X11 = 11001000000000101010100011100010
__VLG_I_dmem_master_bvalidX1 = 1
____auxvar13__recorder_init__X12 = 111011011010111000100000110001
ILA.x19_randinitX12 = 1100111010110101000100011000111
____auxvar31__recorder_init__X12 = 10110100001000001011101000010
____auxvar12__recorder_init__X1 = 10010010000010111001110010101011
____auxvar12__recorder_init__X2 = 11000001001101011011001110110000
____auxvar12__recorder_init__X3 = 11010011010000001000010110111
____auxvar12__recorder_init__X4 = 111010100000100000110001001110
ILA.x81 = 1011001101000110100110010110010
____auxvar12__recorder_init__X5 = 10100011100000100001111011100100
____auxvar12__recorder_init__X6 = 1011011010100100111101101001
____auxvar12__recorder_init__X9 = 100011111100101010110010000011
____auxvar12__recorder_init__X11 = 10111010111000011100101010000100
____auxvar12__recorder_init__X12 = 10000100100111010011101100101010
__auxvar11__recorder1 = 10001111111101000101001000001011
____auxvar11__recorder_init__X1 = 11101100111101110000001110101010
____auxvar11__recorder_init__X2 = 1101110110000111100111110110111
____auxvar11__recorder_init__X3 = 101110101111101011110111110100
____auxvar11__recorder_init__X4 = 11101100001110010110010010110001
RTL.near_mem.dcache.master_xactor_f_wr_data.full_reg1 = 1
____auxvar11__recorder_init__X5 = 10001110010100010111011110001
____auxvar11__recorder_init__X6 = 111001111011001000010010110000
____auxvar11__recorder_init__X8 = 1010010011001110011100011101100
____auxvar11__recorder_init__X9 = 11001001100011010101001111010100
____auxvar11__recorder_init__X11 = 1110101010000101100101010010011
ILA.x12_randinitX1 = 1001101010101011010001111101011
____auxvar11__recorder_init__X12 = 1001100001000100010001010001110
ILA.x10_randinitX1 = 11111101111100100010000010000111
ILA.x17_randinitX12 = 1000101111000110111011111011001
____auxvar30__recorder_init__X12 = 10000010101010110001101001010101
____auxvar10__recorder_init__X1 = 1100100101100110001100111011011
____auxvar10__recorder_init__X2 = 11101000111101001101110110110011
____auxvar10__recorder_init__X3 = 1111110001000001011110101010110
____auxvar10__recorder_init__X4 = 11101111011010010011111000101011
____auxvar10__recorder_init__X5 = 1110110001110010101010111100010
____auxvar10__recorder_init__X8 = 110111110010000100011110110011
RTL.near_mem.f_reset_rsps.empty_reg1 = 0
____auxvar10__recorder_init__X10 = 10110000100111010110000000100001
____auxvar10__recorder_init__X11 = 11101100111010000111101100101011
ILA.x13_randinitX1 = 11101000111010001101010101000001
____auxvar10__recorder_init__X12 = 11111101010100000111111101000111
ILA.x11_randinitX1 = 10100101001011100100100011011111
ILA.x16_randinitX12 = 10010101010001110011001010100000
ILA.x26_randinitX5 = 11111001110100011100100011110011
__auxvar9__recorder1 = 100001001110001101100000011011
____auxvar9__recorder_init__X1 = 11010000110100010101010011011101
____auxvar9__recorder_init__X2 = 10111101010000000010100101100111
____auxvar9__recorder_init__X3 = 10101010101101000111001111100010
____auxvar9__recorder_init__X4 = 11011011110110110000010000010010
__auxvar19__recorder1 = 10111010100000001111001010011001
____auxvar9__recorder_init__X5 = 10011111110111011100100001001000
____auxvar9__recorder_init__X6 = 10011000011000101000101111001100
____auxvar9__recorder_init__X8 = 11110001001000100110000110010010
____auxvar9__recorder_init__X9 = 100100100111100101000100010001
RTL.near_mem.rg_state1 = 0
____auxvar9__recorder_init__X10 = 11011000001111101100110001010011
____auxvar9__recorder_init__X11 = 1110000000100101111100101110111
____auxvar24__recorder_init__X1 = 11001100001110000111001001010001
____auxvar9__recorder_init__X12 = 1001011011110000011101100010011
ILA.x27_randinitX1 = 1110010001001010000001100100101
ILA.x15_randinitX12 = 10011011010010111010001010011
____auxvar8__recorder_init__X1 = 11110111101000100110010001001101
____auxvar8__recorder_init__X2 = 10001010101010010011111100001011
____auxvar8__recorder_init__X3 = 111101001110001110110101011110
RTL.near_mem.icache.f_fabric_write_reqs.empty_reg1 = 0
____auxvar8__recorder_init__X5 = 1010000111001111101011101111000
____auxvar8__recorder_init__X6 = 1101000000111100110101101110010
____auxvar8__recorder_init__X8 = 11010010101111011110010011010001
ILA.x28_randinitX1 = 10101101101001001011001000001101
ILA.x14_randinitX12 = 100001000101111101011011000000
____auxvar7__recorder_init__X1 = 110110101010111111011001001000
____auxvar7__recorder_init__X2 = 1100101001011111100110010111111
____auxvar7__recorder_init__X3 = 100101011100001000001101001011
____auxvar7__recorder_init__X4 = 10110100011111100100001101101010
____auxvar7__recorder_init__X5 = 100100111110001110001111011000
____auxvar7__recorder_init__X6 = 11101011100001101110011000101000
____auxvar7__recorder_init__X8 = 1001101001111111001010001001010
ILA.x24_randinitX12 = 10110100110110110011111100110101
ILA.pc_randinitX1 = 101010110010100111101000010111
____auxvar7__recorder_init__X9 = 11010010111110000110011011100010
ILA.load_en_randinitX2 = 1
RTL.near_mem.dcache.f_reset_reqs.empty_reg1 = 1
____auxvar7__recorder_init__X10 = 11100011000110001011000011110101
ILA.load_en_randinitX3 = 1
____auxvar7__recorder_init__X11 = 10110101111010111111010111110001
ILA.load_en_randinitX4 = 0
____auxvar23__recorder_init__X1 = 11001101001101011101111001111011
____auxvar7__recorder_init__X12 = 11001001100111010010000001010100
|RTL.gpr_regfile.regfile.arr[30]1| = 1011000110101000001011010111001
ILA.load_en_randinitX5 = 0
ILA.x29_randinitX1 = 10000001011011100011100100011010
ILA.x13_randinitX12 = 10100001101101111110100010001110
ILA.x31_randinitX5 = 10100110111000001000100100100011
__auxvar6__recorder1 = 10100100010010010111010101010001
____auxvar6__recorder_init__X1 = 1111001100111111101000110010101
____auxvar6__recorder_init__X2 = 1101000010110111010000111111000
____auxvar6__recorder_init__X3 = 10111011100110000011000111001010
RTL.near_mem.dcache.master_xactor_f_wr_addr.empty_reg1 = 1
____auxvar6__recorder_init__X5 = 111111101010011001000011001101
____auxvar6__recorder_init__X6 = 10000010110010110011010011101
____auxvar6__recorder_init__X8 = 11110110100100000010001110111
____auxvar6__recorder_init__X9 = 1001011001010011000010111001101
|RTL.gpr_regfile.regfile.arr[7]1| = 1101011000100000000111101101111
____auxvar6__recorder_init__X10 = 10110110001000001100101111000100
____auxvar6__recorder_init__X11 = 1110000101111110110000
____auxvar22__recorder_init__X1 = 100010000010010110000101101000
____auxvar6__recorder_init__X12 = 10010110100111110101101111010101
ILA.x2_randinitX1 = 100110111110001100011101101110
ILA.x12_randinitX12 = 1001010011010111001001100011001
____auxvar5__recorder_init__X1 = 11110001000010010110111100001100
____auxvar5__recorder_init__X2 = 100101100000010000010001111110
____auxvar5__recorder_init__X3 = 10101010011000001010111000011011
__auxvar22__recorder1 = 110111010100111110100001110111
____auxvar5__recorder_init__X5 = 101111011001001111001100010011
____auxvar5__recorder_init__X9 = 1011100101001101101111100001101
|RTL.gpr_regfile.regfile.arr[27]1| = 10001100011100111101010000110111
____auxvar5__recorder_init__X10 = 110111111100110111100001011101
____auxvar5__recorder_init__X11 = 100110110111011111100001101010
____auxvar21__recorder_init__X1 = 10111111100110010001010000111000
____auxvar5__recorder_init__X12 = 11000010010001000111101100000011
input1333X1 = 10011100110001110111010011001011111110101011100110100110111001
ILA.x11_randinitX12 = 10000010101101000101000010001011
____auxvar26__recorder_init__X5 = 11010010001100111010111000101001
__auxvar4__recorder1 = 10011011110110001101011111110
____auxvar4__recorder_init__X1 = 10010110111100101001111011110000
____auxvar4__recorder_init__X3 = 1101101111111100011101111011001
____auxvar4__recorder_init__X5 = 10000101100110001001110110101
____auxvar4__recorder_init__X8 = 111000111101100101111101010100
ILA.x9_randinitX12 = 1101110101101101000010110101000
ILA.load_en_randinitX1 = 0
____auxvar4__recorder_init__X9 = 1010111100001111100101011001101
____auxvar4__recorder_init__X10 = 11111001110011101011100111000111
____auxvar4__recorder_init__X11 = 11111100101000011010101110110
____auxvar20__recorder_init__X1 = 1100010011101100101110110110001
____auxvar4__recorder_init__X12 = 1000110001100011010101000100110
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2X1 = 11110110100110100111000
ILA.x10_randinitX12 = 100000111110110100001001101011
__auxvar3__recorder1 = 11000011101001101100001100101011
____auxvar3__recorder_init__X1 = 11001110101110100101001000000000
____auxvar3__recorder_init__X2 = 101100110101011110011110011011
____auxvar3__recorder_init__X3 = 10011111010100001010111111000101
RTL.f_reset_reqs.full_reg1 = 1
____auxvar3__recorder_init__X5 = 11000000110001110111010111000110
____auxvar3__recorder_init__X8 = 1111011000111011000000111011000
ILA.x1_randinitX12 = 11100010110111111001010100010100
____auxvar24__recorder_init__X5 = 10001000000001101001001010101100
__auxvar2__recorder1 = 11101100110000101111001100000100
ILA.store_en_randinitX6 = 0
____auxvar2__recorder_init__X1 = 11001111010001010111110011100010
____auxvar2__recorder_init__X2 = 10011010010000011110111110000111
____auxvar2__recorder_init__X3 = 100010011110110011001001000010
__auxvar12__recorder1 = 10111100011111110110100001011001
____auxvar2__recorder_init__X5 = 11111010000111000001010111001101
____auxvar2__recorder_init__X8 = 1000001000111110011000101010100
ILA.x01 = 11000011001001101101001101101110
ILA.x18_randinitX12 = 1110011100110111100100101100111
ILA.x0_randinitX1 = 11000110000111001010110010001001
ILA.x0_randinitX2 = 100101000000101110101111111000
ILA.x0_randinitX3 = 10100100000010100111110011100
ILA.x0_randinitX4 = 10100011110111010000011111011010
RTL.stage3_f_reset_rsps.full_reg1 = 1
ILA.x0_randinitX5 = 10011010010011111010010101010011
ILA.x0_randinitX6 = 11001100000110111111100100010111
ILA.x0_randinitX7 = 11110010101101011000000101100101
ILA.x0_randinitX8 = 1101100100110000111001110100
ILA.x0_randinitX9 = 10011101100101111101010110111
RTL.near_mem.dcache.f_reset_rsps.full_reg1 = 1
ILA.x0_randinitX10 = 10001111110110011011000101011000
ILA.x171 = 1100010010100101110011000100010
ILA.x0_randinitX11 = 11010010011101111101001000110101
__ILA_I_instX1 = 11011100010010011110110001100010
ILA.x0_randinitX12 = 11110110000010101010101000111100
__auxvar36__recorder1 = 1
____auxvar36__recorder_init__X1 = 1
____auxvar36__recorder_init__X2 = 1
____auxvar36__recorder_init__X3 = 0
RTL.near_mem.dcache.rg_state1 = 101
____auxvar36__recorder_init__X5 = 1
____auxvar36__recorder_init__X9 = 0
RTL.csr_regfile.csr_mip.rg_meip1 = 0
____auxvar36__recorder_init__X10 = 0
____auxvar36__recorder_init__X11 = 0
____auxvar17__recorder_init__X1 = 10011111111101000111000111000000
____auxvar36__recorder_init__X12 = 1
__auxvar34__recorder1 = 1
____auxvar34__recorder_init__X1 = 1
____auxvar34__recorder_init__X2 = 1
____auxvar34__recorder_init__X3 = 1
__auxvar18__recorder1 = 10001001100010000111100000110001
____auxvar34__recorder_init__X5 = 0
ILA.x20_randinitX12 = 1111111100010001010110000111101
ILA.store_en_randinitX1 = 1
ILA.store_en_randinitX2 = 0
ILA.store_en_randinitX3 = 1
ILA.store_en_randinitX4 = 1
RTL.near_mem.icache.rg_f31 = 1
ILA.store_en_randinitX5 = 0
ILA.store_en_randinitX7 = 0
ILA.store_en_randinitX8 = 0
ILA.store_en_randinitX9 = 1
RTL.near_mem.dcache.master_xactor_f_wr_resp.empty_reg1 = 0
ILA.store_en_randinitX10 = 0
ILA.x281 = 11001100100011011000100111111100
ILA.store_en_randinitX11 = 1
__VLG_I_EN_hart0_server_reset_response_getX1 = 1
ILA.store_en_randinitX12 = 0
____auxvar23__recorder_init__X5 = 11111000010101000001011001010
__auxvar1__recorder1 = 11001111100111111000010110011001
____auxvar3__recorder_init__X12 = 1000000001010000101110001110011
____auxvar1__recorder_init__X1 = 10011110011100111111111011110100
____auxvar1__recorder_init__X2 = 11110001010010111101111111010
____auxvar1__recorder_init__X3 = 1110101111010111011001001111010
____auxvar1__recorder_init__X5 = 11111000110101110111110011100001
____auxvar1__recorder_init__X6 = 1110111111011010101010000010000
____auxvar12__recorder_init__X10 = 11110101110101101101101101111010
ILA.pc1 = 1010100100000000101110000111001
ILA.pc_randinitX2 = 1010100100000111010001001100111
ILA.pc_randinitX3 = 1101101010111001100000111111001
ILA.pc_randinitX4 = 1000101110011110111001111110001
__auxvar5__recorder1 = 11111001011011111111001110111010
ILA.pc_randinitX5 = 10110101111000111111100100110101
ILA.pc_randinitX7 = 10011110011101111100000101100010
ILA.pc_randinitX8 = 1101000101011001001010101010
ILA.pc_randinitX9 = 10000111100110110000100110001000
ILA.pc_randinitX10 = 11101111101000000111100100100011
ILA.pc_randinitX11 = 10111010010101000001010001001000
input4587X1 = 111000101101011101101011100000010001011111001011001101100110000
ILA.pc_randinitX12 = 1100111011110110010000001100011
RTL.f_reset_reqs.data1_reg1 = 1
__VLG_I_hart0_server_reset_request_putX10 = 0
__VLG_I_EN_hart0_server_reset_response_getX11 = 0
ILA.x1_randinitX5 = 10001100011000100010100000000010
ILA.load_en1 = 1
ILA.load_en_randinitX6 = 1
ILA.load_en_randinitX7 = 1
ILA.load_en_randinitX8 = 1
ILA.load_en_randinitX9 = 0
RTL.near_mem.dcache.f_reset_rsps.data1_reg1 = 0
ILA.load_en_randinitX10 = 0
ILA.load_en_randinitX11 = 1
ILA.load_en_randinitX12 = 1
ILA.x4_randinitX7 = 11101000100010010011000010100010
ILA.x9_randinit = 11011000111010010110110001101111
ILA.x5_randinitX7 = 11011001101001110100100101001000
ILA.x8_randinit = 10101001000101011010110010000110
ILA.x6_randinitX7 = 10010000110001111001010110110100
ILA.x7_randinit = 1000111011011100100111110011011
ILA.x7_randinitX7 = 101111011101101101110001011010
ILA.x6_randinit = 1100001010100000100100101010001
ILA.x8_randinitX7 = 111000001001110111010001010111
ILA.x5_randinit = 1110010101111011100011101111000
ILA.x9_randinitX7 = 111100101011111000000010000000
ILA.x4_randinit = 1010111010000010111001010111111
ILA.x26_randinitX7 = 10011100001000010001110101111111
ILA.x3_randinit = 10001111000110010000101110011011
ILA.x25_randinitX7 = 10110011111110011000101000010000
ILA.x31_randinit = 100010111010101111010111
ILA.x24_randinitX7 = 10111010001110111000001011011000
ILA.x30_randinit = 11101011000110110101011110000110
ILA.x23_randinitX7 = 110010101010000010111000100101
ILA.x2_randinit = 11111000001110000010101010110011
ILA.x22_randinitX7 = 10101011101111101111001111101010
ILA.x29_randinit = 11010100010010010100111100101101
ILA.x21_randinitX7 = 11000001000001000110111100001011
ILA.x28_randinit = 101000111000111100110
ILA.x20_randinitX7 = 100001111001000111011000010000
ILA.x27_randinit = 1111111010110001101110100000101
ILA.x1_randinitX7 = 1011101100110001011000111001110
ILA.x26_randinit = 11110111110111011110111100010100
ILA.x19_randinitX7 = 1001011011110001000010110111001
ILA.x25_randinit = 10001001101010011111111011100010
ILA.x18_randinitX7 = 11101111000101101010110101101110
ILA.x24_randinit = 110100010100101111011101001101
ILA.x17_randinitX7 = 11011001111101101110101101101000
ILA.x23_randinit = 1111100010111111111011000101110
ILA.x16_randinitX7 = 1001001011100011010110111101000
ILA.x22_randinit = 10000101100111100101011100011110
____auxvar4__recorder_init__X2 = 10001100010010011000010111110000
input13501 = 1
ILA.x15_randinitX7 = 1111101010011010001110111110000
ILA.x21_randinit = 11101000010001010001110010001101
ILA.x14_randinitX7 = 100011000011100110000110010010
ILA.x20_randinit = 11100011100001010101001110001110
input3543X1 = 1011111101110101010010100000001000011000001000111111011001001110
input12783 = 1011000
ILA.x13_randinitX7 = 10010100001001111101010101101110
ILA.x1_randinit = 11001001110001101101101101100001
ILA.x12_randinitX7 = 1110111000010001100100101001000
ILA.x19_randinit = 101011100101111111010010001111
ILA.x18_randinit = 111100000100100110010010011101
__VLG_I_dmem_master_bvalidX7 = 1
ILA.x17_randinit = 1101000100101010011110110111011
__VLG_I_dmem_master_rdataX7 = 1100110011011101100100101101110110001110111001000100100010001110
ILA.x16_randinit = 1101110000111101101010001010110
__VLG_I_dmem_master_ridX7 = 1010
ILA.x15_randinit = 11111000001000111110100111010011
ILA.x28_randinitX5 = 11110100110010000011011010000
ILA.x161 = 11010011010111010010110100100110
input12311 = 101
__VLG_I_dmem_master_rlastX7 = 1
ILA.x14_randinit = 11010001110100010111101101011010
input16224X1 = 101001001111111111100100010011
input12790 = 1110001001100010001110001101100110110111010011011100110110001111
__VLG_I_dmem_master_rrespX7 = 1
ILA.x13_randinit = 11111100111000100100010000010100
__VLG_I_dmem_master_wreadyX7 = 0
ILA.x11_randinit = 10001101110001111010111001010
__VLG_I_hart0_server_reset_request_putX7 = 1
ILA.x10_randinit = 111100010010111111000011010111
__VLG_I_imem_master_arreadyX7 = 0
ILA.x0_randinit = 10100001011101010011101100011001
__VLG_I_imem_master_awreadyX7 = 1
ILA.store_size_randinit = 110
ILA.store_en_randinit = 1
ILA.store_data_randinit = 11000000100110100000100111111
__VLG_I_imem_master_bvalidX7 = 1
ILA.store_addr_randinit = 10011100110001011110111101111000
__VLG_I_imem_master_rdataX7 = 111011010000111100101001010000100010010110011011100111010000100
ILA.pc_randinit = 11010000110010010100111010010001
__VLG_I_imem_master_ridX7 = 110
ILA.load_size_randinit = 1
__VLG_I_imem_master_rlastX7 = 1
ILA.load_en_randinit = 0
input2988X7 = 1101011010010011010111010010001010011001001100000001011101011101
ILA.load_data_randinit = 11101110110010111101010000100111
__VLG_I_imem_master_rrespX7 = 0
ILA.load_addr_randinit = 11011001101000010100101100001000
__VLG_I_imem_master_rvalidX7 = 0
RTL.near_mem.dcache.MUX_rg_cset_in_cache$write_1__VAL_1_any_val = 1010010
__VLG_I_imem_master_wreadyX7 = 0
RTL.near_mem.dcache.ram_word64_set.arb1 = 1011100010000010110101110101000100010111000010111100101111000000
RTL.near_mem.dcache.ram_word64_set.arb2 = 100010010010000101111100001000111100010010100100010000010111000
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb1 = 1101011100010011110000
____auxvar10__recorder_init__X7 = 10100011111111000010000010010001
RTL.near_mem.dcache.ram_state_and_ctag_cset.arb2 = 1000110101100000001001
____auxvar11__recorder_init__X7 = 10110001010010100001111000110111
RTL.near_mem.icache.MUX_rg_cset_in_cache$write_1__VAL_1_any_val = 1011001
____auxvar12__recorder_init__X7 = 10001000011100100011000110110001
RTL.near_mem.icache.ram_word64_set.arb1 = 110010101011011010100001111100001011000011001100100100000100000
____auxvar13__recorder_init__X7 = 1001010000001100001001110000110
RTL.near_mem.icache.ram_word64_set.arb2 = 10110011000001111000011011001010111010110101001110111000101
input3543X9 = 100001100001101000011100110001100101101110000000100000110000001
input13845 = 1111011011111111100010010101111101010010101001110111111010001
____auxvar14__recorder_init__X7 = 111011110000001011011000001001
RTL.near_mem.icache.ram_state_and_ctag_cset.arb1 = 1001010010101110011100
____auxvar15__recorder_init__X7 = 101010001011000001101000010100
RTL.near_mem.icache.ram_state_and_ctag_cset.arb2 = 11111011010001010011100
____auxvar16__recorder_init__X7 = 1111001000000001101010101110001
__ILA_I_inst = 10110110110111111101110000001001
____auxvar17__recorder_init__X7 = 1000101001111100000100111100011
__ISSUE__ = 0
____auxvar18__recorder_init__X7 = 100001101100000111010110010000
__VLG_I_EN_hart0_server_reset_request_put = 0
____auxvar19__recorder_init__X7 = 1000011001010110011100110001001
__VLG_I_EN_hart0_server_reset_response_get = 1
__VLG_I_imem_master_bvalidX1 = 1
input16224 = 10011100100011001101100011110101
____auxvar1__recorder_init__X7 = 10100111101101101010011111010110
__VLG_I_EN_set_verbosity = 0
____auxvar20__recorder_init__X7 = 110101011000001111110100001100
__VLG_I_dmem_master_arready = 0
____auxvar21__recorder_init__X7 = 1010101100100011001000000010010
__VLG_I_dmem_master_awready = 1
__VLG_I_imem_master_rlastX1 = 1
____auxvar26__recorder_init__X12 = 10010001100100010111011000110110
input16226 = 100
____auxvar22__recorder_init__X7 = 1001010010100000010001100001011
__VLG_I_dmem_master_bid = 0
__VLG_I_dmem_master_rrespX5 = 1
input12351 = 111
____auxvar23__recorder_init__X7 = 111111100110010111111000111001
__VLG_I_dmem_master_bresp = 11
__VLG_I_dmem_master_bvalid = 0
____auxvar24__recorder_init__X7 = 1011110010010100111101000010100
__VLG_I_dmem_master_rdata = 11011001011110111010001101001111100010101001101110111100100111
____auxvar25__recorder_init__X7 = 1010001111101100111101111111100
__VLG_I_dmem_master_rid = 1011
____auxvar26__recorder_init__X7 = 10100100000010100100001010110000
__VLG_I_dmem_master_rlast = 0
____auxvar27__recorder_init__X7 = 11100101011000011010101100011111
__VLG_I_dmem_master_rresp = 10
input2053X7 = 1000110111010100111010101101101000001110111111111110000001110000
__VLG_I_dmem_master_rvalid = 1
____auxvar28__recorder_init__X7 = 1011111110010100100000000001010
__VLG_I_dmem_master_wready = 0
____auxvar29__recorder_init__X7 = 10110110100001000001101010001110
__VLG_I_hart0_server_reset_request_put = 1
__VLG_I_imem_master_arready = 0
____auxvar2__recorder_init__X7 = 10100010001111101000111011101001
__VLG_I_imem_master_awready = 0
____auxvar30__recorder_init__X7 = 10110100011010110111001100000001
__VLG_I_imem_master_bid = 1001
__VLG_I_imem_master_bresp = 1
____auxvar31__recorder_init__X7 = 101000011110111011110110011100
__VLG_I_imem_master_bvalid = 0
____auxvar32__recorder_init__X7 = 10110010101101011011110100011101
__VLG_I_imem_master_rdata = 111100101100010011100001010001100111000000000000100011010010111
__VLG_I_imem_master_rid = 1110
____auxvar34__recorder_init__X7 = 0
__VLG_I_imem_master_rlast = 1
__VLG_I_imem_master_rresp = 11
____auxvar36__recorder_init__X7 = 0
__VLG_I_imem_master_rvalid = 1
____auxvar10__recorder_init__X9 = 10001110110100001000000101010010
input1485 = 1111011011010011101111001100111011101010001000011011100110100000
__VLG_I_imem_master_wready = 0
__VLG_I_set_verbosity_logdelay = 1000100000001101100101001110100011110100100111110100110101011100
____auxvar3__recorder_init__X7 = 1110100001101110010110101000011
__VLG_I_set_verbosity_verbosity = 1111
input3543X11 = 1001011110001010011000001110011100000101000001101100111101101110
input15412 = 11001101010110100101111
____auxvar4__recorder_init__X7 = 1100000010100010101010001010100
____auxvar10__recorder_init__ = 1110110010101010010101111110011
____auxvar6__recorder_init__X7 = 10011000100000100011001010010011
____auxvar12__recorder_init__ = 11010111011000101111001110110010
____auxvar7__recorder_init__X7 = 11100011001110011000110001000000
____auxvar13__recorder_init__ = 100100111111100001101000010100
____auxvar8__recorder_init__X7 = 10000011010110101110100101011110
____auxvar14__recorder_init__ = 11100001011000000101011100000110
____auxvar9__recorder_init__X7 = 10101001001010111100111001001111
____auxvar15__recorder_init__ = 11000110000110110101110100100100
____auxvar16__recorder_init__ = 100101111110000001110110101
input4682 = 1110011000100111100010100110001000011010011100101111111110001100
____auxvar17__recorder_init__ = 10000010000100111001101110100011
rstX7 = 0
____auxvar18__recorder_init__ = 1110011100110100111100101011110
____auxvar19__recorder_init__ = 11100111100011000101110111100011
____auxvar1__recorder_init__ = 1011101011110011110111111101000
____auxvar20__recorder_init__ = 1101001110011000001010010001000
____auxvar21__recorder_init__ = 1011111000101010110110100001000
____auxvar22__recorder_init__ = 1110110111000010111110111100111
____auxvar11__recorder_init__X10 = 1001111110010010000101100001000
ILA.store_en1 = 0
input2053 = 110010111001001011110100100101001000111111011000010100011000001
____auxvar23__recorder_init__ = 11100011111000100001110111101010
____auxvar24__recorder_init__ = 1010011111010111001101100001000
____auxvar25__recorder_init__ = 11101111001111000010010111101101
____auxvar26__recorder_init__ = 1001100100010011010100011111011
____auxvar27__recorder_init__ = 10000111001111011001111111110110
____auxvar28__recorder_init__ = 11110100110000100001001100101111
____auxvar29__recorder_init__ = 11101101100000010100010100110
RTL.near_mem.dcache.f_reset_reqs.data0_reg1 = 1
input5249 = 1000101100010100110111010001110011101100111111111010010011011101
____auxvar2__recorder_init__ = 1000000101010010011000000010010
____auxvar30__recorder_init__ = 11101101101010000110100101100111
____auxvar20__recorder_init__X6 = 1010101001011110011110100011110
input12704 = 1011100011010001010011110110100110001111010011111010011101001111
____auxvar31__recorder_init__ = 1111011001100111010110010110010
____auxvar32__recorder_init__ = 1001001011010001100000010101100
____auxvar33__recorder_init__ = 10110011100101110000101111001111
____auxvar34__recorder_init__ = 0
____auxvar35__recorder_init__ = 1
____auxvar36__recorder_init__ = 0
____auxvar37__recorder_init__ = 11110001000001000011101110100
ILA.x18_randinitX9 = 1011011111010100000111000011100
input13922 = 11100100
____auxvar38__recorder_init__ = 110001110000100100011001010001
____auxvar3__recorder_init__ = 1100110100010001101101101010101
____auxvar4__recorder_init__ = 1101110110111111111011000111
__VLG_I_dmem_master_rrespX6 = 11
input2970 = 1111110001010000011100110000101111000110001111001100111011010100
____auxvar5__recorder_init__ = 11011101110000001100011010010010
____auxvar6__recorder_init__ = 100101010010111010111001110100
____auxvar7__recorder_init__ = 1001001000011111100110011000010
input1333 = 10111011110101111100110111000111111100100010111010001000100
ILA.x12_randinitX9 = 111011000100000000001101110001
input13928 = 101011001101011000010001000000001010100111101101011001111001100
input8377X2 = 101
____auxvar8__recorder_init__ = 11110100101011000001101011011010
____auxvar9__recorder_init__ = 11000111000000110100100001011
input6739X2 = 1111110001111101111010001111100001001101111110110010000011010011
clk = 0
input6184X2 = 100110000110001110011011010001011100000001111000001000000100111
dummy_reset = 0
____auxvar4__recorder_init__X6 = 10100011011101100110000001011010
input6166 = 1011010101001010011001001101100001100101001110000110010110001001
input6166X2 = 1101000000010100101100110100000111101100010110110001010111101101
rst = 0
____auxvar10__recorder_init__X6 = 11000100000010011111110011010011
input2988 = 1000010011010010001010101110100001111101001001111110101111000100
__VLG_I_dmem_master_rvalidX7 = 0
ILA.x12_randinit = 10001101001001011011111100011101
input3543 = 110001001010010000011010100100110100111111011000110010001000001
ILA.x4_randinitX9 = 11101100101100101000000100100
input4587 = 10100111111110001110110110110101101100101010011110101011100
input6184 = 1111100111000111000011101101011111010001000011111100010000110111
____auxvar5__recorder_init__X7 = 1011111010110100000001110111011
____auxvar11__recorder_init__ = 11000100100010101000001100001111
input6739 = 1000001110100001111010011110111000110001100011111001111010101001
ILA.x14_randinitX5 = 10101101011000101101011100100101
input8377 = 1100
____auxvar13__recorder_init__X2 = 11101100000011010101010111010010
input13463 = 110

[END SIMULATION BATCH]
