// Seed: 3190779860
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    output tri0 id_7,
    id_17,
    input uwire id_8,
    output tri1 id_9,
    input supply0 id_10,
    output wire id_11,
    input wand id_12,
    input supply0 id_13,
    input supply1 id_14,
    output uwire id_15
);
  assign id_9  = 1;
  assign id_11 = id_14;
  assign id_15 = -1;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
program module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 void id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7
);
  wire id_9;
  tri  id_10 = id_10, id_11;
  assign id_10 = 1'b0;
  logic [7:0] id_12, id_13, id_14;
  reg   id_15;
  uwire id_16;
  id_17(
      -1, -1 / -1 - id_7, id_6, -1'h0 + -1 / 1, -1
  );
  initial id_15 <= id_14[-1];
  assign id_15 = -1;
  wire id_18, id_19;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_4,
      id_0,
      id_2,
      id_3,
      id_1,
      id_4,
      id_7,
      id_3,
      id_7,
      id_4,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.type_1 = 0;
endmodule
