// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/28/2020 23:13:14"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Final2048 (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_INT,
	DRAM_ADDR,
	DRAM_DQ,
	DRAM_BA,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_WE_N,
	DRAM_CS_N,
	DRAM_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_VS;
output 	VGA_HS;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_RD_N;
output 	OTG_WR_N;
output 	OTG_RST_N;
input 	OTG_INT;
output 	[12:0] DRAM_ADDR;
inout 	[31:0] DRAM_DQ;
output 	[1:0] DRAM_BA;
output 	[3:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_WE_N;
output 	DRAM_CS_N;
output 	DRAM_CLK;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_WR_N	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_INT	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("2048_v.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \OTG_INT~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \Reset_h~q ;
wire \vga_controller_instance|h_counter[3]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~0_combout ;
wire \vga_controller_instance|h_counter~9_combout ;
wire \vga_controller_instance|Add0~1 ;
wire \vga_controller_instance|Add0~2_combout ;
wire \vga_controller_instance|h_counter~8_combout ;
wire \vga_controller_instance|Add0~3 ;
wire \vga_controller_instance|Add0~4_combout ;
wire \vga_controller_instance|h_counter~7_combout ;
wire \vga_controller_instance|Add0~5 ;
wire \vga_controller_instance|Add0~6_combout ;
wire \vga_controller_instance|h_counter~0_combout ;
wire \vga_controller_instance|h_counter[4]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~7 ;
wire \vga_controller_instance|Add0~8_combout ;
wire \vga_controller_instance|h_counter~1_combout ;
wire \vga_controller_instance|h_counter[5]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~9 ;
wire \vga_controller_instance|Add0~10_combout ;
wire \vga_controller_instance|h_counter~3_combout ;
wire \vga_controller_instance|h_counter[6]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~11 ;
wire \vga_controller_instance|Add0~12_combout ;
wire \vga_controller_instance|Equal0~0_combout ;
wire \vga_controller_instance|h_counter~4_combout ;
wire \vga_controller_instance|h_counter[7]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~13 ;
wire \vga_controller_instance|Add0~14_combout ;
wire \vga_controller_instance|Equal0~1_combout ;
wire \vga_controller_instance|h_counter~5_combout ;
wire \vga_controller_instance|h_counter[8]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~15 ;
wire \vga_controller_instance|Add0~16_combout ;
wire \vga_controller_instance|h_counter~6_combout ;
wire \vga_controller_instance|h_counter[9]~_Duplicate_1_q ;
wire \vga_controller_instance|Add0~17 ;
wire \vga_controller_instance|Add0~18_combout ;
wire \vga_controller_instance|Equal0~2_combout ;
wire \vga_controller_instance|h_counter~2_combout ;
wire \vga_controller_instance|always1~0_combout ;
wire \vga_controller_instance|Add1~0_combout ;
wire \vga_controller_instance|Equal1~0_combout ;
wire \vga_controller_instance|Equal1~1_combout ;
wire \vga_controller_instance|v_counter~3_combout ;
wire \vga_controller_instance|Add1~15 ;
wire \vga_controller_instance|Add1~16_combout ;
wire \vga_controller_instance|v_counter_in[9]~0_combout ;
wire \vga_controller_instance|v_counter~9_combout ;
wire \vga_controller_instance|Add1~17 ;
wire \vga_controller_instance|Add1~18_combout ;
wire \vga_controller_instance|Equal1~2_combout ;
wire \vga_controller_instance|v_counter_in[0]~2_combout ;
wire \vga_controller_instance|Add1~1 ;
wire \vga_controller_instance|Add1~2_combout ;
wire \vga_controller_instance|v_counter~8_combout ;
wire \vga_controller_instance|Add1~3 ;
wire \vga_controller_instance|Add1~4_combout ;
wire \vga_controller_instance|v_counter~6_combout ;
wire \vga_controller_instance|v_counter~7_combout ;
wire \vga_controller_instance|Add1~5 ;
wire \vga_controller_instance|Add1~6_combout ;
wire \vga_controller_instance|v_counter_in[3]~1_combout ;
wire \vga_controller_instance|v_counter~5_combout ;
wire \vga_controller_instance|Add1~7 ;
wire \vga_controller_instance|Add1~8_combout ;
wire \vga_controller_instance|v_counter~4_combout ;
wire \vga_controller_instance|Add1~9 ;
wire \vga_controller_instance|Add1~10_combout ;
wire \vga_controller_instance|v_counter~1_combout ;
wire \vga_controller_instance|Add1~11 ;
wire \vga_controller_instance|Add1~12_combout ;
wire \vga_controller_instance|v_counter~0_combout ;
wire \vga_controller_instance|Add1~13 ;
wire \vga_controller_instance|Add1~14_combout ;
wire \vga_controller_instance|v_counter~2_combout ;
wire \vga_controller_instance|LessThan5~0_combout ;
wire \vga_controller_instance|LessThan5~1_combout ;
wire \vga_controller_instance|LessThan5~2_combout ;
wire \vga_controller_instance|always1~1_combout ;
wire \vga_controller_instance|VGA_BLANK_N~q ;
wire \vga_controller_instance|always1~3_combout ;
wire \vga_controller_instance|always1~2_combout ;
wire \vga_controller_instance|always1~4_combout ;
wire \vga_controller_instance|always1~5_combout ;
wire \vga_controller_instance|VGA_VS~q ;
wire \vga_controller_instance|always1~6_combout ;
wire \vga_controller_instance|always1~7_combout ;
wire \vga_controller_instance|VGA_HS~q ;
wire [4:0] \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \vga_controller_instance|v_counter ;
wire [9:0] \vga_controller_instance|h_counter ;

wire [4:0] \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus ;

assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [0] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [1] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [2] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [3] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [4] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_controller_instance|h_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_controller_instance|h_counter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_controller_instance|h_counter [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_controller_instance|h_counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_controller_instance|h_counter [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_controller_instance|h_counter [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_controller_instance|h_counter [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga_controller_instance|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_controller_instance|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_controller_instance|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_CS_N),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RD_N),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \OTG_WR_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_WR_N),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RST_N),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[0]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[1]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[2]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[3]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[4]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[5]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[6]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[7]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[8]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[9]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[10]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[11]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[12]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[13]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[14]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[15]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[24]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[25]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[26]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[27]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[28]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[29]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[30]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[31]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \vga_clk_instance|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .n = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y40_N10
dffeas Reset_h(
	.clk(\CLOCK_50~input_o ),
	.d(\KEY[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reset_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam Reset_h.is_wysiwyg = "true";
defparam Reset_h.power_up = "high";
// synopsys translate_on

// Location: FF_X45_Y69_N9
dffeas \vga_controller_instance|h_counter[3]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N10
cycloneive_lcell_comb \vga_controller_instance|Add0~0 (
// Equation(s):
// \vga_controller_instance|Add0~0_combout  = \vga_controller_instance|h_counter [0] $ (VCC)
// \vga_controller_instance|Add0~1  = CARRY(\vga_controller_instance|h_counter [0])

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_controller_instance|Add0~0_combout ),
	.cout(\vga_controller_instance|Add0~1 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_controller_instance|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N24
cycloneive_lcell_comb \vga_controller_instance|h_counter~9 (
// Equation(s):
// \vga_controller_instance|h_counter~9_combout  = (\vga_controller_instance|Add0~0_combout  & \Reset_h~q )

	.dataa(\vga_controller_instance|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~9 .lut_mask = 16'hAA00;
defparam \vga_controller_instance|h_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N25
dffeas \vga_controller_instance|h_counter[0] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[0] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N12
cycloneive_lcell_comb \vga_controller_instance|Add0~2 (
// Equation(s):
// \vga_controller_instance|Add0~2_combout  = (\vga_controller_instance|h_counter [1] & (!\vga_controller_instance|Add0~1 )) # (!\vga_controller_instance|h_counter [1] & ((\vga_controller_instance|Add0~1 ) # (GND)))
// \vga_controller_instance|Add0~3  = CARRY((!\vga_controller_instance|Add0~1 ) # (!\vga_controller_instance|h_counter [1]))

	.dataa(\vga_controller_instance|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~1 ),
	.combout(\vga_controller_instance|Add0~2_combout ),
	.cout(\vga_controller_instance|Add0~3 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_controller_instance|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N6
cycloneive_lcell_comb \vga_controller_instance|h_counter~8 (
// Equation(s):
// \vga_controller_instance|h_counter~8_combout  = (\vga_controller_instance|Add0~2_combout  & \Reset_h~q )

	.dataa(\vga_controller_instance|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~8 .lut_mask = 16'hAA00;
defparam \vga_controller_instance|h_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N7
dffeas \vga_controller_instance|h_counter[1] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[1] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N14
cycloneive_lcell_comb \vga_controller_instance|Add0~4 (
// Equation(s):
// \vga_controller_instance|Add0~4_combout  = (\vga_controller_instance|h_counter [2] & (\vga_controller_instance|Add0~3  $ (GND))) # (!\vga_controller_instance|h_counter [2] & (!\vga_controller_instance|Add0~3  & VCC))
// \vga_controller_instance|Add0~5  = CARRY((\vga_controller_instance|h_counter [2] & !\vga_controller_instance|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~3 ),
	.combout(\vga_controller_instance|Add0~4_combout ),
	.cout(\vga_controller_instance|Add0~5 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_controller_instance|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N0
cycloneive_lcell_comb \vga_controller_instance|h_counter~7 (
// Equation(s):
// \vga_controller_instance|h_counter~7_combout  = (\vga_controller_instance|Add0~4_combout  & \Reset_h~q )

	.dataa(gnd),
	.datab(\vga_controller_instance|Add0~4_combout ),
	.datac(\Reset_h~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~7 .lut_mask = 16'hC0C0;
defparam \vga_controller_instance|h_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y69_N1
dffeas \vga_controller_instance|h_counter[2] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[2] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N16
cycloneive_lcell_comb \vga_controller_instance|Add0~6 (
// Equation(s):
// \vga_controller_instance|Add0~6_combout  = (\vga_controller_instance|h_counter[3]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~5 )) # (!\vga_controller_instance|h_counter[3]~_Duplicate_1_q  & ((\vga_controller_instance|Add0~5 ) # (GND)))
// \vga_controller_instance|Add0~7  = CARRY((!\vga_controller_instance|Add0~5 ) # (!\vga_controller_instance|h_counter[3]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~5 ),
	.combout(\vga_controller_instance|Add0~6_combout ),
	.cout(\vga_controller_instance|Add0~7 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_controller_instance|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N8
cycloneive_lcell_comb \vga_controller_instance|h_counter~0 (
// Equation(s):
// \vga_controller_instance|h_counter~0_combout  = (\Reset_h~q  & \vga_controller_instance|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_h~q ),
	.datad(\vga_controller_instance|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~0 .lut_mask = 16'hF000;
defparam \vga_controller_instance|h_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N11
dffeas \vga_controller_instance|h_counter[3] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[3] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[3] .power_up = "high";
// synopsys translate_on

// Location: FF_X45_Y69_N3
dffeas \vga_controller_instance|h_counter[4]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N18
cycloneive_lcell_comb \vga_controller_instance|Add0~8 (
// Equation(s):
// \vga_controller_instance|Add0~8_combout  = (\vga_controller_instance|h_counter[4]~_Duplicate_1_q  & (\vga_controller_instance|Add0~7  $ (GND))) # (!\vga_controller_instance|h_counter[4]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~7  & VCC))
// \vga_controller_instance|Add0~9  = CARRY((\vga_controller_instance|h_counter[4]~_Duplicate_1_q  & !\vga_controller_instance|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~7 ),
	.combout(\vga_controller_instance|Add0~8_combout ),
	.cout(\vga_controller_instance|Add0~9 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_controller_instance|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N2
cycloneive_lcell_comb \vga_controller_instance|h_counter~1 (
// Equation(s):
// \vga_controller_instance|h_counter~1_combout  = (\Reset_h~q  & \vga_controller_instance|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_h~q ),
	.datad(\vga_controller_instance|Add0~8_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~1 .lut_mask = 16'hF000;
defparam \vga_controller_instance|h_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N4
dffeas \vga_controller_instance|h_counter[4] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[4] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[4] .power_up = "high";
// synopsys translate_on

// Location: FF_X46_Y69_N9
dffeas \vga_controller_instance|h_counter[5]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N20
cycloneive_lcell_comb \vga_controller_instance|Add0~10 (
// Equation(s):
// \vga_controller_instance|Add0~10_combout  = (\vga_controller_instance|h_counter[5]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~9 )) # (!\vga_controller_instance|h_counter[5]~_Duplicate_1_q  & ((\vga_controller_instance|Add0~9 ) # (GND)))
// \vga_controller_instance|Add0~11  = CARRY((!\vga_controller_instance|Add0~9 ) # (!\vga_controller_instance|h_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~9 ),
	.combout(\vga_controller_instance|Add0~10_combout ),
	.cout(\vga_controller_instance|Add0~11 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_controller_instance|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N4
cycloneive_lcell_comb \vga_controller_instance|h_counter~3 (
// Equation(s):
// \vga_controller_instance|h_counter~3_combout  = (\vga_controller_instance|Add0~12_combout  & \Reset_h~q )

	.dataa(\vga_controller_instance|Add0~12_combout ),
	.datab(gnd),
	.datac(\Reset_h~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~3 .lut_mask = 16'hA0A0;
defparam \vga_controller_instance|h_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y69_N5
dffeas \vga_controller_instance|h_counter[6]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N22
cycloneive_lcell_comb \vga_controller_instance|Add0~12 (
// Equation(s):
// \vga_controller_instance|Add0~12_combout  = (\vga_controller_instance|h_counter[6]~_Duplicate_1_q  & (\vga_controller_instance|Add0~11  $ (GND))) # (!\vga_controller_instance|h_counter[6]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~11  & VCC))
// \vga_controller_instance|Add0~13  = CARRY((\vga_controller_instance|h_counter[6]~_Duplicate_1_q  & !\vga_controller_instance|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~11 ),
	.combout(\vga_controller_instance|Add0~12_combout ),
	.cout(\vga_controller_instance|Add0~13 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_controller_instance|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N2
cycloneive_lcell_comb \vga_controller_instance|Equal0~0 (
// Equation(s):
// \vga_controller_instance|Equal0~0_combout  = (\vga_controller_instance|Add0~0_combout ) # ((\vga_controller_instance|Add0~8_combout ) # ((\vga_controller_instance|Add0~12_combout ) # (\vga_controller_instance|Add0~2_combout )))

	.dataa(\vga_controller_instance|Add0~0_combout ),
	.datab(\vga_controller_instance|Add0~8_combout ),
	.datac(\vga_controller_instance|Add0~12_combout ),
	.datad(\vga_controller_instance|Add0~2_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal0~0 .lut_mask = 16'hFFFE;
defparam \vga_controller_instance|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N6
cycloneive_lcell_comb \vga_controller_instance|h_counter~4 (
// Equation(s):
// \vga_controller_instance|h_counter~4_combout  = (\Reset_h~q  & \vga_controller_instance|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_h~q ),
	.datad(\vga_controller_instance|Add0~14_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~4 .lut_mask = 16'hF000;
defparam \vga_controller_instance|h_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y69_N7
dffeas \vga_controller_instance|h_counter[7]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N24
cycloneive_lcell_comb \vga_controller_instance|Add0~14 (
// Equation(s):
// \vga_controller_instance|Add0~14_combout  = (\vga_controller_instance|h_counter[7]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~13 )) # (!\vga_controller_instance|h_counter[7]~_Duplicate_1_q  & ((\vga_controller_instance|Add0~13 ) # (GND)))
// \vga_controller_instance|Add0~15  = CARRY((!\vga_controller_instance|Add0~13 ) # (!\vga_controller_instance|h_counter[7]~_Duplicate_1_q ))

	.dataa(\vga_controller_instance|h_counter[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~13 ),
	.combout(\vga_controller_instance|Add0~14_combout ),
	.cout(\vga_controller_instance|Add0~15 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_controller_instance|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N30
cycloneive_lcell_comb \vga_controller_instance|Equal0~1 (
// Equation(s):
// \vga_controller_instance|Equal0~1_combout  = ((\vga_controller_instance|Add0~14_combout ) # ((\vga_controller_instance|Add0~4_combout ) # (\vga_controller_instance|Add0~6_combout ))) # (!\vga_controller_instance|Add0~10_combout )

	.dataa(\vga_controller_instance|Add0~10_combout ),
	.datab(\vga_controller_instance|Add0~14_combout ),
	.datac(\vga_controller_instance|Add0~4_combout ),
	.datad(\vga_controller_instance|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal0~1 .lut_mask = 16'hFFFD;
defparam \vga_controller_instance|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N18
cycloneive_lcell_comb \vga_controller_instance|h_counter~5 (
// Equation(s):
// \vga_controller_instance|h_counter~5_combout  = (\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add0~16_combout  & \Reset_h~q ))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_controller_instance|Add0~16_combout ),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~5 .lut_mask = 16'hA000;
defparam \vga_controller_instance|h_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N19
dffeas \vga_controller_instance|h_counter[8]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N26
cycloneive_lcell_comb \vga_controller_instance|Add0~16 (
// Equation(s):
// \vga_controller_instance|Add0~16_combout  = (\vga_controller_instance|h_counter[8]~_Duplicate_1_q  & (\vga_controller_instance|Add0~15  $ (GND))) # (!\vga_controller_instance|h_counter[8]~_Duplicate_1_q  & (!\vga_controller_instance|Add0~15  & VCC))
// \vga_controller_instance|Add0~17  = CARRY((\vga_controller_instance|h_counter[8]~_Duplicate_1_q  & !\vga_controller_instance|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_controller_instance|h_counter[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add0~15 ),
	.combout(\vga_controller_instance|Add0~16_combout ),
	.cout(\vga_controller_instance|Add0~17 ));
// synopsys translate_off
defparam \vga_controller_instance|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_controller_instance|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N20
cycloneive_lcell_comb \vga_controller_instance|h_counter~6 (
// Equation(s):
// \vga_controller_instance|h_counter~6_combout  = (\vga_controller_instance|Add0~18_combout  & (\vga_controller_instance|Equal0~2_combout  & \Reset_h~q ))

	.dataa(gnd),
	.datab(\vga_controller_instance|Add0~18_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~6 .lut_mask = 16'hC000;
defparam \vga_controller_instance|h_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N21
dffeas \vga_controller_instance|h_counter[9]~_Duplicate_1 (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|h_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N28
cycloneive_lcell_comb \vga_controller_instance|Add0~18 (
// Equation(s):
// \vga_controller_instance|Add0~18_combout  = \vga_controller_instance|h_counter[9]~_Duplicate_1_q  $ (\vga_controller_instance|Add0~17 )

	.dataa(\vga_controller_instance|h_counter[9]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_controller_instance|Add0~17 ),
	.combout(\vga_controller_instance|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Add0~18 .lut_mask = 16'h5A5A;
defparam \vga_controller_instance|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N28
cycloneive_lcell_comb \vga_controller_instance|Equal0~2 (
// Equation(s):
// \vga_controller_instance|Equal0~2_combout  = (\vga_controller_instance|Equal0~0_combout ) # ((\vga_controller_instance|Equal0~1_combout ) # ((!\vga_controller_instance|Add0~18_combout ) # (!\vga_controller_instance|Add0~16_combout )))

	.dataa(\vga_controller_instance|Equal0~0_combout ),
	.datab(\vga_controller_instance|Equal0~1_combout ),
	.datac(\vga_controller_instance|Add0~16_combout ),
	.datad(\vga_controller_instance|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal0~2 .lut_mask = 16'hEFFF;
defparam \vga_controller_instance|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N8
cycloneive_lcell_comb \vga_controller_instance|h_counter~2 (
// Equation(s):
// \vga_controller_instance|h_counter~2_combout  = (\vga_controller_instance|Add0~10_combout  & (\vga_controller_instance|Equal0~2_combout  & \Reset_h~q ))

	.dataa(gnd),
	.datab(\vga_controller_instance|Add0~10_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|h_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|h_counter~2 .lut_mask = 16'hC000;
defparam \vga_controller_instance|h_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y73_N4
dffeas \vga_controller_instance|h_counter[5] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[5] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[5] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X42_Y73_N11
dffeas \vga_controller_instance|h_counter[6] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[6] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[6] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X42_Y73_N4
dffeas \vga_controller_instance|h_counter[7] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[7] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[7] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X52_Y73_N18
dffeas \vga_controller_instance|h_counter[8] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[8] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[8] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X23_Y73_N11
dffeas \vga_controller_instance|h_counter[9] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\vga_controller_instance|h_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|h_counter[9] .is_wysiwyg = "true";
defparam \vga_controller_instance|h_counter[9] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N14
cycloneive_lcell_comb \vga_controller_instance|always1~0 (
// Equation(s):
// \vga_controller_instance|always1~0_combout  = ((!\vga_controller_instance|Add0~14_combout  & !\vga_controller_instance|Add0~16_combout )) # (!\vga_controller_instance|Add0~18_combout )

	.dataa(gnd),
	.datab(\vga_controller_instance|Add0~14_combout ),
	.datac(\vga_controller_instance|Add0~16_combout ),
	.datad(\vga_controller_instance|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~0 .lut_mask = 16'h03FF;
defparam \vga_controller_instance|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N6
cycloneive_lcell_comb \vga_controller_instance|Add1~0 (
// Equation(s):
// \vga_controller_instance|Add1~0_combout  = \vga_controller_instance|v_counter [0] $ (VCC)
// \vga_controller_instance|Add1~1  = CARRY(\vga_controller_instance|v_counter [0])

	.dataa(gnd),
	.datab(\vga_controller_instance|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_controller_instance|Add1~0_combout ),
	.cout(\vga_controller_instance|Add1~1 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_controller_instance|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N4
cycloneive_lcell_comb \vga_controller_instance|Equal1~0 (
// Equation(s):
// \vga_controller_instance|Equal1~0_combout  = (!\vga_controller_instance|Add1~2_combout  & (\vga_controller_instance|Add1~6_combout  & (\vga_controller_instance|Add1~0_combout  & \vga_controller_instance|Add1~4_combout )))

	.dataa(\vga_controller_instance|Add1~2_combout ),
	.datab(\vga_controller_instance|Add1~6_combout ),
	.datac(\vga_controller_instance|Add1~0_combout ),
	.datad(\vga_controller_instance|Add1~4_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal1~0 .lut_mask = 16'h4000;
defparam \vga_controller_instance|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N26
cycloneive_lcell_comb \vga_controller_instance|Equal1~1 (
// Equation(s):
// \vga_controller_instance|Equal1~1_combout  = (\vga_controller_instance|Equal1~0_combout  & (!\vga_controller_instance|Add1~10_combout  & (!\vga_controller_instance|Add1~8_combout  & !\vga_controller_instance|Add1~12_combout )))

	.dataa(\vga_controller_instance|Equal1~0_combout ),
	.datab(\vga_controller_instance|Add1~10_combout ),
	.datac(\vga_controller_instance|Add1~8_combout ),
	.datad(\vga_controller_instance|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal1~1 .lut_mask = 16'h0002;
defparam \vga_controller_instance|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N30
cycloneive_lcell_comb \vga_controller_instance|v_counter~3 (
// Equation(s):
// \vga_controller_instance|v_counter~3_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|v_counter [8]))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~16_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|Add1~16_combout ),
	.datac(\vga_controller_instance|v_counter [8]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~3 .lut_mask = 16'hE400;
defparam \vga_controller_instance|v_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N31
dffeas \vga_controller_instance|v_counter[8] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[8] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N20
cycloneive_lcell_comb \vga_controller_instance|Add1~14 (
// Equation(s):
// \vga_controller_instance|Add1~14_combout  = (\vga_controller_instance|v_counter [7] & (!\vga_controller_instance|Add1~13 )) # (!\vga_controller_instance|v_counter [7] & ((\vga_controller_instance|Add1~13 ) # (GND)))
// \vga_controller_instance|Add1~15  = CARRY((!\vga_controller_instance|Add1~13 ) # (!\vga_controller_instance|v_counter [7]))

	.dataa(\vga_controller_instance|v_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~13 ),
	.combout(\vga_controller_instance|Add1~14_combout ),
	.cout(\vga_controller_instance|Add1~15 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_controller_instance|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N22
cycloneive_lcell_comb \vga_controller_instance|Add1~16 (
// Equation(s):
// \vga_controller_instance|Add1~16_combout  = (\vga_controller_instance|v_counter [8] & (\vga_controller_instance|Add1~15  $ (GND))) # (!\vga_controller_instance|v_counter [8] & (!\vga_controller_instance|Add1~15  & VCC))
// \vga_controller_instance|Add1~17  = CARRY((\vga_controller_instance|v_counter [8] & !\vga_controller_instance|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_controller_instance|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~15 ),
	.combout(\vga_controller_instance|Add1~16_combout ),
	.cout(\vga_controller_instance|Add1~17 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_controller_instance|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N22
cycloneive_lcell_comb \vga_controller_instance|v_counter_in[9]~0 (
// Equation(s):
// \vga_controller_instance|v_counter_in[9]~0_combout  = (\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|v_counter [9])) # (!\vga_controller_instance|Equal0~2_combout  & (((\vga_controller_instance|Add1~18_combout  & 
// !\vga_controller_instance|Equal1~2_combout ))))

	.dataa(\vga_controller_instance|v_counter [9]),
	.datab(\vga_controller_instance|Add1~18_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\vga_controller_instance|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter_in[9]~0 .lut_mask = 16'hA0AC;
defparam \vga_controller_instance|v_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N18
cycloneive_lcell_comb \vga_controller_instance|v_counter~9 (
// Equation(s):
// \vga_controller_instance|v_counter~9_combout  = (\vga_controller_instance|v_counter_in[9]~0_combout  & \Reset_h~q )

	.dataa(gnd),
	.datab(\vga_controller_instance|v_counter_in[9]~0_combout ),
	.datac(gnd),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~9 .lut_mask = 16'hCC00;
defparam \vga_controller_instance|v_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N19
dffeas \vga_controller_instance|v_counter[9] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[9] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N24
cycloneive_lcell_comb \vga_controller_instance|Add1~18 (
// Equation(s):
// \vga_controller_instance|Add1~18_combout  = \vga_controller_instance|Add1~17  $ (\vga_controller_instance|v_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_controller_instance|v_counter [9]),
	.cin(\vga_controller_instance|Add1~17 ),
	.combout(\vga_controller_instance|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_controller_instance|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N28
cycloneive_lcell_comb \vga_controller_instance|Equal1~2 (
// Equation(s):
// \vga_controller_instance|Equal1~2_combout  = (\vga_controller_instance|Equal1~1_combout  & (!\vga_controller_instance|Add1~14_combout  & (!\vga_controller_instance|Add1~16_combout  & \vga_controller_instance|Add1~18_combout )))

	.dataa(\vga_controller_instance|Equal1~1_combout ),
	.datab(\vga_controller_instance|Add1~14_combout ),
	.datac(\vga_controller_instance|Add1~16_combout ),
	.datad(\vga_controller_instance|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|Equal1~2 .lut_mask = 16'h0200;
defparam \vga_controller_instance|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N8
cycloneive_lcell_comb \vga_controller_instance|v_counter_in[0]~2 (
// Equation(s):
// \vga_controller_instance|v_counter_in[0]~2_combout  = (\vga_controller_instance|Equal0~2_combout  & (((\vga_controller_instance|v_counter [0])))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~0_combout  & 
// ((!\vga_controller_instance|Equal1~2_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|Add1~0_combout ),
	.datac(\vga_controller_instance|v_counter [0]),
	.datad(\vga_controller_instance|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter_in[0]~2 .lut_mask = 16'hA0E4;
defparam \vga_controller_instance|v_counter_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N9
dffeas \vga_controller_instance|v_counter[0] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter_in[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_h~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[0] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N8
cycloneive_lcell_comb \vga_controller_instance|Add1~2 (
// Equation(s):
// \vga_controller_instance|Add1~2_combout  = (\vga_controller_instance|v_counter [1] & (!\vga_controller_instance|Add1~1 )) # (!\vga_controller_instance|v_counter [1] & ((\vga_controller_instance|Add1~1 ) # (GND)))
// \vga_controller_instance|Add1~3  = CARRY((!\vga_controller_instance|Add1~1 ) # (!\vga_controller_instance|v_counter [1]))

	.dataa(gnd),
	.datab(\vga_controller_instance|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~1 ),
	.combout(\vga_controller_instance|Add1~2_combout ),
	.cout(\vga_controller_instance|Add1~3 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_controller_instance|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N0
cycloneive_lcell_comb \vga_controller_instance|v_counter~8 (
// Equation(s):
// \vga_controller_instance|v_counter~8_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|v_counter [1])) # (!\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|Add1~2_combout )))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\Reset_h~q ),
	.datac(\vga_controller_instance|v_counter [1]),
	.datad(\vga_controller_instance|Add1~2_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~8 .lut_mask = 16'hC480;
defparam \vga_controller_instance|v_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N1
dffeas \vga_controller_instance|v_counter[1] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[1] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N10
cycloneive_lcell_comb \vga_controller_instance|Add1~4 (
// Equation(s):
// \vga_controller_instance|Add1~4_combout  = (\vga_controller_instance|v_counter [2] & (\vga_controller_instance|Add1~3  $ (GND))) # (!\vga_controller_instance|v_counter [2] & (!\vga_controller_instance|Add1~3  & VCC))
// \vga_controller_instance|Add1~5  = CARRY((\vga_controller_instance|v_counter [2] & !\vga_controller_instance|Add1~3 ))

	.dataa(\vga_controller_instance|v_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~3 ),
	.combout(\vga_controller_instance|Add1~4_combout ),
	.cout(\vga_controller_instance|Add1~5 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_controller_instance|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N10
cycloneive_lcell_comb \vga_controller_instance|v_counter~6 (
// Equation(s):
// \vga_controller_instance|v_counter~6_combout  = (\vga_controller_instance|Add1~4_combout  & (!\vga_controller_instance|Equal1~2_combout  & (!\vga_controller_instance|Equal0~2_combout  & \Reset_h~q )))

	.dataa(\vga_controller_instance|Add1~4_combout ),
	.datab(\vga_controller_instance|Equal1~2_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~6 .lut_mask = 16'h0200;
defparam \vga_controller_instance|v_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N30
cycloneive_lcell_comb \vga_controller_instance|v_counter~7 (
// Equation(s):
// \vga_controller_instance|v_counter~7_combout  = (\vga_controller_instance|v_counter~6_combout ) # ((\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|v_counter [2] & \Reset_h~q )))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|v_counter~6_combout ),
	.datac(\vga_controller_instance|v_counter [2]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~7 .lut_mask = 16'hECCC;
defparam \vga_controller_instance|v_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N31
dffeas \vga_controller_instance|v_counter[2] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[2] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N12
cycloneive_lcell_comb \vga_controller_instance|Add1~6 (
// Equation(s):
// \vga_controller_instance|Add1~6_combout  = (\vga_controller_instance|v_counter [3] & (!\vga_controller_instance|Add1~5 )) # (!\vga_controller_instance|v_counter [3] & ((\vga_controller_instance|Add1~5 ) # (GND)))
// \vga_controller_instance|Add1~7  = CARRY((!\vga_controller_instance|Add1~5 ) # (!\vga_controller_instance|v_counter [3]))

	.dataa(\vga_controller_instance|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~5 ),
	.combout(\vga_controller_instance|Add1~6_combout ),
	.cout(\vga_controller_instance|Add1~7 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_controller_instance|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N6
cycloneive_lcell_comb \vga_controller_instance|v_counter_in[3]~1 (
// Equation(s):
// \vga_controller_instance|v_counter_in[3]~1_combout  = (\vga_controller_instance|Equal0~2_combout  & (((\vga_controller_instance|v_counter [3])))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~6_combout  & 
// (!\vga_controller_instance|Equal1~2_combout )))

	.dataa(\vga_controller_instance|Add1~6_combout ),
	.datab(\vga_controller_instance|Equal1~2_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\vga_controller_instance|v_counter [3]),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter_in[3]~1 .lut_mask = 16'hF202;
defparam \vga_controller_instance|v_counter_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N20
cycloneive_lcell_comb \vga_controller_instance|v_counter~5 (
// Equation(s):
// \vga_controller_instance|v_counter~5_combout  = (\vga_controller_instance|v_counter_in[3]~1_combout  & \Reset_h~q )

	.dataa(\vga_controller_instance|v_counter_in[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~5 .lut_mask = 16'hAA00;
defparam \vga_controller_instance|v_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N21
dffeas \vga_controller_instance|v_counter[3] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[3] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N14
cycloneive_lcell_comb \vga_controller_instance|Add1~8 (
// Equation(s):
// \vga_controller_instance|Add1~8_combout  = (\vga_controller_instance|v_counter [4] & (\vga_controller_instance|Add1~7  $ (GND))) # (!\vga_controller_instance|v_counter [4] & (!\vga_controller_instance|Add1~7  & VCC))
// \vga_controller_instance|Add1~9  = CARRY((\vga_controller_instance|v_counter [4] & !\vga_controller_instance|Add1~7 ))

	.dataa(\vga_controller_instance|v_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~7 ),
	.combout(\vga_controller_instance|Add1~8_combout ),
	.cout(\vga_controller_instance|Add1~9 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_controller_instance|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N2
cycloneive_lcell_comb \vga_controller_instance|v_counter~4 (
// Equation(s):
// \vga_controller_instance|v_counter~4_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|v_counter [4]))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~8_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|Add1~8_combout ),
	.datac(\vga_controller_instance|v_counter [4]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~4 .lut_mask = 16'hE400;
defparam \vga_controller_instance|v_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N3
dffeas \vga_controller_instance|v_counter[4] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[4] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N16
cycloneive_lcell_comb \vga_controller_instance|Add1~10 (
// Equation(s):
// \vga_controller_instance|Add1~10_combout  = (\vga_controller_instance|v_counter [5] & (!\vga_controller_instance|Add1~9 )) # (!\vga_controller_instance|v_counter [5] & ((\vga_controller_instance|Add1~9 ) # (GND)))
// \vga_controller_instance|Add1~11  = CARRY((!\vga_controller_instance|Add1~9 ) # (!\vga_controller_instance|v_counter [5]))

	.dataa(\vga_controller_instance|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~9 ),
	.combout(\vga_controller_instance|Add1~10_combout ),
	.cout(\vga_controller_instance|Add1~11 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_controller_instance|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N26
cycloneive_lcell_comb \vga_controller_instance|v_counter~1 (
// Equation(s):
// \vga_controller_instance|v_counter~1_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|v_counter [5]))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~10_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|Add1~10_combout ),
	.datac(\vga_controller_instance|v_counter [5]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~1 .lut_mask = 16'hE400;
defparam \vga_controller_instance|v_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N27
dffeas \vga_controller_instance|v_counter[5] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[5] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N18
cycloneive_lcell_comb \vga_controller_instance|Add1~12 (
// Equation(s):
// \vga_controller_instance|Add1~12_combout  = (\vga_controller_instance|v_counter [6] & (\vga_controller_instance|Add1~11  $ (GND))) # (!\vga_controller_instance|v_counter [6] & (!\vga_controller_instance|Add1~11  & VCC))
// \vga_controller_instance|Add1~13  = CARRY((\vga_controller_instance|v_counter [6] & !\vga_controller_instance|Add1~11 ))

	.dataa(\vga_controller_instance|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_controller_instance|Add1~11 ),
	.combout(\vga_controller_instance|Add1~12_combout ),
	.cout(\vga_controller_instance|Add1~13 ));
// synopsys translate_off
defparam \vga_controller_instance|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_controller_instance|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N16
cycloneive_lcell_comb \vga_controller_instance|v_counter~0 (
// Equation(s):
// \vga_controller_instance|v_counter~0_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|v_counter [6]))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~12_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|Add1~12_combout ),
	.datac(\vga_controller_instance|v_counter [6]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~0 .lut_mask = 16'hE400;
defparam \vga_controller_instance|v_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N17
dffeas \vga_controller_instance|v_counter[6] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[6] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N12
cycloneive_lcell_comb \vga_controller_instance|v_counter~2 (
// Equation(s):
// \vga_controller_instance|v_counter~2_combout  = (\Reset_h~q  & ((\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|v_counter [7]))) # (!\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|Add1~14_combout ))))

	.dataa(\vga_controller_instance|Add1~14_combout ),
	.datab(\vga_controller_instance|Equal0~2_combout ),
	.datac(\vga_controller_instance|v_counter [7]),
	.datad(\Reset_h~q ),
	.cin(gnd),
	.combout(\vga_controller_instance|v_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|v_counter~2 .lut_mask = 16'hE200;
defparam \vga_controller_instance|v_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N13
dffeas \vga_controller_instance|v_counter[7] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|v_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|v_counter[7] .is_wysiwyg = "true";
defparam \vga_controller_instance|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N0
cycloneive_lcell_comb \vga_controller_instance|LessThan5~0 (
// Equation(s):
// \vga_controller_instance|LessThan5~0_combout  = (\vga_controller_instance|v_counter [7] & (\vga_controller_instance|v_counter [8] & \vga_controller_instance|v_counter [5]))

	.dataa(\vga_controller_instance|v_counter [7]),
	.datab(\vga_controller_instance|v_counter [8]),
	.datac(\vga_controller_instance|v_counter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_controller_instance|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|LessThan5~0 .lut_mask = 16'h8080;
defparam \vga_controller_instance|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N2
cycloneive_lcell_comb \vga_controller_instance|LessThan5~1 (
// Equation(s):
// \vga_controller_instance|LessThan5~1_combout  = (\vga_controller_instance|Add1~14_combout  & (\vga_controller_instance|Add1~10_combout  & (\vga_controller_instance|Add1~16_combout  & \vga_controller_instance|Add1~12_combout )))

	.dataa(\vga_controller_instance|Add1~14_combout ),
	.datab(\vga_controller_instance|Add1~10_combout ),
	.datac(\vga_controller_instance|Add1~16_combout ),
	.datad(\vga_controller_instance|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|LessThan5~1 .lut_mask = 16'h8000;
defparam \vga_controller_instance|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N4
cycloneive_lcell_comb \vga_controller_instance|LessThan5~2 (
// Equation(s):
// \vga_controller_instance|LessThan5~2_combout  = (\vga_controller_instance|Equal0~2_combout  & (\vga_controller_instance|LessThan5~0_combout  & (\vga_controller_instance|v_counter [6]))) # (!\vga_controller_instance|Equal0~2_combout  & 
// (((\vga_controller_instance|LessThan5~1_combout ))))

	.dataa(\vga_controller_instance|Equal0~2_combout ),
	.datab(\vga_controller_instance|LessThan5~0_combout ),
	.datac(\vga_controller_instance|v_counter [6]),
	.datad(\vga_controller_instance|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|LessThan5~2 .lut_mask = 16'hD580;
defparam \vga_controller_instance|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N30
cycloneive_lcell_comb \vga_controller_instance|always1~1 (
// Equation(s):
// \vga_controller_instance|always1~1_combout  = (!\vga_controller_instance|LessThan5~2_combout  & (!\vga_controller_instance|v_counter_in[9]~0_combout  & ((\vga_controller_instance|always1~0_combout ) # (!\vga_controller_instance|Equal0~2_combout ))))

	.dataa(\vga_controller_instance|always1~0_combout ),
	.datab(\vga_controller_instance|LessThan5~2_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\vga_controller_instance|v_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~1 .lut_mask = 16'h0023;
defparam \vga_controller_instance|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \vga_controller_instance|VGA_BLANK_N (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_h~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|VGA_BLANK_N .is_wysiwyg = "true";
defparam \vga_controller_instance|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N26
cycloneive_lcell_comb \vga_controller_instance|always1~3 (
// Equation(s):
// \vga_controller_instance|always1~3_combout  = (\vga_controller_instance|v_counter [4]) # (!\vga_controller_instance|v_counter [1])

	.dataa(gnd),
	.datab(\vga_controller_instance|v_counter [4]),
	.datac(gnd),
	.datad(\vga_controller_instance|v_counter [1]),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~3 .lut_mask = 16'hCCFF;
defparam \vga_controller_instance|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N16
cycloneive_lcell_comb \vga_controller_instance|always1~2 (
// Equation(s):
// \vga_controller_instance|always1~2_combout  = (\vga_controller_instance|Add1~8_combout ) # (((\vga_controller_instance|Add1~4_combout  & !\vga_controller_instance|Equal1~2_combout )) # (!\vga_controller_instance|Add1~2_combout ))

	.dataa(\vga_controller_instance|Add1~4_combout ),
	.datab(\vga_controller_instance|Equal1~2_combout ),
	.datac(\vga_controller_instance|Add1~8_combout ),
	.datad(\vga_controller_instance|Add1~2_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~2 .lut_mask = 16'hF2FF;
defparam \vga_controller_instance|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N28
cycloneive_lcell_comb \vga_controller_instance|always1~4 (
// Equation(s):
// \vga_controller_instance|always1~4_combout  = (\vga_controller_instance|Equal0~2_combout  & ((\vga_controller_instance|always1~3_combout ) # ((\vga_controller_instance|v_counter [2])))) # (!\vga_controller_instance|Equal0~2_combout  & 
// (((\vga_controller_instance|always1~2_combout ))))

	.dataa(\vga_controller_instance|always1~3_combout ),
	.datab(\vga_controller_instance|always1~2_combout ),
	.datac(\vga_controller_instance|Equal0~2_combout ),
	.datad(\vga_controller_instance|v_counter [2]),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~4 .lut_mask = 16'hFCAC;
defparam \vga_controller_instance|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N24
cycloneive_lcell_comb \vga_controller_instance|always1~5 (
// Equation(s):
// \vga_controller_instance|always1~5_combout  = ((\vga_controller_instance|always1~4_combout ) # ((\vga_controller_instance|v_counter_in[9]~0_combout ) # (!\vga_controller_instance|LessThan5~2_combout ))) # 
// (!\vga_controller_instance|v_counter_in[3]~1_combout )

	.dataa(\vga_controller_instance|v_counter_in[3]~1_combout ),
	.datab(\vga_controller_instance|always1~4_combout ),
	.datac(\vga_controller_instance|LessThan5~2_combout ),
	.datad(\vga_controller_instance|v_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~5 .lut_mask = 16'hFFDF;
defparam \vga_controller_instance|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \vga_controller_instance|VGA_VS (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|always1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_h~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|VGA_VS .is_wysiwyg = "true";
defparam \vga_controller_instance|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N0
cycloneive_lcell_comb \vga_controller_instance|always1~6 (
// Equation(s):
// \vga_controller_instance|always1~6_combout  = (\vga_controller_instance|Add0~14_combout  & (!\vga_controller_instance|Add0~16_combout  & \vga_controller_instance|Add0~18_combout ))

	.dataa(gnd),
	.datab(\vga_controller_instance|Add0~14_combout ),
	.datac(\vga_controller_instance|Add0~16_combout ),
	.datad(\vga_controller_instance|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~6 .lut_mask = 16'h0C00;
defparam \vga_controller_instance|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N10
cycloneive_lcell_comb \vga_controller_instance|always1~7 (
// Equation(s):
// \vga_controller_instance|always1~7_combout  = ((\vga_controller_instance|Add0~10_combout  & (\vga_controller_instance|Add0~8_combout  & \vga_controller_instance|Add0~12_combout )) # (!\vga_controller_instance|Add0~10_combout  & 
// (!\vga_controller_instance|Add0~8_combout  & !\vga_controller_instance|Add0~12_combout ))) # (!\vga_controller_instance|always1~6_combout )

	.dataa(\vga_controller_instance|Add0~10_combout ),
	.datab(\vga_controller_instance|Add0~8_combout ),
	.datac(\vga_controller_instance|Add0~12_combout ),
	.datad(\vga_controller_instance|always1~6_combout ),
	.cin(gnd),
	.combout(\vga_controller_instance|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_controller_instance|always1~7 .lut_mask = 16'h81FF;
defparam \vga_controller_instance|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \vga_controller_instance|VGA_HS (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_controller_instance|always1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_h~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_controller_instance|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_controller_instance|VGA_HS .is_wysiwyg = "true";
defparam \vga_controller_instance|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \OTG_INT~input (
	.i(OTG_INT),
	.ibar(gnd),
	.o(\OTG_INT~input_o ));
// synopsys translate_off
defparam \OTG_INT~input .bus_hold = "false";
defparam \OTG_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
