Assembler report for a2dv2
Mon Apr 17 00:45:45 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Apr 17 00:45:45 2017 ;
; Revision Name         ; a2dv2                                 ;
; Top-level Entity Name ; a2dv2                                 ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE115F29C7                         ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------+
; Assembler Encrypted IP Cores Summary             ;
+--------+--------------------------+--------------+
; Vendor ; IP Core Name             ; License Type ;
+--------+--------------------------+--------------+
; Altera ; CIC Compiler (6AF7 00BB) ; Unlicensed   ;
; Altera ; Signal Tap (6AF7 BCE1)   ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC)   ; Licensed     ;
+--------+--------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Apr 17 00:45:39 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2
Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning (115005): Unlicensed IP: "CIC Compiler(6AF7 00BB)"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv"
Info (115031): Writing out detailed assembly data for power analysis
Info: Quartus Prime Assembler was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 810 megabytes
    Info: Processing ended: Mon Apr 17 00:45:45 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


