Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 02:47:30 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file new_top_v2_control_sets_placed.rpt
| Design       : new_top_v2
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            9 |
| Yes          | No                    | No                     |              34 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             113 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | recv/data[7]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[3]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[6]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data_valid_reg_0        | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[1]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[2]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[4]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[5]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/data[0]_i_1_n_0         | reset_light_OBUF  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | trans/current_state[2]       | reset_light_OBUF  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | parse1/width[7]_i_1_n_0      |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | parse1/width[15]_i_1_n_0     |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | parse1/height[7]_i_1_n_0     |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | parse1/height[15]_i_1_n_0    |                   |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                              | reset_light_OBUF  |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | parse1/one_byte_ready        | MultiPortRAM/RSTC |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | parse1/sel                   | reset_light_OBUF  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | recv/clk_counter[31]_i_1_n_0 | reset_light_OBUF  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | recv/data_valid              | reset_light_OBUF  |               11 |             32 |         2.91 |
+----------------+------------------------------+-------------------+------------------+----------------+--------------+


