[2025-09-17 20:38:27] START suite=gap trace=605.mcf_s-1152B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3165991 heartbeat IPC: 3.159 cumulative IPC: 3.159 (Simulation time: 00 hr 00 min 25 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6303621 heartbeat IPC: 3.187 cumulative IPC: 3.173 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6303621 cumulative IPC: 3.173 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6303621 cumulative IPC: 3.173 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 31406693 heartbeat IPC: 0.3984 cumulative IPC: 0.3984 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 56560004 heartbeat IPC: 0.3976 cumulative IPC: 0.398 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 82171267 heartbeat IPC: 0.3905 cumulative IPC: 0.3954 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 107655654 heartbeat IPC: 0.3924 cumulative IPC: 0.3947 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 133629653 heartbeat IPC: 0.385 cumulative IPC: 0.3927 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 159111999 heartbeat IPC: 0.3924 cumulative IPC: 0.3926 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 185152134 heartbeat IPC: 0.384 cumulative IPC: 0.3914 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 211644720 heartbeat IPC: 0.3775 cumulative IPC: 0.3896 (Simulation time: 00 hr 11 min 35 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 238633577 heartbeat IPC: 0.3705 cumulative IPC: 0.3874 (Simulation time: 00 hr 13 min 56 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 259749168 cumulative IPC: 0.385 (Simulation time: 00 hr 16 min 20 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 259749168 cumulative IPC: 0.385 (Simulation time: 00 hr 16 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.385 instructions: 100000001 cycles: 259749168
CPU 0 Branch Prediction Accuracy: 86.85% MPKI: 32.9 Average ROB Occupancy at Mispredict: 12.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2086
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00219
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 274701
LQ_STALL: 183858
SQ_STALL: 185198


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.72807
REPLAY_LOAD: 38.14759
NON_REPLAY_LOAD: 11.593893

== Total ==
ADDR_TRANS: 22054
REPLAY_LOAD: 12665
NON_REPLAY_LOAD: 239982

== Counts ==
ADDR_TRANS: 228
REPLAY_LOAD: 332
NON_REPLAY_LOAD: 20699

cpu0->cpu0_STLB TOTAL        ACCESS:    2695027 HIT:    2661019 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2695027 HIT:    2661019 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 460.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8113577 HIT:    3372880 MISS:    4740697 MSHR_MERGE:     571952
cpu0->cpu0_L2C LOAD         ACCESS:    3846081 HIT:    1185078 MISS:    2661003 MSHR_MERGE:       6170
cpu0->cpu0_L2C RFO          ACCESS:     342704 HIT:     218454 MISS:     124250 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    3387260 HIT:    1478834 MISS:    1908426 MSHR_MERGE:     565781
cpu0->cpu0_L2C WRITE        ACCESS:     490257 HIT:     489628 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      47275 HIT:        886 MISS:      46389 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2202702 ISSUED:    2202696 USEFUL:     793510 USELESS:      60751
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 52.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1250194 HIT:    1250194 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1250194 HIT:    1250194 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   42137357 HIT:   34955449 MISS:    7181908 MSHR_MERGE:    1760371
cpu0->cpu0_L1D LOAD         ACCESS:   27889385 HIT:   23596297 MISS:    4293088 MSHR_MERGE:     446999
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3983637 HIT:    2102049 MISS:    1881588 MSHR_MERGE:     696119
cpu0->cpu0_L1D WRITE        ACCESS:   10196042 HIT:    9236093 MISS:     959949 MSHR_MERGE:     617245
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68293 HIT:      21010 MISS:      47283 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:    4028469 ISSUED:    3983637 USEFUL:    1152066 USELESS:      10235
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 44.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1069793 HIT:    1069793 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1069793 HIT:    1069793 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   36524471 HIT:   33138192 MISS:    3386279 MSHR_MERGE:     691252
cpu0->cpu0_DTLB LOAD         ACCESS:   36524471 HIT:   33138192 MISS:    3386279 MSHR_MERGE:     691252
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.77 cycles
cpu0->LLC TOTAL        ACCESS:    4458893 HIT:    2476015 MISS:    1982878 MSHR_MERGE:       1585
cpu0->LLC LOAD         ACCESS:    2654833 HIT:    2028382 MISS:     626451 MSHR_MERGE:         47
cpu0->LLC RFO          ACCESS:     124249 HIT:     122278 MISS:       1971 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1342645 HIT:      30384 MISS:    1312261 MSHR_MERGE:       1538
cpu0->LLC WRITE        ACCESS:     290777 HIT:     286908 MISS:       3869 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46389 HIT:       8063 MISS:      38326 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     414594
  ROW_BUFFER_MISS:    1562828
  AVG DBUS CONGESTED CYCLE: 3.184
Channel 0 WQ ROW_BUFFER_HIT:       2318
  ROW_BUFFER_MISS:      11877
  FULL:          0
Channel 0 REFRESHES ISSUED:      21646

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       248161       483437      1482019       400402
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           12           86          954        40197
  STLB miss resolved @ L2C                0           21           66          580          714
  STLB miss resolved @ LLC                0          625          445         5482         2502
  STLB miss resolved @ MEM                0           84          474         6524        33963

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7            0            0            0
  STLB miss resolved @ L2C                0            2            0            0            0
  STLB miss resolved @ LLC                0            2            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 20:54:48] END   suite=gap trace=605.mcf_s-1152B (rc=0)
