K. Svarstad , G. Nicolescu , A. Jerraya, A model for describing communication between aggregate objects in the specification and design of embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.77-85, March 2001, Munich, Germany
Sujan Pandey , Rolf Drechsler, Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Automated throughput-driven synthesis of bus-based communication architectures, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
Roman L. Lysecky , Frank Vahid , Tony D. Givargis, Techniques for reducing read latency of core bus wrappers, Proceedings of the conference on Design, automation and test in Europe, p.84-91, March 27-30, 2000, Paris, France
Emre Özer , Andy P. Nisbet , David Gregg , Owen Callanan, Estimating data bus size for custom processors in embedded systems, Design Automation for Embedded Systems, v.10 n.1, p.5-26, March     2005
Sujan Pandey , Manfred Glesner , Max Mühlhäuser, Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil
Faraydon Karim , Anh Nguyen , Sujit Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, v.22 n.5, p.36-45, September 2002
Youngchul Cho , Ganghee Lee , Sungjoo Yoo , Kiyoung Choi , Nacer-Eddine Zergainoh, Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20132, March 03-07, 2003
Ilya Issenin , Nikil Dutt, Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Nattawut Thepayasuwan , Alex Doboli, Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip, Proceedings of the conference on Design, automation and test in Europe, p.10108, February 16-20, 2004
Srinivasan Murali , Giovanni De Micheli, An Application-Specific Design Methodology for STbus Crossbar Generation, Proceedings of the conference on Design, Automation and Test in Europe, p.1176-1181, March 07-11, 2005
Sungchan Kim , Chaeseok Im , Soonhoi Ha, Schedule-aware performance estimation of communication architecture for efficient design space exploration, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
Sudeep Pasricha , Nikil Dutt , Elaheh Bozorgzadeh , Mohamed Ben-Romdhane, Floorplan-aware automated synthesis of bus-based communication architectures, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
Pete Sedcole , Peter Y. K. Cheung , George A. Constantinides , Wayne Luk, Run-time integration of reconfigurable video processing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.9, p.1003-1016, September 2007
Sudeep Pasricha , Nikil Dutt , Fadi J. Kurdahi, Dynamically reconfigurable on-chip communication architectures for multi use-case chip multiprocessor applications, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Sujan Pandey , Rolf Drechsler, Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Sujan Pandey , Manfred Glesner, Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
Ilhan Hatirnaz , Stephane Badel , Nuria Pazos , Yusuf Leblebici , Srinivasan Murali , David Atienza , Giovanni De-Micheli, Early wire characterization for predictable network-on-chip global interconnects, Proceedings of the 2007 international workshop on System level interconnect prediction, March 17-18, 2007, Austin, Texas, USA
Sudeep Pasricha , Young-Hwan Park , Fadi J. Kurdahi , Nikil Dutt, System-level power-performance trade-offs in bus matrix communication architecture synthesis, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
Srinivasan Murali , Paolo Meloni , Federico Angiolini , David Atienza , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Designing application-specific networks on chips with floorplan information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th annual Design Automation Conference, p.678-683, June 2001, Las Vegas, Nevada, USA
Lovleen Bhatia , Jayesh Gaur , Praveen Tiwari , Raj S. Mitra , Sunil H. Matange, Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast performance analysis of bus-based system-on-chip communication architectures, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.566-573, November 07-11, 1999, San Jose, California, USA
Youngchul Cho , Nacer-Eddine Zergainoh , Sungjoo Yoo , Ahmed Amine Jerraya , Kiyoung Choi, Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip, Design Automation for Embedded Systems, v.11 n.2-3, p.167-191, September 2007
Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana , Sujit Dey, Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips, Proceedings of the 37th Annual Design Automation Conference, p.513-518, June 05-09, 2000, Los Angeles, California, USA
Luca Benini, Application specific NoC design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Roman Lysecky , Frank Vahid , Tony Givargis , Rilesh Patel, Pre-Fetching for Improved Core Interfacing, Proceedings of the 12th international symposium on System synthesis, p.51, November 01-04, 1999
Antonio Pullini , Federico Angiolini , Paolo Meloni , David Atienza , Srinivasan Murali , Luigi Raffo , Giovanni De Micheli , Luca Benini, NoC Design and Implementation in 65nm Technology, Proceedings of the First International Symposium on Networks-on-Chip, p.273-282, May 07-09, 2007
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Constraint-driven bus matrix synthesis for MPSoC, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Ruibing Lu , Aiqun Cao , Cheng-Kok Koh, SAMBA-bus: A high performance bus architecture for system-on-chips, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.1, p.69-79, January 2007
Tim Kogel , Malte Doerper , Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Serge Goossens, A modular simulation framework for architectural exploration of on-chip interconnection networks, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
Abdelkrim Zitouni , Rached Tourki, Arbiter synthesis approach for SoC multi-processor systems, Computers and Electrical Engineering, v.34 n.1, p.63-77, January, 2008
Sudeep Pasricha , Young-Hwan Park , Fadi J. Kurdahi , Nikil Dutt, CAPPS: a framework for power-performance tradeoffs in bus-matrix-based on-chip communication architecture synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.209-221, February 2010
Nattawut Thepayasuwan , Alex Doboli, Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.5, p.525-538, May 2005
Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004
Sudeep Pasricha , Nikil Dutt, COSMECA: application specific co-synthesis of memory and communication architectures for MPSoC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Wolfgang Müller , Wolfgang Rosenstiel , Jürgen Ruf, References, SystemC: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
Bruno Bouyssounouse , Joseph Sifakis, Computing platforms, Embedded Systems Design: the ARTIST roadmap for research and development, Springer-Verlag, Berlin, Heidelberg, 2005
Alessandro Cilardo , Edoardo Fusella, Design automation for application-specific on-chip interconnects, Integration, the VLSI Journal, v.52 n.C, p.102-121, January 2016
Giovanni De Micheli , Luca Benini, On-Chip Communication Architectures: System on Chip Interconnect, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
