is the complement of the output of an AND gate. Any 
0 in the input yields a 1 output. 