This repository is for a CPU implementation with Verilog HDL by limitusus
The CPU is very small, which only "works".

