Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 19 00:54:32 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dino_top_control_sets_placed.rpt
| Design       : dino_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           15 |
| No           | No                    | Yes                    |             128 |           40 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             115 |           40 |
| Yes          | Yes                   | No                     |              32 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------+-----------------------------------+------------------+----------------+
|            Clock Signal           |                   Enable Signal                   |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/ps2_clk_s1        | rst_IBUF                          |                1 |              1 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/ps2_data_s1       | rst_IBUF                          |                1 |              1 |
|  clk_IBUF_BUFG                    | vga_inst/E[0]                                     | rst_IBUF                          |                1 |              4 |
|  clk_IBUF_BUFG                    | vga_inst/vsync_i_reg_0[0]                         | rst_IBUF                          |                1 |              4 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/bits_count        | rst_IBUF                          |                2 |              4 |
|  clk_IBUF_BUFG                    | game_inst/E[0]                                    | rst_IBUF                          |                1 |              4 |
|  clk_IBUF_BUFG                    | game_inst/min_ones_reg[3][0]                      | rst_IBUF                          |                1 |              4 |
|  clk_IBUF_BUFG                    | game_inst/FSM_onehot_state_reg[1]_0[0]            | rst_IBUF                          |                2 |              6 |
|  display_inst/clk_divider_reg[15] |                                                   | rst_IBUF                          |                3 |              7 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/rx_valid          | rst_IBUF                          |                2 |              8 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/rx_finish         | rst_IBUF                          |                2 |              8 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/E[0]                             | rst_IBUF                          |                2 |             10 |
|  pclk_BUFG                        |                                                   | vga_inst/pixel_cnt[9]_i_1_n_0     |                4 |             10 |
|  pclk_BUFG                        | vga_inst/line_cnt                                 | vga_inst/line_cnt[9]_i_1_n_0      |                5 |             10 |
|  clk_IBUF_BUFG                    | kbd_decoder/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                          |                3 |             11 |
|  pclk_BUFG                        | game_inst/cactus_x[1][12]_i_2_n_0                 | game_inst/cactus_x[1][12]_i_1_n_0 |                4 |             11 |
|  pclk_BUFG                        | game_inst/cactus_x[2][12]_i_2_n_0                 | game_inst/cactus_x[2][12]_i_1_n_0 |                4 |             11 |
|  pclk_BUFG                        | game_inst/cactus_x[0][12]_i_1_n_0                 | rst_IBUF                          |                5 |             13 |
|  pclk_BUFG                        |                                                   |                                   |                8 |             17 |
|  pclk_BUFG                        | game_inst/next_spawn_offset[8]_i_1_n_0            | rst_IBUF                          |                9 |             17 |
|  clk_IBUF_BUFG                    |                                                   |                                   |                7 |             18 |
|  pclk_BUFG                        | game_inst/dino_vel[9]_i_1_n_0                     | rst_IBUF                          |                7 |             20 |
|  pclk_BUFG                        |                                                   | rst_IBUF                          |               13 |             45 |
|  clk_IBUF_BUFG                    |                                                   | rst_IBUF                          |               25 |             77 |
+-----------------------------------+---------------------------------------------------+-----------------------------------+------------------+----------------+


