// Seed: 2672477825
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(posedge id_3 or id_3) id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_9 = (id_9) - id_1;
  integer id_10;
  assign id_9 = id_4 == id_7;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_5 = 1;
endmodule
