INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:47:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 buffer26/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer27/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.868ns (21.031%)  route 7.014ns (78.969%))
  Logic Levels:           25  (CARRY4=8 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1617, unset)         0.508     0.508    buffer26/clk
                         FDRE                                         r  buffer26/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer26/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer27/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer27/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer27_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/x_loadEn_INST_0_i_49/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/x_loadEn_INST_0_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/x_loadEn_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 r  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=70, unplaced)        0.679     3.254    control_merge0/tehb/control/transmitValue_reg_13[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.297 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, unplaced)        0.420     3.717    control_merge0/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.760 f  control_merge0/tehb/control/dataReg[31]_i_6__0/O
                         net (fo=104, unplaced)       0.323     4.083    control_merge0/tehb/control/transmitValue_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.126 f  control_merge0/tehb/control/outs[0]_i_2/O
                         net (fo=4, unplaced)         0.401     4.527    cmpi0/buffer11_outs[0]
                         LUT4 (Prop_lut4_I1_O)        0.049     4.576 r  cmpi0/fullReg_i_38/O
                         net (fo=1, unplaced)         0.000     4.576    cmpi0/fullReg_i_38_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     4.860 r  cmpi0/fullReg_reg_i_26/CO[3]
                         net (fo=1, unplaced)         0.007     4.867    cmpi0/fullReg_reg_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.917 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.917    cmpi0/fullReg_reg_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.967 r  cmpi0/fullReg_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     4.967    cmpi0/fullReg_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.017 f  cmpi0/fullReg_reg_i_5/CO[3]
                         net (fo=43, unplaced)        0.667     5.684    control_merge0/tehb/control/result[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     5.727 f  control_merge0/tehb/control/Head[1]_i_9/O
                         net (fo=1, unplaced)         0.244     5.971    buffer42/fifo/Head[1]_i_2__1_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.014 f  buffer42/fifo/Head[1]_i_5/O
                         net (fo=3, unplaced)         0.240     6.254    buffer61/fifo/cond_br43_trueOut_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     6.297 f  buffer61/fifo/Head[1]_i_2__1/O
                         net (fo=12, unplaced)        0.292     6.589    buffer61/fifo/buffer97_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     6.632 r  buffer61/fifo/i___2_i_10/O
                         net (fo=6, unplaced)         0.409     7.041    buffer64/fifo/anyBlockStop_1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.084 r  buffer64/fifo/transmitValue_i_4__13/O
                         net (fo=6, unplaced)         0.276     7.360    buffer5/anyBlockStop
                         LUT6 (Prop_lut6_I5_O)        0.043     7.403 f  buffer5/fullReg_i_2__8/O
                         net (fo=2, unplaced)         0.255     7.658    buffer20/branch_ready__2
                         LUT3 (Prop_lut3_I2_O)        0.043     7.701 f  buffer20/transmitValue_i_2__49/O
                         net (fo=5, unplaced)         0.272     7.973    fork15/control/generateBlocks[5].regblock/buffer61_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     8.016 r  fork15/control/generateBlocks[5].regblock/fullReg_i_14/O
                         net (fo=1, unplaced)         0.244     8.260    fork15/control/generateBlocks[4].regblock/fullReg_i_2__0
                         LUT6 (Prop_lut6_I1_O)        0.043     8.303 r  fork15/control/generateBlocks[4].regblock/fullReg_i_7/O
                         net (fo=1, unplaced)         0.377     8.680    fork15/control/generateBlocks[7].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     8.723 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__0/O
                         net (fo=23, unplaced)        0.307     9.030    fork12/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     9.073 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.390    buffer27/E[0]
                         FDRE                                         r  buffer27/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=1617, unset)         0.483    14.683    buffer27/clk
                         FDRE                                         r  buffer27/dataReg_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer27/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.065    




