<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3879' ll='3883' type='llvm::SDValue llvm::TargetLowering::getSqrtEstimate(llvm::SDValue Operand, llvm::SelectionDAG &amp; DAG, int Enabled, int &amp; RefinementSteps, bool &amp; UseOneConstNR, bool Reciprocal) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3861'>/// Hooks for building estimates in place of slower divisions and square
  /// roots.

  /// Return either a square root or its reciprocal estimate value for the input
  /// operand.
  /// \p Enabled is a ReciprocalEstimate enum with value either &apos;Unspecified&apos; or
  /// &apos;Enabled&apos; as set by a potential default override attribute.
  /// If \p RefinementSteps is &apos;Unspecified&apos;, the number of Newton-Raphson
  /// refinement iterations required to generate a sufficient (though not
  /// necessarily IEEE-754 compliant) estimate is returned in that parameter.
  /// The boolean UseOneConstNR output is used to select a Newton-Raphson
  /// algorithm implementation that uses either one or two constants.
  /// The boolean Reciprocal is used to select whether the estimate is for the
  /// square root of the input operand or the reciprocal of its square root.
  /// A target may choose to implement its own refinement within this function.
  /// If that&apos;s true, then return &apos;0&apos; as the number of RefinementSteps to avoid
  /// any further refinement of the estimate.
  /// An empty SDValue return means no estimate sequence can be created.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20233' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21buildSqrtEstimateImplEN4llvm7SDValueENS1_11SDNodeFlagsEb'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5534' c='_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4421' c='_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1200' c='_ZNK4llvm19NVPTXTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11376' c='_ZNK4llvm17PPCTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19584' c='_ZNK4llvm17X86TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb'/>
