// Seed: 572972876
module automatic module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = {id_3{id_3}};
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wand id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_7 = id_9;
  wire id_12, id_13, id_14;
  module_0(
      id_8, id_10
  );
  assign {1, 1, 1} = 1'b0;
  wire id_15, id_16, id_17 = id_16, id_18;
endmodule
