;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 190
	SUB @-7, 7
	SUB @-27, 0
	SUB -7, <-120
	CMP @-127, 100
	SUB -207, <-120
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	SUB @121, 103
	SUB @121, 103
	SUB #0, -33
	CMP @-127, 100
	SUB #0, -33
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	CMP -207, <-120
	DJN 300, 90
	DJN 300, 90
	SPL 0, <-7
	SUB 12, @19
	CMP -7, <-120
	SLT 20, @12
	SLT 12, @10
	CMP 207, <120
	SUB @-27, 0
	JMP @72, #200
	SUB #72, @200
	DJN 300, 90
	SUB @-27, 0
	CMP #72, @201
	ADD #270, <1
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SUB -207, <-120
	MOV -7, <-20
	ADD #270, <0
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	SLT 12, @10
	SUB #0, -33
	CMP -207, <-120
