;redcode
;assert 1
	CMP 430, 9
	SPL 0, <402
	CMP -207, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -811, <-728
	SPL -700
	SUB 0, @2
	CMP 1, <-1
	SPL 0, <406
	CMP 1, <-1
	JMP @300, 90
	ADD 430, 9
	SLT 30, 9
	SPL 0, <402
	MOV -811, <-728
	SPL 0, <402
	JMN 0, <402
	ADD 270, 0
	MOV 721, @0
	MOV 930, 9
	JMN 0, <402
	SUB 1, <-1
	ADD 430, 9
	ADD 430, 9
	MOV 721, @0
	DJN 0, <402
	SLT 430, 9
	ADD 430, 9
	SUB -811, <-728
	ADD #270, 1
	ADD 30, 9
	MOV -811, <-728
	JMZ 430, 9
	ADD #270, 1
	CMP @121, 106
	SUB @743, 0
	MOV -7, <-60
	MOV -1, <-20
	SUB 0, @18
	DJN 0, <402
	SPL 0, <402
	MOV -7, <-20
	SLT 30, 9
	JMZ <-121, #106
	ADD 3, 20
	CMP 430, 9
	CMP 430, 9
	ADD @220, -5
