Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 05:54:30 2023
| Host         : HHR running 64-bit major release  (build 9200)
| Command      : report_methodology -file miniRV_SoC_methodology_drc_routed.rpt -pb miniRV_SoC_methodology_drc_routed.pb -rpx miniRV_SoC_methodology_drc_routed.rpx
| Design       : miniRV_SoC
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 171
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 2          |
| TIMING-18 | Warning  | Missing input or output delay  | 62         |
| TIMING-20 | Warning  | Non-clocked latch              | 106        |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Core_cpu/ID_WB/RF_rD1_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Core_cpu/ID_WB/RF_rD1_reg[25]/CLR, Core_cpu/ID_WB/RF_rD1_reg[26]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[27]/CLR, Core_cpu/ID_WB/RF_rD1_reg[28]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[29]/CLR, Core_cpu/ID_WB/RF_rD1_reg[2]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[30]/CLR, Core_cpu/ID_WB/RF_rD1_reg[31]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[3]/CLR, Core_cpu/ID_WB/RF_rD1_reg[4]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[5]/CLR, Core_cpu/ID_WB/RF_rD1_reg[6]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[7]/CLR, Core_cpu/ID_WB/RF_rD1_reg[8]/CLR,
Core_cpu/ID_WB/RF_rD1_reg[9]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Core_cpu/ID_WB/RF_rD2_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Core_cpu/ID_WB/RF_rD2_reg[25]/CLR, Core_cpu/ID_WB/RF_rD2_reg[26]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[27]/CLR, Core_cpu/ID_WB/RF_rD2_reg[28]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[29]/CLR, Core_cpu/ID_WB/RF_rD2_reg[2]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[30]/CLR, Core_cpu/ID_WB/RF_rD2_reg[31]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[3]/CLR, Core_cpu/ID_WB/RF_rD2_reg[4]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[5]/CLR, Core_cpu/ID_WB/RF_rD2_reg[6]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[7]/CLR, Core_cpu/ID_WB/RF_rD2_reg[8]/CLR,
Core_cpu/ID_WB/RF_rD2_reg[9]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Switch[0] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Switch[10] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Switch[11] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Switch[12] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Switch[13] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Switch[14] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Switch[15] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Switch[16] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Switch[17] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Switch[18] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Switch[19] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Switch[1] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Switch[20] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Switch[21] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Switch[22] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Switch[23] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Switch[2] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Switch[3] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on Switch[4] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on Switch[5] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on Switch[6] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on Switch[7] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on Switch[8] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on Switch[9] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on fpga_rst relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on DN_A relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on DN_D relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on DN_E relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on DN_F relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on DN_G relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dig_en[0] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dig_en[1] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dig_en[2] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dig_en[3] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dig_en[4] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dig_en[5] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dig_en[6] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dig_en[7] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[16] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[17] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[18] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[19] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[20] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[21] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[22] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[23] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) fpga_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_alu_op_reg[0] cannot be properly analyzed as its control pin Core_cpu/CU/CU_alu_op_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_alu_op_reg[1] cannot be properly analyzed as its control pin Core_cpu/CU/CU_alu_op_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_alu_op_reg[2] cannot be properly analyzed as its control pin Core_cpu/CU/CU_alu_op_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_alu_op_reg[3] cannot be properly analyzed as its control pin Core_cpu/CU/CU_alu_op_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_alub_sel_reg cannot be properly analyzed as its control pin Core_cpu/CU/CU_alub_sel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_rf_wsel_reg[0] cannot be properly analyzed as its control pin Core_cpu/CU/CU_rf_wsel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_rf_wsel_reg[1] cannot be properly analyzed as its control pin Core_cpu/CU/CU_rf_wsel_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_sext_op_reg[0] cannot be properly analyzed as its control pin Core_cpu/CU/CU_sext_op_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_sext_op_reg[1] cannot be properly analyzed as its control pin Core_cpu/CU/CU_sext_op_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Core_cpu/CU/CU_sext_op_reg[2] cannot be properly analyzed as its control pin Core_cpu/CU/CU_sext_op_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[0] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[10] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[11] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[12] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[13] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[14] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[15] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[16] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[17] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[18] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[19] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[1] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[20] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[21] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[22] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[23] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[24] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[25] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[26] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[27] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[28] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[29] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[2] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[30] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[31] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[3] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[4] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[5] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[6] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[7] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[8] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch Core_cpu/EX/ALU_C_reg[9] cannot be properly analyzed as its control pin Core_cpu/EX/ALU_C_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[0] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[10] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[11] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[12] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[13] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[14] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[15] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[16] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[17] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[18] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[19] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[1] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[20] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[21] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[22] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[23] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[24] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[25] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[26] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[27] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[28] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[29] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[2] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[30] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[31] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[3] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[4] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[5] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[6] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[7] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[8] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD1_reg[9] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD1_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[0] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[10] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[11] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[12] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[13] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[14] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[15] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[16] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[17] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[18] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[19] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[1] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[20] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[21] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[22] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[23] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[24] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[25] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[26] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[27] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[28] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[29] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[2] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[30] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[31] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[3] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[4] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[5] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[6] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[7] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[8] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch Core_cpu/ID_WB/RF_rD2_reg[9] cannot be properly analyzed as its control pin Core_cpu/ID_WB/RF_rD2_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 106 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


