# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.18-238.1.1.el5
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# ** Warning: (vsim-3010) [dataset open dump.wlf
# dump.wlf opened as dataset "dump1"
dataset open dump.wlf
# dump.wlf opened as dataset "dump2"
c_hier_pbench/DUT
# Loading __work.clkrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'clkrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/c0
# Loading __work.proc
# Loading __work.fetch
# ** Warning: (vsim-3009) [TSCALE] - Module 'fetch' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0
# Loading __work.stallmem
# Loading __work.add2
# ** Warning: (vsim-3009) [TSCALE] - Module 'add2' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer
# Loading __work.adder16
# ** Warning: (vsim-3009) [TSCALE] - Module 'adder16' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer/a16
# Loading __work.fourbitlookahead
# ** Warning: (vsim-3009) [TSCALE] - Module 'fourbitlookahead' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer/a16/f1
# Loading __work.onebitlookahead
# ** Warning: (vsim-3009) [TSCALE] - Module 'onebitlookahead' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer/a16/f1/o1
# Loading __work.adder4
# ** Warning: (vsim-3009) [TSCALE] - Module 'adder4' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer/a16/a1
# Loading __work.adder1
# ** Warning: (vsim-3009) [TSCALE] - Module 'adder1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/pcIncrementer/a16/a1/a1
# Loading __work.reg16
# Loading __work.onebitreg
# ** Warning: (vsim-3009) [TSCALE] - Module 'onebitreg' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/r16/r0
# Loading __work.dff
# ** Warning: (vsim-3009) [TSCALE] - Module 'dff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/fetch0/r16/r0/data
# Loading __work.control
# ** Warning: (vsim-3009) [TSCALE] - Module 'control' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/control0
# Loading __work.mux16b2_1
# ** Warning: (vsim-3009) [TSCALE] - Module 'mux16b2_1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/instrNopMux
# Loading __work.mux4b2_1
# ** Warning: (vsim-3009) [TSCALE] - Module 'mux4b2_1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/instrNopMux/mux0
# Loading __work.mux2_1
# ** Warning: (vsim-3009) [TSCALE] - Module 'mux2_1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/instrNopMux/mux0/mux0
# Loading __work.not1
# ** Warning: (vsim-3009) [TSCALE] - Module 'not1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/instrNopMux/mux0/mux0/not_s
# Loading __work.nand2
# ** Warning: (vsim-3009) [TSCALE] - Module 'nand2' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/instrNopMux/mux0/mux0/nand_1
# Loading __work.fetch2decode
# ** Warning: (vsim-3009) [TSCALE] - Module 'fetch2decode' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/f2d
# Loading __work.control_ff
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_ff' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/control_ff0
# Loading __work.decode
# ** Warning: (vsim-3009) [TSCALE] - Module 'decode' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.branchlogic
# ** Warning: (vsim-3009) [TSCALE] - Module 'branchlogic' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0/branchlogic0
# Loading __work.cla16b
# ** Warning: (vsim-3009) [TSCALE] - Module 'cla16b' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0/addjumpaddress
# Loading __work.cla4b
# ** Warning: (vsim-3009) [TSCALE] - Module 'cla4b' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0/addjumpaddress/add0
# Loading __work.fulladder1
# ** Warning: (vsim-3009) [TSCALE] - Module 'fulladder1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0/addjumpaddress/add0/add0
# Loading __work.xor2
# Loading __work.pc_plus2_plusimm
# ** Warning: (vsim-3009) [TSCALE] - Module 'pc_plus2_plusimm' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/decode0/calcbranchaddr
# Loading __work.decode2execute
# ** Warning: (vsim-3009) [TSCALE] - Module 'decode2execute' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/d2e
# Loading __work.control_ff2
# ** Warning: (vsim-3009) [TSCALE] - Module 'control_ff2' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/control_ff1
# Loading __work.forwarder
# ** Warning: (vsim-3009) [TSCALE] - Module 'forwarder' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/forwarder0
# Loading __work.hazarddetector
# ** Warning: (vsim-3009) [TSCALE] - Module 'hazarddetector' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/hazarddetector0
# Loading __work.execute
# ** Warning: (vsim-3009) [TSCALE] - Module 'execute' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0
# Loading __work.alu
# ** Warning: (vsim-3009) [TSCALE] - Module 'alu' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0/alu0
# Loading __work.sub16b
# Loading __work.slbi
# Loading __work.btr16b
# ** Warning: (vsim-3009) [TSCALE] - Module 'btr16b' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0/alu0/btr
# Loading __work.shifter
# Loading __work.mux16b4_1
# ** Warning: (vsim-3009) [TSCALE] - Module 'mux16b4_1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0/alu0/shift1/muxa
# Loading __work.quadmux4_1
# Loading __work.mux4_1
# ** Warning: (vsim-3009) [TSCALE] - Module 'mux4_1' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0/alu0/shift1/muxa/mux0/mux0
# Loading __work.cond_set
# ** Warning: (vsim-3009) [TSCALE] - Module 'cond_set' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/execute0/cond_set0
# Loading __work.execute2memory
# ** Warning: (vsim-3009) [TSCALE] - Module 'execute2memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/e2m0
# Loading __work.memory
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/memory0
# Loading __work.memory2writeback
# ** Warning: (vsim-3009) [TSCALE] - Module 'memory2writeback' does not have a `timescale directive in effect, but previous modules do.
#         Region: /proc_hier_pbench/DUT/p0/m2wb
# Loading __work.writeback
# ** Warning: (vsim-3017) proc.v(174): [TFMPC] - Too few port connections. Expected 11, found 10.
#         Region: /proc_hier_pbench/DUT/p0/hazarddetector0
# ** Warning: (vsim-3722) proc.v(174): [TFMPC] - Missing connection for port 'IsNOP'.
run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : clkrst.v(41)
#    Time: 1 sec  Iteration: 0  Instance: /proc_hier_pbench/DUT/c0
