
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054a0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  080056a0  080056a0  000156a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ac8  08005ac8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005ac8  08005ac8  00015ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ad0  08005ad0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad0  08005ad0  00015ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ad4  08005ad4  00015ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000101d0  20000070  08005b48  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010240  08005b48  00020240  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e030  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ee7  00000000  00000000  0002e0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000870  00000000  00000000  0002ffb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007a8  00000000  00000000  00030828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274ad  00000000  00000000  00030fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c054  00000000  00000000  0005847d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1a64  00000000  00000000  000644d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00155f35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002920  00000000  00000000  00155f88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08005688 	.word	0x08005688

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08005688 	.word	0x08005688

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000604:	f043 0302 	orr.w	r3, r3, #2
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b1a      	ldr	r3, [pc, #104]	; (8000674 <MX_GPIO_Init+0x8c>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0302 	and.w	r3, r3, #2
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a16      	ldr	r2, [pc, #88]	; (8000674 <MX_GPIO_Init+0x8c>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b14      	ldr	r3, [pc, #80]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a10      	ldr	r2, [pc, #64]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <MX_GPIO_Init+0x8c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2101      	movs	r1, #1
 800064a:	480b      	ldr	r0, [pc, #44]	; (8000678 <MX_GPIO_Init+0x90>)
 800064c:	f001 f9f2 	bl	8001a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000650:	2301      	movs	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	2301      	movs	r3, #1
 8000656:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000660:	f107 030c 	add.w	r3, r7, #12
 8000664:	4619      	mov	r1, r3
 8000666:	4804      	ldr	r0, [pc, #16]	; (8000678 <MX_GPIO_Init+0x90>)
 8000668:	f001 f838 	bl	80016dc <HAL_GPIO_Init>

}
 800066c:	bf00      	nop
 800066e:	3720      	adds	r7, #32
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40023800 	.word	0x40023800
 8000678:	40020400 	.word	0x40020400

0800067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800067c:	b5b0      	push	{r4, r5, r7, lr}
 800067e:	b0ae      	sub	sp, #184	; 0xb8
 8000680:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000682:	f000 fe2a 	bl	80012da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000686:	f000 f94b 	bl	8000920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068a:	f7ff ffad 	bl	80005e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800068e:	f000 fc7d 	bl	8000f8c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8000692:	2201      	movs	r2, #1
 8000694:	498c      	ldr	r1, [pc, #560]	; (80008c8 <main+0x24c>)
 8000696:	488d      	ldr	r0, [pc, #564]	; (80008cc <main+0x250>)
 8000698:	f002 fbca 	bl	8002e30 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 800069c:	f000 fd26 	bl	80010ec <has_message_from_UART>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0fa      	beq.n	800069c <main+0x20>
	  {
		  uint8_t message[128];
		  read_UART((char*)message);
 80006a6:	463b      	mov	r3, r7
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 fd79 	bl	80011a0 <read_UART>

		  if(!strncmp((char*) message, "MR ", 3))
 80006ae:	463b      	mov	r3, r7
 80006b0:	2203      	movs	r2, #3
 80006b2:	4987      	ldr	r1, [pc, #540]	; (80008d0 <main+0x254>)
 80006b4:	4618      	mov	r0, r3
 80006b6:	f003 ff1f 	bl	80044f8 <strncmp>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d170      	bne.n	80007a2 <main+0x126>
		  {
			  unsigned int addr, length;

			  if(sscanf((char*) message, "%*s %x %x", &addr, &length) == 2)
 80006c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006c4:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80006c8:	4638      	mov	r0, r7
 80006ca:	4982      	ldr	r1, [pc, #520]	; (80008d4 <main+0x258>)
 80006cc:	f003 fee6 	bl	800449c <siscanf>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b02      	cmp	r3, #2
 80006d4:	d161      	bne.n	800079a <main+0x11e>
			  {
 80006d6:	466b      	mov	r3, sp
 80006d8:	461d      	mov	r5, r3
				  unsigned char data[length];
 80006da:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 80006de:	4623      	mov	r3, r4
 80006e0:	3b01      	subs	r3, #1
 80006e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80006e6:	4620      	mov	r0, r4
 80006e8:	f04f 0100 	mov.w	r1, #0
 80006ec:	f04f 0200 	mov.w	r2, #0
 80006f0:	f04f 0300 	mov.w	r3, #0
 80006f4:	00cb      	lsls	r3, r1, #3
 80006f6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80006fa:	00c2      	lsls	r2, r0, #3
 80006fc:	4620      	mov	r0, r4
 80006fe:	f04f 0100 	mov.w	r1, #0
 8000702:	f04f 0200 	mov.w	r2, #0
 8000706:	f04f 0300 	mov.w	r3, #0
 800070a:	00cb      	lsls	r3, r1, #3
 800070c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000710:	00c2      	lsls	r2, r0, #3
 8000712:	1de3      	adds	r3, r4, #7
 8000714:	08db      	lsrs	r3, r3, #3
 8000716:	00db      	lsls	r3, r3, #3
 8000718:	ebad 0d03 	sub.w	sp, sp, r3
 800071c:	ab02      	add	r3, sp, #8
 800071e:	3300      	adds	r3, #0
 8000720:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

				  if(memory_read(addr, length, data))
 8000724:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000728:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800072c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000730:	4618      	mov	r0, r3
 8000732:	f000 f965 	bl	8000a00 <memory_read>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d029      	beq.n	8000790 <main+0x114>
				  {
					  sprintf((char*) message, "Memory read: ");
 800073c:	463b      	mov	r3, r7
 800073e:	4966      	ldr	r1, [pc, #408]	; (80008d8 <main+0x25c>)
 8000740:	4618      	mov	r0, r3
 8000742:	f003 fe8b 	bl	800445c <siprintf>

					  for(int i = 0; i < length; i++)
 8000746:	2300      	movs	r3, #0
 8000748:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800074c:	e015      	b.n	800077a <main+0xfe>
					  {
						  sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 800074e:	463b      	mov	r3, r7
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fd75 	bl	8000240 <strlen>
 8000756:	4602      	mov	r2, r0
 8000758:	463b      	mov	r3, r7
 800075a:	1898      	adds	r0, r3, r2
 800075c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000760:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000764:	4413      	add	r3, r2
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	495c      	ldr	r1, [pc, #368]	; (80008dc <main+0x260>)
 800076c:	f003 fe76 	bl	800445c <siprintf>
					  for(int i = 0; i < length; i++)
 8000770:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000774:	3301      	adds	r3, #1
 8000776:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800077a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800077e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000782:	429a      	cmp	r2, r3
 8000784:	d3e3      	bcc.n	800074e <main+0xd2>
					  }

					  send_UART((char*) message);
 8000786:	463b      	mov	r3, r7
 8000788:	4618      	mov	r0, r3
 800078a:	f000 fcdf 	bl	800114c <send_UART>
 800078e:	e002      	b.n	8000796 <main+0x11a>
				  }
				  else
					  send_UART("Invalid Memory Read instruction argument values.\r");
 8000790:	4853      	ldr	r0, [pc, #332]	; (80008e0 <main+0x264>)
 8000792:	f000 fcdb 	bl	800114c <send_UART>
 8000796:	46ad      	mov	sp, r5
 8000798:	e08c      	b.n	80008b4 <main+0x238>
			  }
			  else
				  send_UART("Invalid Memory Read instruction syntax.");
 800079a:	4852      	ldr	r0, [pc, #328]	; (80008e4 <main+0x268>)
 800079c:	f000 fcd6 	bl	800114c <send_UART>
 80007a0:	e088      	b.n	80008b4 <main+0x238>
		  }
		  else if(!strncmp((char*) message, "MW ", 3))
 80007a2:	463b      	mov	r3, r7
 80007a4:	2203      	movs	r2, #3
 80007a6:	4950      	ldr	r1, [pc, #320]	; (80008e8 <main+0x26c>)
 80007a8:	4618      	mov	r0, r3
 80007aa:	f003 fea5 	bl	80044f8 <strncmp>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d126      	bne.n	8000802 <main+0x186>
		  {
			  unsigned int addr, length, data;

			  if(sscanf((char*) message, "%*s %x %x %x", &addr, &length, &data) == 3)
 80007b4:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80007b8:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80007bc:	4638      	mov	r0, r7
 80007be:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	460b      	mov	r3, r1
 80007c6:	4949      	ldr	r1, [pc, #292]	; (80008ec <main+0x270>)
 80007c8:	f003 fe68 	bl	800449c <siscanf>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	d113      	bne.n	80007fa <main+0x17e>
			  {
				  if(memory_write(addr, length, data))
 80007d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80007d6:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 80007da:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f938 	bl	8000a54 <memory_write>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d003      	beq.n	80007f2 <main+0x176>
					  send_UART("Memory written with success.");
 80007ea:	4841      	ldr	r0, [pc, #260]	; (80008f0 <main+0x274>)
 80007ec:	f000 fcae 	bl	800114c <send_UART>
 80007f0:	e060      	b.n	80008b4 <main+0x238>
				  else
					  send_UART("Invalid Memory Write instruction argument values.");
 80007f2:	4840      	ldr	r0, [pc, #256]	; (80008f4 <main+0x278>)
 80007f4:	f000 fcaa 	bl	800114c <send_UART>
 80007f8:	e05c      	b.n	80008b4 <main+0x238>
			  }
			  else
				  send_UART("Invalid Memory Write instruction syntax.");
 80007fa:	483f      	ldr	r0, [pc, #252]	; (80008f8 <main+0x27c>)
 80007fc:	f000 fca6 	bl	800114c <send_UART>
 8000800:	e058      	b.n	80008b4 <main+0x238>
		  }
		  else if(!strncmp((char*) message, "MI ", 3))
 8000802:	463b      	mov	r3, r7
 8000804:	2203      	movs	r2, #3
 8000806:	493d      	ldr	r1, [pc, #244]	; (80008fc <main+0x280>)
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fe75 	bl	80044f8 <strncmp>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d121      	bne.n	8000858 <main+0x1dc>
		  {
			  unsigned int port_addr, pin_setting;

			  if(sscanf((char*) message, "%*s %x %x", &port_addr, &pin_setting) == 2)
 8000814:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000818:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800081c:	4638      	mov	r0, r7
 800081e:	492d      	ldr	r1, [pc, #180]	; (80008d4 <main+0x258>)
 8000820:	f003 fe3c 	bl	800449c <siscanf>
 8000824:	4603      	mov	r3, r0
 8000826:	2b02      	cmp	r3, #2
 8000828:	d112      	bne.n	8000850 <main+0x1d4>
			  {
				  if(make_pin_input(port_addr, pin_setting))
 800082a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800082e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000832:	4611      	mov	r1, r2
 8000834:	4618      	mov	r0, r3
 8000836:	f000 f935 	bl	8000aa4 <make_pin_input>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d003      	beq.n	8000848 <main+0x1cc>
					  send_UART("Pin(s) set as input with success.");
 8000840:	482f      	ldr	r0, [pc, #188]	; (8000900 <main+0x284>)
 8000842:	f000 fc83 	bl	800114c <send_UART>
 8000846:	e035      	b.n	80008b4 <main+0x238>
				  else
					  send_UART("Invalid Make Pin Input instruction argument values.");
 8000848:	482e      	ldr	r0, [pc, #184]	; (8000904 <main+0x288>)
 800084a:	f000 fc7f 	bl	800114c <send_UART>
 800084e:	e031      	b.n	80008b4 <main+0x238>
			  }
			  else
				  send_UART("Invalid Make Pin Input instruction syntax.");
 8000850:	482d      	ldr	r0, [pc, #180]	; (8000908 <main+0x28c>)
 8000852:	f000 fc7b 	bl	800114c <send_UART>
 8000856:	e02d      	b.n	80008b4 <main+0x238>
		  }
		  else if(!strncmp((char*) message, "MO ", 3))
 8000858:	463b      	mov	r3, r7
 800085a:	2203      	movs	r2, #3
 800085c:	492b      	ldr	r1, [pc, #172]	; (800090c <main+0x290>)
 800085e:	4618      	mov	r0, r3
 8000860:	f003 fe4a 	bl	80044f8 <strncmp>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d121      	bne.n	80008ae <main+0x232>
		  {
			  unsigned int port_addr, pin_setting;

			  if(sscanf((char*) message, "%*s %x %x", &port_addr, &pin_setting) == 2)
 800086a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800086e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8000872:	4638      	mov	r0, r7
 8000874:	4917      	ldr	r1, [pc, #92]	; (80008d4 <main+0x258>)
 8000876:	f003 fe11 	bl	800449c <siscanf>
 800087a:	4603      	mov	r3, r0
 800087c:	2b02      	cmp	r3, #2
 800087e:	d112      	bne.n	80008a6 <main+0x22a>
			  {
				  if(make_pin_output(port_addr, pin_setting))
 8000880:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000884:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000888:	4611      	mov	r1, r2
 800088a:	4618      	mov	r0, r3
 800088c:	f000 f9f0 	bl	8000c70 <make_pin_output>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d003      	beq.n	800089e <main+0x222>
					  send_UART("Pin(s) set as output with success.");
 8000896:	481e      	ldr	r0, [pc, #120]	; (8000910 <main+0x294>)
 8000898:	f000 fc58 	bl	800114c <send_UART>
 800089c:	e00a      	b.n	80008b4 <main+0x238>
				  else
					  send_UART("Invalid Make Pin Output instruction argument values.");
 800089e:	481d      	ldr	r0, [pc, #116]	; (8000914 <main+0x298>)
 80008a0:	f000 fc54 	bl	800114c <send_UART>
 80008a4:	e006      	b.n	80008b4 <main+0x238>
			  }
			  else
				  send_UART("Invalid Make Pin Output instruction syntax.");
 80008a6:	481c      	ldr	r0, [pc, #112]	; (8000918 <main+0x29c>)
 80008a8:	f000 fc50 	bl	800114c <send_UART>
 80008ac:	e002      	b.n	80008b4 <main+0x238>
		  }
		  else
			  send_UART("Invalid instruction.");
 80008ae:	481b      	ldr	r0, [pc, #108]	; (800091c <main+0x2a0>)
 80008b0:	f000 fc4c 	bl	800114c <send_UART>

		  while(is_transmitting_to_UART());
 80008b4:	bf00      	nop
 80008b6:	f000 fc25 	bl	8001104 <is_transmitting_to_UART>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1fa      	bne.n	80008b6 <main+0x23a>

		  reset_UART();
 80008c0:	f000 fc2c 	bl	800111c <reset_UART>
	  if(has_message_from_UART())
 80008c4:	e6ea      	b.n	800069c <main+0x20>
 80008c6:	bf00      	nop
 80008c8:	20000098 	.word	0x20000098
 80008cc:	200101a8 	.word	0x200101a8
 80008d0:	080056a0 	.word	0x080056a0
 80008d4:	080056a4 	.word	0x080056a4
 80008d8:	080056b0 	.word	0x080056b0
 80008dc:	080056c0 	.word	0x080056c0
 80008e0:	080056c8 	.word	0x080056c8
 80008e4:	080056fc 	.word	0x080056fc
 80008e8:	08005724 	.word	0x08005724
 80008ec:	08005728 	.word	0x08005728
 80008f0:	08005738 	.word	0x08005738
 80008f4:	08005758 	.word	0x08005758
 80008f8:	0800578c 	.word	0x0800578c
 80008fc:	080057b8 	.word	0x080057b8
 8000900:	080057bc 	.word	0x080057bc
 8000904:	080057e0 	.word	0x080057e0
 8000908:	08005814 	.word	0x08005814
 800090c:	08005840 	.word	0x08005840
 8000910:	08005844 	.word	0x08005844
 8000914:	08005868 	.word	0x08005868
 8000918:	080058a0 	.word	0x080058a0
 800091c:	080058cc 	.word	0x080058cc

08000920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b094      	sub	sp, #80	; 0x50
 8000924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	2234      	movs	r2, #52	; 0x34
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f003 fd8c 	bl	800444c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000934:	f107 0308 	add.w	r3, r7, #8
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000944:	4b2c      	ldr	r3, [pc, #176]	; (80009f8 <SystemClock_Config+0xd8>)
 8000946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000948:	4a2b      	ldr	r2, [pc, #172]	; (80009f8 <SystemClock_Config+0xd8>)
 800094a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094e:	6413      	str	r3, [r2, #64]	; 0x40
 8000950:	4b29      	ldr	r3, [pc, #164]	; (80009f8 <SystemClock_Config+0xd8>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000954:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800095c:	4b27      	ldr	r3, [pc, #156]	; (80009fc <SystemClock_Config+0xdc>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000964:	4a25      	ldr	r2, [pc, #148]	; (80009fc <SystemClock_Config+0xdc>)
 8000966:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800096a:	6013      	str	r3, [r2, #0]
 800096c:	4b23      	ldr	r3, [pc, #140]	; (80009fc <SystemClock_Config+0xdc>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000978:	2302      	movs	r3, #2
 800097a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097c:	2301      	movs	r3, #1
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000980:	2310      	movs	r3, #16
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000984:	2302      	movs	r3, #2
 8000986:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000988:	2300      	movs	r3, #0
 800098a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800098c:	2308      	movs	r3, #8
 800098e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000990:	2360      	movs	r3, #96	; 0x60
 8000992:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000994:	2302      	movs	r3, #2
 8000996:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000998:	2304      	movs	r3, #4
 800099a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800099c:	2302      	movs	r3, #2
 800099e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 f8af 	bl	8001b08 <HAL_RCC_OscConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009b0:	f000 fa46 	bl	8000e40 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009b4:	f001 f858 	bl	8001a68 <HAL_PWREx_EnableOverDrive>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80009be:	f000 fa3f 	bl	8000e40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c2:	230f      	movs	r3, #15
 80009c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c6:	2302      	movs	r3, #2
 80009c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009d8:	f107 0308 	add.w	r3, r7, #8
 80009dc:	2103      	movs	r1, #3
 80009de:	4618      	mov	r0, r3
 80009e0:	f001 fb40 	bl	8002064 <HAL_RCC_ClockConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0xce>
  {
    Error_Handler();
 80009ea:	f000 fa29 	bl	8000e40 <Error_Handler>
  }
}
 80009ee:	bf00      	nop
 80009f0:	3750      	adds	r7, #80	; 0x50
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40007000 	.word	0x40007000

08000a00 <memory_read>:

	else return INV;
}

bool memory_read(unsigned int addr_r, unsigned int length, unsigned char* data)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b087      	sub	sp, #28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 && addr_r > 0xFFFF && length < 0 && length > 0xFF)
		return false;

	if((0x10000 - addr_r) < length)
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d901      	bls.n	8000a1c <memory_read+0x1c>
		return false;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	e013      	b.n	8000a44 <memory_read+0x44>

	for(int i = 0; i < length; i++)
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	e00b      	b.n	8000a3a <memory_read+0x3a>
	{
		data[i] = memory[addr_r++];
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	1c5a      	adds	r2, r3, #1
 8000a26:	60fa      	str	r2, [r7, #12]
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	6879      	ldr	r1, [r7, #4]
 8000a2c:	440a      	add	r2, r1
 8000a2e:	4908      	ldr	r1, [pc, #32]	; (8000a50 <memory_read+0x50>)
 8000a30:	5ccb      	ldrb	r3, [r1, r3]
 8000a32:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	3301      	adds	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d8ef      	bhi.n	8000a22 <memory_read+0x22>
	}

	return true;
 8000a42:	2301      	movs	r3, #1
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	371c      	adds	r7, #28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	20000118 	.word	0x20000118

08000a54 <memory_write>:

bool memory_write(unsigned int addr, unsigned int length, unsigned int data)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b087      	sub	sp, #28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
	if(addr < 0 && addr > 0xFFFF && length < 0 && length > 0xFF && data < 0 && data > 0xFF)
		return false;

	if((0x10000 - addr) < length)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8000a66:	68ba      	ldr	r2, [r7, #8]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d901      	bls.n	8000a70 <memory_write+0x1c>
		return false;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	e011      	b.n	8000a94 <memory_write+0x40>

	for(int i = 0; i < length; i++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	e009      	b.n	8000a8a <memory_write+0x36>
	{
		memory[addr++] = data;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	1c5a      	adds	r2, r3, #1
 8000a7a:	60fa      	str	r2, [r7, #12]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	b2d1      	uxtb	r1, r2
 8000a80:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <memory_write+0x4c>)
 8000a82:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	3301      	adds	r3, #1
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	68ba      	ldr	r2, [r7, #8]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d8f1      	bhi.n	8000a76 <memory_write+0x22>
	}

	return true;
 8000a92:	2301      	movs	r3, #1
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	371c      	adds	r7, #28
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	20000118 	.word	0x20000118

08000aa4 <make_pin_input>:

bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b092      	sub	sp, #72	; 0x48
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d10b      	bne.n	8000acc <make_pin_input+0x28>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b0b      	cmp	r3, #11
 8000ab8:	d908      	bls.n	8000acc <make_pin_input+0x28>
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d105      	bne.n	8000acc <make_pin_input+0x28>
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ac6:	d301      	bcc.n	8000acc <make_pin_input+0x28>
		return false;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	e0c8      	b.n	8000c5e <make_pin_input+0x1ba>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	2b0a      	cmp	r3, #10
 8000ad2:	f200 80a8 	bhi.w	8000c26 <make_pin_input+0x182>
 8000ad6:	a201      	add	r2, pc, #4	; (adr r2, 8000adc <make_pin_input+0x38>)
 8000ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000adc:	08000b09 	.word	0x08000b09
 8000ae0:	08000b23 	.word	0x08000b23
 8000ae4:	08000b3d 	.word	0x08000b3d
 8000ae8:	08000b57 	.word	0x08000b57
 8000aec:	08000b71 	.word	0x08000b71
 8000af0:	08000b8b 	.word	0x08000b8b
 8000af4:	08000ba5 	.word	0x08000ba5
 8000af8:	08000bbf 	.word	0x08000bbf
 8000afc:	08000bd9 	.word	0x08000bd9
 8000b00:	08000bf3 	.word	0x08000bf3
 8000b04:	08000c0d 	.word	0x08000c0d

	switch(port_addr)
	{
	case  1: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8000b08:	4b57      	ldr	r3, [pc, #348]	; (8000c68 <make_pin_input+0x1c4>)
 8000b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0c:	4a56      	ldr	r2, [pc, #344]	; (8000c68 <make_pin_input+0x1c4>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	6313      	str	r3, [r2, #48]	; 0x30
 8000b14:	4b54      	ldr	r3, [pc, #336]	; (8000c68 <make_pin_input+0x1c4>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	633b      	str	r3, [r7, #48]	; 0x30
 8000b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b20:	e081      	b.n	8000c26 <make_pin_input+0x182>
	case  2: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8000b22:	4b51      	ldr	r3, [pc, #324]	; (8000c68 <make_pin_input+0x1c4>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	4a50      	ldr	r2, [pc, #320]	; (8000c68 <make_pin_input+0x1c4>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2e:	4b4e      	ldr	r3, [pc, #312]	; (8000c68 <make_pin_input+0x1c4>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b3a:	e074      	b.n	8000c26 <make_pin_input+0x182>
	case  3: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8000b3c:	4b4a      	ldr	r3, [pc, #296]	; (8000c68 <make_pin_input+0x1c4>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b40:	4a49      	ldr	r2, [pc, #292]	; (8000c68 <make_pin_input+0x1c4>)
 8000b42:	f043 0304 	orr.w	r3, r3, #4
 8000b46:	6313      	str	r3, [r2, #48]	; 0x30
 8000b48:	4b47      	ldr	r3, [pc, #284]	; (8000c68 <make_pin_input+0x1c4>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b54:	e067      	b.n	8000c26 <make_pin_input+0x182>
	case  4: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8000b56:	4b44      	ldr	r3, [pc, #272]	; (8000c68 <make_pin_input+0x1c4>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	4a43      	ldr	r2, [pc, #268]	; (8000c68 <make_pin_input+0x1c4>)
 8000b5c:	f043 0308 	orr.w	r3, r3, #8
 8000b60:	6313      	str	r3, [r2, #48]	; 0x30
 8000b62:	4b41      	ldr	r3, [pc, #260]	; (8000c68 <make_pin_input+0x1c4>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	f003 0308 	and.w	r3, r3, #8
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6e:	e05a      	b.n	8000c26 <make_pin_input+0x182>
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8000b70:	4b3d      	ldr	r3, [pc, #244]	; (8000c68 <make_pin_input+0x1c4>)
 8000b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b74:	4a3c      	ldr	r2, [pc, #240]	; (8000c68 <make_pin_input+0x1c4>)
 8000b76:	f043 0310 	orr.w	r3, r3, #16
 8000b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7c:	4b3a      	ldr	r3, [pc, #232]	; (8000c68 <make_pin_input+0x1c4>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b80:	f003 0310 	and.w	r3, r3, #16
 8000b84:	623b      	str	r3, [r7, #32]
 8000b86:	6a3b      	ldr	r3, [r7, #32]
 8000b88:	e04d      	b.n	8000c26 <make_pin_input+0x182>
	case  6: __HAL_RCC_GPIOF_CLK_ENABLE(); break;
 8000b8a:	4b37      	ldr	r3, [pc, #220]	; (8000c68 <make_pin_input+0x1c4>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a36      	ldr	r2, [pc, #216]	; (8000c68 <make_pin_input+0x1c4>)
 8000b90:	f043 0320 	orr.w	r3, r3, #32
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b34      	ldr	r3, [pc, #208]	; (8000c68 <make_pin_input+0x1c4>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0320 	and.w	r3, r3, #32
 8000b9e:	61fb      	str	r3, [r7, #28]
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	e040      	b.n	8000c26 <make_pin_input+0x182>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8000ba4:	4b30      	ldr	r3, [pc, #192]	; (8000c68 <make_pin_input+0x1c4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	4a2f      	ldr	r2, [pc, #188]	; (8000c68 <make_pin_input+0x1c4>)
 8000baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bae:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb0:	4b2d      	ldr	r3, [pc, #180]	; (8000c68 <make_pin_input+0x1c4>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bb8:	61bb      	str	r3, [r7, #24]
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	e033      	b.n	8000c26 <make_pin_input+0x182>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8000bbe:	4b2a      	ldr	r3, [pc, #168]	; (8000c68 <make_pin_input+0x1c4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a29      	ldr	r2, [pc, #164]	; (8000c68 <make_pin_input+0x1c4>)
 8000bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b27      	ldr	r3, [pc, #156]	; (8000c68 <make_pin_input+0x1c4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	e026      	b.n	8000c26 <make_pin_input+0x182>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <make_pin_input+0x1c4>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	4a22      	ldr	r2, [pc, #136]	; (8000c68 <make_pin_input+0x1c4>)
 8000bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be2:	6313      	str	r3, [r2, #48]	; 0x30
 8000be4:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <make_pin_input+0x1c4>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bec:	613b      	str	r3, [r7, #16]
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	e019      	b.n	8000c26 <make_pin_input+0x182>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <make_pin_input+0x1c4>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a1c      	ldr	r2, [pc, #112]	; (8000c68 <make_pin_input+0x1c4>)
 8000bf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <make_pin_input+0x1c4>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	e00c      	b.n	8000c26 <make_pin_input+0x182>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8000c0c:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <make_pin_input+0x1c4>)
 8000c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c10:	4a15      	ldr	r2, [pc, #84]	; (8000c68 <make_pin_input+0x1c4>)
 8000c12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c16:	6313      	str	r3, [r2, #48]	; 0x30
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <make_pin_input+0x1c4>)
 8000c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c20:	60bb      	str	r3, [r7, #8]
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
 8000c34:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8000c36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	63fb      	str	r3, [r7, #60]	; 0x3c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <make_pin_input+0x1c8>)
 8000c4a:	4413      	add	r3, r2
 8000c4c:	029b      	lsls	r3, r3, #10
 8000c4e:	461a      	mov	r2, r3
 8000c50:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c54:	4619      	mov	r1, r3
 8000c56:	4610      	mov	r0, r2
 8000c58:	f000 fd40 	bl	80016dc <HAL_GPIO_Init>

	return true;
 8000c5c:	2301      	movs	r3, #1
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3748      	adds	r7, #72	; 0x48
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	0010007f 	.word	0x0010007f

08000c70 <make_pin_output>:

bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b092      	sub	sp, #72	; 0x48
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d10b      	bne.n	8000c98 <make_pin_output+0x28>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b0b      	cmp	r3, #11
 8000c84:	d908      	bls.n	8000c98 <make_pin_output+0x28>
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d105      	bne.n	8000c98 <make_pin_output+0x28>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c92:	d301      	bcc.n	8000c98 <make_pin_output+0x28>
		return false;
 8000c94:	2300      	movs	r3, #0
 8000c96:	e0ca      	b.n	8000e2e <make_pin_output+0x1be>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	2b0a      	cmp	r3, #10
 8000c9e:	f200 80a8 	bhi.w	8000df2 <make_pin_output+0x182>
 8000ca2:	a201      	add	r2, pc, #4	; (adr r2, 8000ca8 <make_pin_output+0x38>)
 8000ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ca8:	08000cd5 	.word	0x08000cd5
 8000cac:	08000cef 	.word	0x08000cef
 8000cb0:	08000d09 	.word	0x08000d09
 8000cb4:	08000d23 	.word	0x08000d23
 8000cb8:	08000d3d 	.word	0x08000d3d
 8000cbc:	08000d57 	.word	0x08000d57
 8000cc0:	08000d71 	.word	0x08000d71
 8000cc4:	08000d8b 	.word	0x08000d8b
 8000cc8:	08000da5 	.word	0x08000da5
 8000ccc:	08000dbf 	.word	0x08000dbf
 8000cd0:	08000dd9 	.word	0x08000dd9

	switch(port_addr)
	{
	case  1: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8000cd4:	4b58      	ldr	r3, [pc, #352]	; (8000e38 <make_pin_output+0x1c8>)
 8000cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd8:	4a57      	ldr	r2, [pc, #348]	; (8000e38 <make_pin_output+0x1c8>)
 8000cda:	f043 0301 	orr.w	r3, r3, #1
 8000cde:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce0:	4b55      	ldr	r3, [pc, #340]	; (8000e38 <make_pin_output+0x1c8>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8000cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cec:	e081      	b.n	8000df2 <make_pin_output+0x182>
	case  2: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8000cee:	4b52      	ldr	r3, [pc, #328]	; (8000e38 <make_pin_output+0x1c8>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	4a51      	ldr	r2, [pc, #324]	; (8000e38 <make_pin_output+0x1c8>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfa:	4b4f      	ldr	r3, [pc, #316]	; (8000e38 <make_pin_output+0x1c8>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d06:	e074      	b.n	8000df2 <make_pin_output+0x182>
	case  3: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8000d08:	4b4b      	ldr	r3, [pc, #300]	; (8000e38 <make_pin_output+0x1c8>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0c:	4a4a      	ldr	r2, [pc, #296]	; (8000e38 <make_pin_output+0x1c8>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	6313      	str	r3, [r2, #48]	; 0x30
 8000d14:	4b48      	ldr	r3, [pc, #288]	; (8000e38 <make_pin_output+0x1c8>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d20:	e067      	b.n	8000df2 <make_pin_output+0x182>
	case  4: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8000d22:	4b45      	ldr	r3, [pc, #276]	; (8000e38 <make_pin_output+0x1c8>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a44      	ldr	r2, [pc, #272]	; (8000e38 <make_pin_output+0x1c8>)
 8000d28:	f043 0308 	orr.w	r3, r3, #8
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b42      	ldr	r3, [pc, #264]	; (8000e38 <make_pin_output+0x1c8>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	627b      	str	r3, [r7, #36]	; 0x24
 8000d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3a:	e05a      	b.n	8000df2 <make_pin_output+0x182>
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8000d3c:	4b3e      	ldr	r3, [pc, #248]	; (8000e38 <make_pin_output+0x1c8>)
 8000d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d40:	4a3d      	ldr	r2, [pc, #244]	; (8000e38 <make_pin_output+0x1c8>)
 8000d42:	f043 0310 	orr.w	r3, r3, #16
 8000d46:	6313      	str	r3, [r2, #48]	; 0x30
 8000d48:	4b3b      	ldr	r3, [pc, #236]	; (8000e38 <make_pin_output+0x1c8>)
 8000d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4c:	f003 0310 	and.w	r3, r3, #16
 8000d50:	623b      	str	r3, [r7, #32]
 8000d52:	6a3b      	ldr	r3, [r7, #32]
 8000d54:	e04d      	b.n	8000df2 <make_pin_output+0x182>
	case  6: __HAL_RCC_GPIOF_CLK_ENABLE(); break;
 8000d56:	4b38      	ldr	r3, [pc, #224]	; (8000e38 <make_pin_output+0x1c8>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	4a37      	ldr	r2, [pc, #220]	; (8000e38 <make_pin_output+0x1c8>)
 8000d5c:	f043 0320 	orr.w	r3, r3, #32
 8000d60:	6313      	str	r3, [r2, #48]	; 0x30
 8000d62:	4b35      	ldr	r3, [pc, #212]	; (8000e38 <make_pin_output+0x1c8>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f003 0320 	and.w	r3, r3, #32
 8000d6a:	61fb      	str	r3, [r7, #28]
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	e040      	b.n	8000df2 <make_pin_output+0x182>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8000d70:	4b31      	ldr	r3, [pc, #196]	; (8000e38 <make_pin_output+0x1c8>)
 8000d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d74:	4a30      	ldr	r2, [pc, #192]	; (8000e38 <make_pin_output+0x1c8>)
 8000d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7c:	4b2e      	ldr	r3, [pc, #184]	; (8000e38 <make_pin_output+0x1c8>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d84:	61bb      	str	r3, [r7, #24]
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	e033      	b.n	8000df2 <make_pin_output+0x182>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8000d8a:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <make_pin_output+0x1c8>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a2a      	ldr	r2, [pc, #168]	; (8000e38 <make_pin_output+0x1c8>)
 8000d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b28      	ldr	r3, [pc, #160]	; (8000e38 <make_pin_output+0x1c8>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	e026      	b.n	8000df2 <make_pin_output+0x182>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8000da4:	4b24      	ldr	r3, [pc, #144]	; (8000e38 <make_pin_output+0x1c8>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da8:	4a23      	ldr	r2, [pc, #140]	; (8000e38 <make_pin_output+0x1c8>)
 8000daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dae:	6313      	str	r3, [r2, #48]	; 0x30
 8000db0:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <make_pin_output+0x1c8>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	e019      	b.n	8000df2 <make_pin_output+0x182>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8000dbe:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <make_pin_output+0x1c8>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	4a1d      	ldr	r2, [pc, #116]	; (8000e38 <make_pin_output+0x1c8>)
 8000dc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dca:	4b1b      	ldr	r3, [pc, #108]	; (8000e38 <make_pin_output+0x1c8>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	e00c      	b.n	8000df2 <make_pin_output+0x182>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <make_pin_output+0x1c8>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ddc:	4a16      	ldr	r2, [pc, #88]	; (8000e38 <make_pin_output+0x1c8>)
 8000dde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000de2:	6313      	str	r3, [r2, #48]	; 0x30
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <make_pin_output+0x1c8>)
 8000de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dec:	60bb      	str	r3, [r7, #8]
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]
 8000e00:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8000e02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	63fb      	str	r3, [r7, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	643b      	str	r3, [r7, #64]	; 0x40

//	HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <make_pin_output+0x1cc>)
 8000e1a:	4413      	add	r3, r2
 8000e1c:	029b      	lsls	r3, r3, #10
 8000e1e:	461a      	mov	r2, r3
 8000e20:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e24:	4619      	mov	r1, r3
 8000e26:	4610      	mov	r0, r2
 8000e28:	f000 fc58 	bl	80016dc <HAL_GPIO_Init>

	return true;
 8000e2c:	2301      	movs	r3, #1
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3748      	adds	r7, #72	; 0x48
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	0010007f 	.word	0x0010007f

08000e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e44:	b672      	cpsid	i
}
 8000e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <Error_Handler+0x8>
	...

08000e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e52:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <HAL_MspInit+0x44>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	4a0e      	ldr	r2, [pc, #56]	; (8000e90 <HAL_MspInit+0x44>)
 8000e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5e:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <HAL_MspInit+0x44>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <HAL_MspInit+0x44>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6e:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <HAL_MspInit+0x44>)
 8000e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e74:	6453      	str	r3, [r2, #68]	; 0x44
 8000e76:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <HAL_MspInit+0x44>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e7e:	603b      	str	r3, [r7, #0]
 8000e80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800

08000e94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e98:	e7fe      	b.n	8000e98 <NMI_Handler+0x4>

08000e9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e9e:	e7fe      	b.n	8000e9e <HardFault_Handler+0x4>

08000ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <MemManage_Handler+0x4>

08000ea6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eaa:	e7fe      	b.n	8000eaa <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee0:	f000 fa38 	bl	8001354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <USART3_IRQHandler+0x10>)
 8000eee:	f001 ffed 	bl	8002ecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200101a8 	.word	0x200101a8

08000efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f04:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <_sbrk+0x5c>)
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <_sbrk+0x60>)
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <_sbrk+0x64>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d102      	bne.n	8000f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f18:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <_sbrk+0x64>)
 8000f1a:	4a12      	ldr	r2, [pc, #72]	; (8000f64 <_sbrk+0x68>)
 8000f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d207      	bcs.n	8000f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f2c:	f003 fa64 	bl	80043f8 <__errno>
 8000f30:	4603      	mov	r3, r0
 8000f32:	220c      	movs	r2, #12
 8000f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e009      	b.n	8000f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f42:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <_sbrk+0x64>)
 8000f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20080000 	.word	0x20080000
 8000f5c:	00000400 	.word	0x00000400
 8000f60:	2000008c 	.word	0x2000008c
 8000f64:	20010240 	.word	0x20010240

08000f68 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <SystemInit+0x20>)
 8000f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <SystemInit+0x20>)
 8000f74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <MX_USART3_UART_Init+0x74>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8000f96:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <MX_USART3_UART_Init+0x78>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_USART3_UART_Init+0x7c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_USART3_UART_Init+0x80>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8000fa8:	4b19      	ldr	r3, [pc, #100]	; (8001010 <MX_USART3_UART_Init+0x84>)
 8000faa:	220d      	movs	r2, #13
 8000fac:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fae:	4b19      	ldr	r3, [pc, #100]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fb0:	4a19      	ldr	r2, [pc, #100]	; (8001018 <MX_USART3_UART_Init+0x8c>)
 8000fb2:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000fb4:	4b17      	ldr	r3, [pc, #92]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fb6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fba:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fbc:	4b15      	ldr	r3, [pc, #84]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fc2:	4b14      	ldr	r3, [pc, #80]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe6:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fec:	4809      	ldr	r0, [pc, #36]	; (8001014 <MX_USART3_UART_Init+0x88>)
 8000fee:	f001 fe63 	bl	8002cb8 <HAL_UART_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 8000ff8:	f7ff ff22 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2001011c 	.word	0x2001011c
 8001004:	200101a0 	.word	0x200101a0
 8001008:	20010118 	.word	0x20010118
 800100c:	200101a4 	.word	0x200101a4
 8001010:	20010120 	.word	0x20010120
 8001014:	200101a8 	.word	0x200101a8
 8001018:	40004800 	.word	0x40004800

0800101c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b0ae      	sub	sp, #184	; 0xb8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2290      	movs	r2, #144	; 0x90
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f003 fa05 	bl	800444c <memset>
  if(uartHandle->Instance==USART3)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a26      	ldr	r2, [pc, #152]	; (80010e0 <HAL_UART_MspInit+0xc4>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d144      	bne.n	80010d6 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800104c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001050:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001052:	2300      	movs	r3, #0
 8001054:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fa04 	bl	8002468 <HAL_RCCEx_PeriphCLKConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001066:	f7ff feeb 	bl	8000e40 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800106a:	4b1e      	ldr	r3, [pc, #120]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 800106c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106e:	4a1d      	ldr	r2, [pc, #116]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 8001070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001074:	6413      	str	r3, [r2, #64]	; 0x40
 8001076:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a17      	ldr	r2, [pc, #92]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_UART_MspInit+0xc8>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800109a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800109e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ae:	2303      	movs	r3, #3
 80010b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010b4:	2307      	movs	r3, #7
 80010b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010be:	4619      	mov	r1, r3
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <HAL_UART_MspInit+0xcc>)
 80010c2:	f000 fb0b 	bl	80016dc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	2027      	movs	r0, #39	; 0x27
 80010cc:	f000 fa3d 	bl	800154a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010d0:	2027      	movs	r0, #39	; 0x27
 80010d2:	f000 fa56 	bl	8001582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80010d6:	bf00      	nop
 80010d8:	37b8      	adds	r7, #184	; 0xb8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40004800 	.word	0x40004800
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40020c00 	.word	0x40020c00

080010ec <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	return flagCPP;
 80010f0:	4b03      	ldr	r3, [pc, #12]	; (8001100 <has_message_from_UART+0x14>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	2001011c 	.word	0x2001011c

08001104 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
	return flagCPE;
 8001108:	4b03      	ldr	r3, [pc, #12]	; (8001118 <is_transmitting_to_UART+0x14>)
 800110a:	781b      	ldrb	r3, [r3, #0]
}
 800110c:	4618      	mov	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	200101a0 	.word	0x200101a0

0800111c <reset_UART>:

void reset_UART()
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 8001120:	2280      	movs	r2, #128	; 0x80
 8001122:	2100      	movs	r1, #0
 8001124:	4806      	ldr	r0, [pc, #24]	; (8001140 <reset_UART+0x24>)
 8001126:	f003 f991 	bl	800444c <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 800112a:	2201      	movs	r2, #1
 800112c:	4904      	ldr	r1, [pc, #16]	; (8001140 <reset_UART+0x24>)
 800112e:	4805      	ldr	r0, [pc, #20]	; (8001144 <reset_UART+0x28>)
 8001130:	f001 fe7e 	bl	8002e30 <HAL_UART_Receive_IT>
	flagCPP = false;
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <reset_UART+0x2c>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000098 	.word	0x20000098
 8001144:	200101a8 	.word	0x200101a8
 8001148:	2001011c 	.word	0x2001011c

0800114c <send_UART>:

void send_UART(const char* msg_to_send)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, 128);
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	480d      	ldr	r0, [pc, #52]	; (8001190 <send_UART+0x44>)
 800115a:	f003 f9df 	bl	800451c <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 800115e:	480c      	ldr	r0, [pc, #48]	; (8001190 <send_UART+0x44>)
 8001160:	f7ff f86e 	bl	8000240 <strlen>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <send_UART+0x44>)
 800116a:	4413      	add	r3, r2
 800116c:	4909      	ldr	r1, [pc, #36]	; (8001194 <send_UART+0x48>)
 800116e:	461a      	mov	r2, r3
 8001170:	460b      	mov	r3, r1
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <send_UART+0x4c>)
 8001178:	2201      	movs	r2, #1
 800117a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 800117c:	2201      	movs	r2, #1
 800117e:	4904      	ldr	r1, [pc, #16]	; (8001190 <send_UART+0x44>)
 8001180:	4806      	ldr	r0, [pc, #24]	; (800119c <send_UART+0x50>)
 8001182:	f001 fde7 	bl	8002d54 <HAL_UART_Transmit_IT>

	return;
 8001186:	bf00      	nop
}
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20010120 	.word	0x20010120
 8001194:	080058f0 	.word	0x080058f0
 8001198:	200101a0 	.word	0x200101a0
 800119c:	200101a8 	.word	0x200101a8

080011a0 <read_UART>:

void read_UART(char* msg_to_read)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	// formatar backspaces

	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, 128);
 80011a8:	2280      	movs	r2, #128	; 0x80
 80011aa:	4904      	ldr	r1, [pc, #16]	; (80011bc <read_UART+0x1c>)
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f003 f9b5 	bl	800451c <strncpy>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000098 	.word	0x20000098

080011c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_UART_RxCpltCallback+0x50>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d11b      	bne.n	8001208 <HAL_UART_RxCpltCallback+0x48>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r')
 80011d0:	4b10      	ldr	r3, [pc, #64]	; (8001214 <HAL_UART_RxCpltCallback+0x54>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a10      	ldr	r2, [pc, #64]	; (8001218 <HAL_UART_RxCpltCallback+0x58>)
 80011d6:	5cd3      	ldrb	r3, [r2, r3]
 80011d8:	2b0d      	cmp	r3, #13
 80011da:	d106      	bne.n	80011ea <HAL_UART_RxCpltCallback+0x2a>
	{
		UART_RX_index = 0;
 80011dc:	4b0d      	ldr	r3, [pc, #52]	; (8001214 <HAL_UART_RxCpltCallback+0x54>)
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_UART_RxCpltCallback+0x50>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
	else
	{
		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
	}

	return;
 80011e8:	e00f      	b.n	800120a <HAL_UART_RxCpltCallback+0x4a>
		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <HAL_UART_RxCpltCallback+0x54>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	3301      	adds	r3, #1
 80011f0:	4a08      	ldr	r2, [pc, #32]	; (8001214 <HAL_UART_RxCpltCallback+0x54>)
 80011f2:	6013      	str	r3, [r2, #0]
 80011f4:	4b07      	ldr	r3, [pc, #28]	; (8001214 <HAL_UART_RxCpltCallback+0x54>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a07      	ldr	r2, [pc, #28]	; (8001218 <HAL_UART_RxCpltCallback+0x58>)
 80011fa:	4413      	add	r3, r2
 80011fc:	2201      	movs	r2, #1
 80011fe:	4619      	mov	r1, r3
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <HAL_UART_RxCpltCallback+0x5c>)
 8001202:	f001 fe15 	bl	8002e30 <HAL_UART_Receive_IT>
	return;
 8001206:	e000      	b.n	800120a <HAL_UART_RxCpltCallback+0x4a>
		return;
 8001208:	bf00      	nop
}
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	2001011c 	.word	0x2001011c
 8001214:	20010118 	.word	0x20010118
 8001218:	20000098 	.word	0x20000098
 800121c:	200101a8 	.word	0x200101a8

08001220 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <HAL_UART_TxCpltCallback+0x58>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	f083 0301 	eor.w	r3, r3, #1
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d11b      	bne.n	800126e <HAL_UART_TxCpltCallback+0x4e>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r')
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_UART_TxCpltCallback+0x5c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a11      	ldr	r2, [pc, #68]	; (8001280 <HAL_UART_TxCpltCallback+0x60>)
 800123c:	5cd3      	ldrb	r3, [r2, r3]
 800123e:	2b0d      	cmp	r3, #13
 8001240:	d106      	bne.n	8001250 <HAL_UART_TxCpltCallback+0x30>
	{
		UART_TX_index = 0;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <HAL_UART_TxCpltCallback+0x5c>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <HAL_UART_TxCpltCallback+0x58>)
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
	else
	{
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
	}

	return;
 800124e:	e00f      	b.n	8001270 <HAL_UART_TxCpltCallback+0x50>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_UART_TxCpltCallback+0x5c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	4a09      	ldr	r2, [pc, #36]	; (800127c <HAL_UART_TxCpltCallback+0x5c>)
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <HAL_UART_TxCpltCallback+0x5c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a08      	ldr	r2, [pc, #32]	; (8001280 <HAL_UART_TxCpltCallback+0x60>)
 8001260:	4413      	add	r3, r2
 8001262:	2201      	movs	r2, #1
 8001264:	4619      	mov	r1, r3
 8001266:	4807      	ldr	r0, [pc, #28]	; (8001284 <HAL_UART_TxCpltCallback+0x64>)
 8001268:	f001 fd74 	bl	8002d54 <HAL_UART_Transmit_IT>
	return;
 800126c:	e000      	b.n	8001270 <HAL_UART_TxCpltCallback+0x50>
		return;
 800126e:	bf00      	nop
}
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200101a0 	.word	0x200101a0
 800127c:	200101a4 	.word	0x200101a4
 8001280:	20010120 	.word	0x20010120
 8001284:	200101a8 	.word	0x200101a8

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800128c:	480d      	ldr	r0, [pc, #52]	; (80012c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800128e:	490e      	ldr	r1, [pc, #56]	; (80012c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001290:	4a0e      	ldr	r2, [pc, #56]	; (80012cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012a4:	4c0b      	ldr	r4, [pc, #44]	; (80012d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012b2:	f7ff fe59 	bl	8000f68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012b6:	f003 f8a5 	bl	8004404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff f9df 	bl	800067c <main>
  bx  lr    
 80012be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80012c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012cc:	08005ad8 	.word	0x08005ad8
  ldr r2, =_sbss
 80012d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012d4:	20010240 	.word	0x20010240

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>

080012da <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012de:	2003      	movs	r0, #3
 80012e0:	f000 f928 	bl	8001534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 f805 	bl	80012f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ea:	f7ff fdaf 	bl	8000e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012fc:	4b12      	ldr	r3, [pc, #72]	; (8001348 <HAL_InitTick+0x54>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_InitTick+0x58>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	4619      	mov	r1, r3
 8001306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800130a:	fbb3 f3f1 	udiv	r3, r3, r1
 800130e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f000 f943 	bl	800159e <HAL_SYSTICK_Config>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e00e      	b.n	8001340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2b0f      	cmp	r3, #15
 8001326:	d80a      	bhi.n	800133e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001328:	2200      	movs	r2, #0
 800132a:	6879      	ldr	r1, [r7, #4]
 800132c:	f04f 30ff 	mov.w	r0, #4294967295
 8001330:	f000 f90b 	bl	800154a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001334:	4a06      	ldr	r2, [pc, #24]	; (8001350 <HAL_InitTick+0x5c>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800133a:	2300      	movs	r3, #0
 800133c:	e000      	b.n	8001340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000000 	.word	0x20000000
 800134c:	20000008 	.word	0x20000008
 8001350:	20000004 	.word	0x20000004

08001354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_IncTick+0x20>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_IncTick+0x24>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4413      	add	r3, r2
 8001364:	4a04      	ldr	r2, [pc, #16]	; (8001378 <HAL_IncTick+0x24>)
 8001366:	6013      	str	r3, [r2, #0]
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000008 	.word	0x20000008
 8001378:	2001022c 	.word	0x2001022c

0800137c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return uwTick;
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <HAL_GetTick+0x14>)
 8001382:	681b      	ldr	r3, [r3, #0]
}
 8001384:	4618      	mov	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	2001022c 	.word	0x2001022c

08001394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a4:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b0:	4013      	ands	r3, r2
 80013b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013c2:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	60d3      	str	r3, [r2, #12]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	05fa0000 	.word	0x05fa0000

080013dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <__NVIC_GetPriorityGrouping+0x18>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	f003 0307 	and.w	r3, r3, #7
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	2b00      	cmp	r3, #0
 8001408:	db0b      	blt.n	8001422 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	f003 021f 	and.w	r2, r3, #31
 8001410:	4907      	ldr	r1, [pc, #28]	; (8001430 <__NVIC_EnableIRQ+0x38>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	2001      	movs	r0, #1
 800141a:	fa00 f202 	lsl.w	r2, r0, r2
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000e100 	.word	0xe000e100

08001434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	; (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	; (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	; 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
         );
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	; 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001500:	d301      	bcc.n	8001506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001506:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <SysTick_Config+0x40>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150e:	210f      	movs	r1, #15
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f7ff ff8e 	bl	8001434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <SysTick_Config+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <SysTick_Config+0x40>)
 8001520:	2207      	movs	r2, #7
 8001522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	e000e010 	.word	0xe000e010

08001534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff29 	bl	8001394 <__NVIC_SetPriorityGrouping>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b580      	push	{r7, lr}
 800154c:	b086      	sub	sp, #24
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800155c:	f7ff ff3e 	bl	80013dc <__NVIC_GetPriorityGrouping>
 8001560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	6978      	ldr	r0, [r7, #20]
 8001568:	f7ff ff8e 	bl	8001488 <NVIC_EncodePriority>
 800156c:	4602      	mov	r2, r0
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff5d 	bl	8001434 <__NVIC_SetPriority>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff31 	bl	80013f8 <__NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ffa2 	bl	80014f0 <SysTick_Config>
 80015ac:	4603      	mov	r3, r0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015c4:	f7ff feda 	bl	800137c <HAL_GetTick>
 80015c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d008      	beq.n	80015e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2280      	movs	r2, #128	; 0x80
 80015da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e052      	b.n	800168e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f022 0216 	bic.w	r2, r2, #22
 80015f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	695a      	ldr	r2, [r3, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001606:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	2b00      	cmp	r3, #0
 800160e:	d103      	bne.n	8001618 <HAL_DMA_Abort+0x62>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001614:	2b00      	cmp	r3, #0
 8001616:	d007      	beq.n	8001628 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f022 0208 	bic.w	r2, r2, #8
 8001626:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f022 0201 	bic.w	r2, r2, #1
 8001636:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001638:	e013      	b.n	8001662 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800163a:	f7ff fe9f 	bl	800137c <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b05      	cmp	r3, #5
 8001646:	d90c      	bls.n	8001662 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2220      	movs	r2, #32
 800164c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2203      	movs	r2, #3
 8001652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e015      	b.n	800168e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0301 	and.w	r3, r3, #1
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1e4      	bne.n	800163a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001674:	223f      	movs	r2, #63	; 0x3f
 8001676:	409a      	lsls	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2201      	movs	r2, #1
 8001680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d004      	beq.n	80016b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2280      	movs	r2, #128	; 0x80
 80016ae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e00c      	b.n	80016ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2205      	movs	r2, #5
 80016b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 0201 	bic.w	r2, r2, #1
 80016ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016dc:	b480      	push	{r7}
 80016de:	b089      	sub	sp, #36	; 0x24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
 80016fa:	e175      	b.n	80019e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80016fc:	2201      	movs	r2, #1
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	429a      	cmp	r2, r3
 8001716:	f040 8164 	bne.w	80019e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	2b01      	cmp	r3, #1
 8001724:	d005      	beq.n	8001732 <HAL_GPIO_Init+0x56>
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d130      	bne.n	8001794 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	2203      	movs	r2, #3
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4013      	ands	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001768:	2201      	movs	r2, #1
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	f003 0201 	and.w	r2, r3, #1
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	2b03      	cmp	r3, #3
 800179e:	d017      	beq.n	80017d0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	2203      	movs	r2, #3
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d123      	bne.n	8001824 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	08da      	lsrs	r2, r3, #3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3208      	adds	r2, #8
 80017e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	220f      	movs	r2, #15
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4013      	ands	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	691a      	ldr	r2, [r3, #16]
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4313      	orrs	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	08da      	lsrs	r2, r3, #3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3208      	adds	r2, #8
 800181e:	69b9      	ldr	r1, [r7, #24]
 8001820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2203      	movs	r2, #3
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0203 	and.w	r2, r3, #3
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4313      	orrs	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80be 	beq.w	80019e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	4b66      	ldr	r3, [pc, #408]	; (8001a00 <HAL_GPIO_Init+0x324>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186a:	4a65      	ldr	r2, [pc, #404]	; (8001a00 <HAL_GPIO_Init+0x324>)
 800186c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001870:	6453      	str	r3, [r2, #68]	; 0x44
 8001872:	4b63      	ldr	r3, [pc, #396]	; (8001a00 <HAL_GPIO_Init+0x324>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800187e:	4a61      	ldr	r2, [pc, #388]	; (8001a04 <HAL_GPIO_Init+0x328>)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	3302      	adds	r3, #2
 8001886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	220f      	movs	r2, #15
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4013      	ands	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a58      	ldr	r2, [pc, #352]	; (8001a08 <HAL_GPIO_Init+0x32c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d037      	beq.n	800191a <HAL_GPIO_Init+0x23e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a57      	ldr	r2, [pc, #348]	; (8001a0c <HAL_GPIO_Init+0x330>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_GPIO_Init+0x23a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a56      	ldr	r2, [pc, #344]	; (8001a10 <HAL_GPIO_Init+0x334>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d02b      	beq.n	8001912 <HAL_GPIO_Init+0x236>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a55      	ldr	r2, [pc, #340]	; (8001a14 <HAL_GPIO_Init+0x338>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d025      	beq.n	800190e <HAL_GPIO_Init+0x232>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a54      	ldr	r2, [pc, #336]	; (8001a18 <HAL_GPIO_Init+0x33c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d01f      	beq.n	800190a <HAL_GPIO_Init+0x22e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a53      	ldr	r2, [pc, #332]	; (8001a1c <HAL_GPIO_Init+0x340>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d019      	beq.n	8001906 <HAL_GPIO_Init+0x22a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a52      	ldr	r2, [pc, #328]	; (8001a20 <HAL_GPIO_Init+0x344>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d013      	beq.n	8001902 <HAL_GPIO_Init+0x226>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a51      	ldr	r2, [pc, #324]	; (8001a24 <HAL_GPIO_Init+0x348>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00d      	beq.n	80018fe <HAL_GPIO_Init+0x222>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a50      	ldr	r2, [pc, #320]	; (8001a28 <HAL_GPIO_Init+0x34c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d007      	beq.n	80018fa <HAL_GPIO_Init+0x21e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a4f      	ldr	r2, [pc, #316]	; (8001a2c <HAL_GPIO_Init+0x350>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_GPIO_Init+0x21a>
 80018f2:	2309      	movs	r3, #9
 80018f4:	e012      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018f6:	230a      	movs	r3, #10
 80018f8:	e010      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018fa:	2308      	movs	r3, #8
 80018fc:	e00e      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018fe:	2307      	movs	r3, #7
 8001900:	e00c      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001902:	2306      	movs	r3, #6
 8001904:	e00a      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001906:	2305      	movs	r3, #5
 8001908:	e008      	b.n	800191c <HAL_GPIO_Init+0x240>
 800190a:	2304      	movs	r3, #4
 800190c:	e006      	b.n	800191c <HAL_GPIO_Init+0x240>
 800190e:	2303      	movs	r3, #3
 8001910:	e004      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001912:	2302      	movs	r3, #2
 8001914:	e002      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <HAL_GPIO_Init+0x240>
 800191a:	2300      	movs	r3, #0
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	f002 0203 	and.w	r2, r2, #3
 8001922:	0092      	lsls	r2, r2, #2
 8001924:	4093      	lsls	r3, r2
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800192c:	4935      	ldr	r1, [pc, #212]	; (8001a04 <HAL_GPIO_Init+0x328>)
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <HAL_GPIO_Init+0x354>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	43db      	mvns	r3, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4013      	ands	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800195e:	4a34      	ldr	r2, [pc, #208]	; (8001a30 <HAL_GPIO_Init+0x354>)
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001964:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <HAL_GPIO_Init+0x354>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001988:	4a29      	ldr	r2, [pc, #164]	; (8001a30 <HAL_GPIO_Init+0x354>)
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800198e:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <HAL_GPIO_Init+0x354>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019b2:	4a1f      	ldr	r2, [pc, #124]	; (8001a30 <HAL_GPIO_Init+0x354>)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_GPIO_Init+0x354>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019dc:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <HAL_GPIO_Init+0x354>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3301      	adds	r3, #1
 80019e6:	61fb      	str	r3, [r7, #28]
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	f67f ae86 	bls.w	80016fc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3724      	adds	r7, #36	; 0x24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020c00 	.word	0x40020c00
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40021400 	.word	0x40021400
 8001a20:	40021800 	.word	0x40021800
 8001a24:	40021c00 	.word	0x40021c00
 8001a28:	40022000 	.word	0x40022000
 8001a2c:	40022400 	.word	0x40022400
 8001a30:	40013c00 	.word	0x40013c00

08001a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	807b      	strh	r3, [r7, #2]
 8001a40:	4613      	mov	r3, r2
 8001a42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a44:	787b      	ldrb	r3, [r7, #1]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a4a:	887a      	ldrh	r2, [r7, #2]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a50:	e003      	b.n	8001a5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a52:	887b      	ldrh	r3, [r7, #2]
 8001a54:	041a      	lsls	r2, r3, #16
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	619a      	str	r2, [r3, #24]
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	4a22      	ldr	r2, [pc, #136]	; (8001b00 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a7e:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a8a:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a94:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a96:	f7ff fc71 	bl	800137c <HAL_GetTick>
 8001a9a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a9c:	e009      	b.n	8001ab2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a9e:	f7ff fc6d 	bl	800137c <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001aac:	d901      	bls.n	8001ab2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e022      	b.n	8001af8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001abe:	d1ee      	bne.n	8001a9e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ac0:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0f      	ldr	r2, [pc, #60]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001acc:	f7ff fc56 	bl	800137c <HAL_GetTick>
 8001ad0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ad2:	e009      	b.n	8001ae8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ad4:	f7ff fc52 	bl	800137c <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ae2:	d901      	bls.n	8001ae8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e007      	b.n	8001af8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ae8:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001af4:	d1ee      	bne.n	8001ad4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40007000 	.word	0x40007000

08001b08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b10:	2300      	movs	r3, #0
 8001b12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e29b      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 8087 	beq.w	8001c3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b2c:	4b96      	ldr	r3, [pc, #600]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 030c 	and.w	r3, r3, #12
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	d00c      	beq.n	8001b52 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b38:	4b93      	ldr	r3, [pc, #588]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d112      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62>
 8001b44:	4b90      	ldr	r3, [pc, #576]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b50:	d10b      	bne.n	8001b6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b52:	4b8d      	ldr	r3, [pc, #564]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d06c      	beq.n	8001c38 <HAL_RCC_OscConfig+0x130>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d168      	bne.n	8001c38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e275      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b72:	d106      	bne.n	8001b82 <HAL_RCC_OscConfig+0x7a>
 8001b74:	4b84      	ldr	r3, [pc, #528]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a83      	ldr	r2, [pc, #524]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	e02e      	b.n	8001be0 <HAL_RCC_OscConfig+0xd8>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10c      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x9c>
 8001b8a:	4b7f      	ldr	r3, [pc, #508]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a7e      	ldr	r2, [pc, #504]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	4b7c      	ldr	r3, [pc, #496]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a7b      	ldr	r2, [pc, #492]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001b9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba0:	6013      	str	r3, [r2, #0]
 8001ba2:	e01d      	b.n	8001be0 <HAL_RCC_OscConfig+0xd8>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bac:	d10c      	bne.n	8001bc8 <HAL_RCC_OscConfig+0xc0>
 8001bae:	4b76      	ldr	r3, [pc, #472]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a75      	ldr	r2, [pc, #468]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b73      	ldr	r3, [pc, #460]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a72      	ldr	r2, [pc, #456]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e00b      	b.n	8001be0 <HAL_RCC_OscConfig+0xd8>
 8001bc8:	4b6f      	ldr	r3, [pc, #444]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a6e      	ldr	r2, [pc, #440]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b6c      	ldr	r3, [pc, #432]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a6b      	ldr	r2, [pc, #428]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d013      	beq.n	8001c10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be8:	f7ff fbc8 	bl	800137c <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf0:	f7ff fbc4 	bl	800137c <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b64      	cmp	r3, #100	; 0x64
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e229      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c02:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0xe8>
 8001c0e:	e014      	b.n	8001c3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c10:	f7ff fbb4 	bl	800137c <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c18:	f7ff fbb0 	bl	800137c <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b64      	cmp	r3, #100	; 0x64
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e215      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2a:	4b57      	ldr	r3, [pc, #348]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1f0      	bne.n	8001c18 <HAL_RCC_OscConfig+0x110>
 8001c36:	e000      	b.n	8001c3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d069      	beq.n	8001d1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c46:	4b50      	ldr	r3, [pc, #320]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00b      	beq.n	8001c6a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c52:	4b4d      	ldr	r3, [pc, #308]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d11c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x190>
 8001c5e:	4b4a      	ldr	r3, [pc, #296]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d116      	bne.n	8001c98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6a:	4b47      	ldr	r3, [pc, #284]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_RCC_OscConfig+0x17a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d001      	beq.n	8001c82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e1e9      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c82:	4b41      	ldr	r3, [pc, #260]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	493d      	ldr	r1, [pc, #244]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	e040      	b.n	8001d1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d023      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca0:	4b39      	ldr	r3, [pc, #228]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a38      	ldr	r2, [pc, #224]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7ff fb66 	bl	800137c <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb4:	f7ff fb62 	bl	800137c <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e1c7      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc6:	4b30      	ldr	r3, [pc, #192]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0f0      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd2:	4b2d      	ldr	r3, [pc, #180]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4929      	ldr	r1, [pc, #164]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]
 8001ce6:	e018      	b.n	8001d1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce8:	4b27      	ldr	r3, [pc, #156]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a26      	ldr	r2, [pc, #152]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf4:	f7ff fb42 	bl	800137c <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cfc:	f7ff fb3e 	bl	800137c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e1a3      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0e:	4b1e      	ldr	r3, [pc, #120]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f0      	bne.n	8001cfc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0308 	and.w	r3, r3, #8
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d038      	beq.n	8001d98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d019      	beq.n	8001d62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d2e:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d32:	4a15      	ldr	r2, [pc, #84]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d3a:	f7ff fb1f 	bl	800137c <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d40:	e008      	b.n	8001d54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d42:	f7ff fb1b 	bl	800137c <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e180      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d54:	4b0c      	ldr	r3, [pc, #48]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d0f0      	beq.n	8001d42 <HAL_RCC_OscConfig+0x23a>
 8001d60:	e01a      	b.n	8001d98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d62:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d66:	4a08      	ldr	r2, [pc, #32]	; (8001d88 <HAL_RCC_OscConfig+0x280>)
 8001d68:	f023 0301 	bic.w	r3, r3, #1
 8001d6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fb05 	bl	800137c <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d76:	f7ff fb01 	bl	800137c <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d903      	bls.n	8001d8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e166      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
 8001d88:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d8c:	4b92      	ldr	r3, [pc, #584]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001d8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1ee      	bne.n	8001d76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 80a4 	beq.w	8001eee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da6:	4b8c      	ldr	r3, [pc, #560]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10d      	bne.n	8001dce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b89      	ldr	r3, [pc, #548]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a88      	ldr	r2, [pc, #544]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b86      	ldr	r3, [pc, #536]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dce:	4b83      	ldr	r3, [pc, #524]	; (8001fdc <HAL_RCC_OscConfig+0x4d4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001dda:	4b80      	ldr	r3, [pc, #512]	; (8001fdc <HAL_RCC_OscConfig+0x4d4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a7f      	ldr	r2, [pc, #508]	; (8001fdc <HAL_RCC_OscConfig+0x4d4>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7ff fac9 	bl	800137c <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7ff fac5 	bl	800137c <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b64      	cmp	r3, #100	; 0x64
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e12a      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e00:	4b76      	ldr	r3, [pc, #472]	; (8001fdc <HAL_RCC_OscConfig+0x4d4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x31a>
 8001e14:	4b70      	ldr	r3, [pc, #448]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e18:	4a6f      	ldr	r2, [pc, #444]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e20:	e02d      	b.n	8001e7e <HAL_RCC_OscConfig+0x376>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x33c>
 8001e2a:	4b6b      	ldr	r3, [pc, #428]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2e:	4a6a      	ldr	r2, [pc, #424]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	6713      	str	r3, [r2, #112]	; 0x70
 8001e36:	4b68      	ldr	r3, [pc, #416]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3a:	4a67      	ldr	r2, [pc, #412]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	6713      	str	r3, [r2, #112]	; 0x70
 8001e42:	e01c      	b.n	8001e7e <HAL_RCC_OscConfig+0x376>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b05      	cmp	r3, #5
 8001e4a:	d10c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x35e>
 8001e4c:	4b62      	ldr	r3, [pc, #392]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e50:	4a61      	ldr	r2, [pc, #388]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6713      	str	r3, [r2, #112]	; 0x70
 8001e58:	4b5f      	ldr	r3, [pc, #380]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5c:	4a5e      	ldr	r2, [pc, #376]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6713      	str	r3, [r2, #112]	; 0x70
 8001e64:	e00b      	b.n	8001e7e <HAL_RCC_OscConfig+0x376>
 8001e66:	4b5c      	ldr	r3, [pc, #368]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6a:	4a5b      	ldr	r2, [pc, #364]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	6713      	str	r3, [r2, #112]	; 0x70
 8001e72:	4b59      	ldr	r3, [pc, #356]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e76:	4a58      	ldr	r2, [pc, #352]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001e78:	f023 0304 	bic.w	r3, r3, #4
 8001e7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d015      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e86:	f7ff fa79 	bl	800137c <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7ff fa75 	bl	800137c <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e0d8      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	4b4c      	ldr	r3, [pc, #304]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ee      	beq.n	8001e8e <HAL_RCC_OscConfig+0x386>
 8001eb0:	e014      	b.n	8001edc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb2:	f7ff fa63 	bl	800137c <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff fa5f 	bl	800137c <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e0c2      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed0:	4b41      	ldr	r3, [pc, #260]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1ee      	bne.n	8001eba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d105      	bne.n	8001eee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee2:	4b3d      	ldr	r3, [pc, #244]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	4a3c      	ldr	r2, [pc, #240]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80ae 	beq.w	8002054 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef8:	4b37      	ldr	r3, [pc, #220]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d06d      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d14b      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0c:	4b32      	ldr	r3, [pc, #200]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a31      	ldr	r2, [pc, #196]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f18:	f7ff fa30 	bl	800137c <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f20:	f7ff fa2c 	bl	800137c <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e091      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f32:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f0      	bne.n	8001f20 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69da      	ldr	r2, [r3, #28]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	019b      	lsls	r3, r3, #6
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f54:	085b      	lsrs	r3, r3, #1
 8001f56:	3b01      	subs	r3, #1
 8001f58:	041b      	lsls	r3, r3, #16
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	061b      	lsls	r3, r3, #24
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f68:	071b      	lsls	r3, r3, #28
 8001f6a:	491b      	ldr	r1, [pc, #108]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f70:	4b19      	ldr	r3, [pc, #100]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a18      	ldr	r2, [pc, #96]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7c:	f7ff f9fe 	bl	800137c <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f84:	f7ff f9fa 	bl	800137c <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e05f      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0x47c>
 8001fa2:	e057      	b.n	8002054 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa4:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0b      	ldr	r2, [pc, #44]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001faa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7ff f9e4 	bl	800137c <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb8:	f7ff f9e0 	bl	800137c <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e045      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fca:	4b03      	ldr	r3, [pc, #12]	; (8001fd8 <HAL_RCC_OscConfig+0x4d0>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4b0>
 8001fd6:	e03d      	b.n	8002054 <HAL_RCC_OscConfig+0x54c>
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001fe0:	4b1f      	ldr	r3, [pc, #124]	; (8002060 <HAL_RCC_OscConfig+0x558>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d030      	beq.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d129      	bne.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d122      	bne.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002010:	4013      	ands	r3, r2
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002016:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002018:	4293      	cmp	r3, r2
 800201a:	d119      	bne.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	3b01      	subs	r3, #1
 800202a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d10f      	bne.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e0d0      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800207c:	4b6a      	ldr	r3, [pc, #424]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 030f 	and.w	r3, r3, #15
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	429a      	cmp	r2, r3
 8002088:	d910      	bls.n	80020ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208a:	4b67      	ldr	r3, [pc, #412]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 020f 	bic.w	r2, r3, #15
 8002092:	4965      	ldr	r1, [pc, #404]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	4313      	orrs	r3, r2
 8002098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209a:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d001      	beq.n	80020ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0b8      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d020      	beq.n	80020fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c4:	4b59      	ldr	r3, [pc, #356]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4a58      	ldr	r2, [pc, #352]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020dc:	4b53      	ldr	r3, [pc, #332]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4a52      	ldr	r2, [pc, #328]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e8:	4b50      	ldr	r3, [pc, #320]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	494d      	ldr	r1, [pc, #308]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d040      	beq.n	8002188 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d107      	bne.n	800211e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	4b47      	ldr	r3, [pc, #284]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d115      	bne.n	8002146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e07f      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002126:	4b41      	ldr	r3, [pc, #260]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e073      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002136:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e06b      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002146:	4b39      	ldr	r3, [pc, #228]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4936      	ldr	r1, [pc, #216]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002158:	f7ff f910 	bl	800137c <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215e:	e00a      	b.n	8002176 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002160:	f7ff f90c 	bl	800137c <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e053      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	4b2d      	ldr	r3, [pc, #180]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 020c 	and.w	r2, r3, #12
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	429a      	cmp	r2, r3
 8002186:	d1eb      	bne.n	8002160 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002188:	4b27      	ldr	r3, [pc, #156]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 030f 	and.w	r3, r3, #15
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	429a      	cmp	r2, r3
 8002194:	d210      	bcs.n	80021b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002196:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 020f 	bic.w	r2, r3, #15
 800219e:	4922      	ldr	r1, [pc, #136]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 030f 	and.w	r3, r3, #15
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e032      	b.n	800221e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c4:	4b19      	ldr	r3, [pc, #100]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4916      	ldr	r1, [pc, #88]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d009      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	490e      	ldr	r1, [pc, #56]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021f6:	f000 f821 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80021fa:	4602      	mov	r2, r0
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_RCC_ClockConfig+0x1c8>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	091b      	lsrs	r3, r3, #4
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	490a      	ldr	r1, [pc, #40]	; (8002230 <HAL_RCC_ClockConfig+0x1cc>)
 8002208:	5ccb      	ldrb	r3, [r1, r3]
 800220a:	fa22 f303 	lsr.w	r3, r2, r3
 800220e:	4a09      	ldr	r2, [pc, #36]	; (8002234 <HAL_RCC_ClockConfig+0x1d0>)
 8002210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_RCC_ClockConfig+0x1d4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff f86c 	bl	80012f4 <HAL_InitTick>

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023c00 	.word	0x40023c00
 800222c:	40023800 	.word	0x40023800
 8002230:	08005900 	.word	0x08005900
 8002234:	20000000 	.word	0x20000000
 8002238:	20000004 	.word	0x20000004

0800223c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800223c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	2300      	movs	r3, #0
 800224e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002254:	4b67      	ldr	r3, [pc, #412]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 030c 	and.w	r3, r3, #12
 800225c:	2b08      	cmp	r3, #8
 800225e:	d00d      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0x40>
 8002260:	2b08      	cmp	r3, #8
 8002262:	f200 80bd 	bhi.w	80023e0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x34>
 800226a:	2b04      	cmp	r3, #4
 800226c:	d003      	beq.n	8002276 <HAL_RCC_GetSysClockFreq+0x3a>
 800226e:	e0b7      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002270:	4b61      	ldr	r3, [pc, #388]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002272:	60bb      	str	r3, [r7, #8]
      break;
 8002274:	e0b7      	b.n	80023e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002276:	4b61      	ldr	r3, [pc, #388]	; (80023fc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002278:	60bb      	str	r3, [r7, #8]
      break;
 800227a:	e0b4      	b.n	80023e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800227c:	4b5d      	ldr	r3, [pc, #372]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002284:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002286:	4b5b      	ldr	r3, [pc, #364]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d04d      	beq.n	800232e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002292:	4b58      	ldr	r3, [pc, #352]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	099b      	lsrs	r3, r3, #6
 8002298:	461a      	mov	r2, r3
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80022a2:	f04f 0100 	mov.w	r1, #0
 80022a6:	ea02 0800 	and.w	r8, r2, r0
 80022aa:	ea03 0901 	and.w	r9, r3, r1
 80022ae:	4640      	mov	r0, r8
 80022b0:	4649      	mov	r1, r9
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	014b      	lsls	r3, r1, #5
 80022bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022c0:	0142      	lsls	r2, r0, #5
 80022c2:	4610      	mov	r0, r2
 80022c4:	4619      	mov	r1, r3
 80022c6:	ebb0 0008 	subs.w	r0, r0, r8
 80022ca:	eb61 0109 	sbc.w	r1, r1, r9
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	018b      	lsls	r3, r1, #6
 80022d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022dc:	0182      	lsls	r2, r0, #6
 80022de:	1a12      	subs	r2, r2, r0
 80022e0:	eb63 0301 	sbc.w	r3, r3, r1
 80022e4:	f04f 0000 	mov.w	r0, #0
 80022e8:	f04f 0100 	mov.w	r1, #0
 80022ec:	00d9      	lsls	r1, r3, #3
 80022ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022f2:	00d0      	lsls	r0, r2, #3
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	eb12 0208 	adds.w	r2, r2, r8
 80022fc:	eb43 0309 	adc.w	r3, r3, r9
 8002300:	f04f 0000 	mov.w	r0, #0
 8002304:	f04f 0100 	mov.w	r1, #0
 8002308:	0259      	lsls	r1, r3, #9
 800230a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800230e:	0250      	lsls	r0, r2, #9
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4610      	mov	r0, r2
 8002316:	4619      	mov	r1, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	461a      	mov	r2, r3
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	f7fd ffe6 	bl	80002f0 <__aeabi_uldivmod>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4613      	mov	r3, r2
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e04a      	b.n	80023c4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800232e:	4b31      	ldr	r3, [pc, #196]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	099b      	lsrs	r3, r3, #6
 8002334:	461a      	mov	r2, r3
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800233e:	f04f 0100 	mov.w	r1, #0
 8002342:	ea02 0400 	and.w	r4, r2, r0
 8002346:	ea03 0501 	and.w	r5, r3, r1
 800234a:	4620      	mov	r0, r4
 800234c:	4629      	mov	r1, r5
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	014b      	lsls	r3, r1, #5
 8002358:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800235c:	0142      	lsls	r2, r0, #5
 800235e:	4610      	mov	r0, r2
 8002360:	4619      	mov	r1, r3
 8002362:	1b00      	subs	r0, r0, r4
 8002364:	eb61 0105 	sbc.w	r1, r1, r5
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	f04f 0300 	mov.w	r3, #0
 8002370:	018b      	lsls	r3, r1, #6
 8002372:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002376:	0182      	lsls	r2, r0, #6
 8002378:	1a12      	subs	r2, r2, r0
 800237a:	eb63 0301 	sbc.w	r3, r3, r1
 800237e:	f04f 0000 	mov.w	r0, #0
 8002382:	f04f 0100 	mov.w	r1, #0
 8002386:	00d9      	lsls	r1, r3, #3
 8002388:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800238c:	00d0      	lsls	r0, r2, #3
 800238e:	4602      	mov	r2, r0
 8002390:	460b      	mov	r3, r1
 8002392:	1912      	adds	r2, r2, r4
 8002394:	eb45 0303 	adc.w	r3, r5, r3
 8002398:	f04f 0000 	mov.w	r0, #0
 800239c:	f04f 0100 	mov.w	r1, #0
 80023a0:	0299      	lsls	r1, r3, #10
 80023a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80023a6:	0290      	lsls	r0, r2, #10
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	4610      	mov	r0, r2
 80023ae:	4619      	mov	r1, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	461a      	mov	r2, r3
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	f7fd ff9a 	bl	80002f0 <__aeabi_uldivmod>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4613      	mov	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023c4:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	0c1b      	lsrs	r3, r3, #16
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	3301      	adds	r3, #1
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023dc:	60bb      	str	r3, [r7, #8]
      break;
 80023de:	e002      	b.n	80023e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80023e2:	60bb      	str	r3, [r7, #8]
      break;
 80023e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023e6:	68bb      	ldr	r3, [r7, #8]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023f2:	bf00      	nop
 80023f4:	40023800 	.word	0x40023800
 80023f8:	00f42400 	.word	0x00f42400
 80023fc:	007a1200 	.word	0x007a1200

08002400 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002404:	4b03      	ldr	r3, [pc, #12]	; (8002414 <HAL_RCC_GetHCLKFreq+0x14>)
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	20000000 	.word	0x20000000

08002418 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800241c:	f7ff fff0 	bl	8002400 <HAL_RCC_GetHCLKFreq>
 8002420:	4602      	mov	r2, r0
 8002422:	4b05      	ldr	r3, [pc, #20]	; (8002438 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	0a9b      	lsrs	r3, r3, #10
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	4903      	ldr	r1, [pc, #12]	; (800243c <HAL_RCC_GetPCLK1Freq+0x24>)
 800242e:	5ccb      	ldrb	r3, [r1, r3]
 8002430:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002434:	4618      	mov	r0, r3
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40023800 	.word	0x40023800
 800243c:	08005910 	.word	0x08005910

08002440 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002444:	f7ff ffdc 	bl	8002400 <HAL_RCC_GetHCLKFreq>
 8002448:	4602      	mov	r2, r0
 800244a:	4b05      	ldr	r3, [pc, #20]	; (8002460 <HAL_RCC_GetPCLK2Freq+0x20>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	0b5b      	lsrs	r3, r3, #13
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	4903      	ldr	r1, [pc, #12]	; (8002464 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002456:	5ccb      	ldrb	r3, [r1, r3]
 8002458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800245c:	4618      	mov	r0, r3
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40023800 	.word	0x40023800
 8002464:	08005910 	.word	0x08005910

08002468 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b088      	sub	sp, #32
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b00      	cmp	r3, #0
 800248e:	d012      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002490:	4b69      	ldr	r3, [pc, #420]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	4a68      	ldr	r2, [pc, #416]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002496:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800249a:	6093      	str	r3, [r2, #8]
 800249c:	4b66      	ldr	r3, [pc, #408]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a4:	4964      	ldr	r1, [pc, #400]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80024b2:	2301      	movs	r3, #1
 80024b4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d017      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024c2:	4b5d      	ldr	r3, [pc, #372]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d0:	4959      	ldr	r1, [pc, #356]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024e0:	d101      	bne.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80024e2:	2301      	movs	r3, #1
 80024e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80024ee:	2301      	movs	r3, #1
 80024f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d017      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024fe:	4b4e      	ldr	r3, [pc, #312]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002500:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002504:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250c:	494a      	ldr	r1, [pc, #296]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800250e:	4313      	orrs	r3, r2
 8002510:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002518:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800251c:	d101      	bne.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800251e:	2301      	movs	r3, #1
 8002520:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800252a:	2301      	movs	r3, #1
 800252c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800253a:	2301      	movs	r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0320 	and.w	r3, r3, #32
 8002546:	2b00      	cmp	r3, #0
 8002548:	f000 808b 	beq.w	8002662 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800254c:	4b3a      	ldr	r3, [pc, #232]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	4a39      	ldr	r2, [pc, #228]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002556:	6413      	str	r3, [r2, #64]	; 0x40
 8002558:	4b37      	ldr	r3, [pc, #220]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002564:	4b35      	ldr	r3, [pc, #212]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a34      	ldr	r2, [pc, #208]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800256a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800256e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002570:	f7fe ff04 	bl	800137c <HAL_GetTick>
 8002574:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002576:	e008      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002578:	f7fe ff00 	bl	800137c <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b64      	cmp	r3, #100	; 0x64
 8002584:	d901      	bls.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e38f      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800258a:	4b2c      	ldr	r3, [pc, #176]	; (800263c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002596:	4b28      	ldr	r3, [pc, #160]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800259a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800259e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d035      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d02e      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025b4:	4b20      	ldr	r3, [pc, #128]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025bc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025be:	4b1e      	ldr	r3, [pc, #120]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c2:	4a1d      	ldr	r2, [pc, #116]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025ca:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ce:	4a1a      	ldr	r2, [pc, #104]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80025d6:	4a18      	ldr	r2, [pc, #96]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025dc:	4b16      	ldr	r3, [pc, #88]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d114      	bne.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7fe fec8 	bl	800137c <HAL_GetTick>
 80025ec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ee:	e00a      	b.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025f0:	f7fe fec4 	bl	800137c <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e351      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002606:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0ee      	beq.n	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800261a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800261e:	d111      	bne.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002620:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800262e:	400b      	ands	r3, r1
 8002630:	4901      	ldr	r1, [pc, #4]	; (8002638 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002632:	4313      	orrs	r3, r2
 8002634:	608b      	str	r3, [r1, #8]
 8002636:	e00b      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002638:	40023800 	.word	0x40023800
 800263c:	40007000 	.word	0x40007000
 8002640:	0ffffcff 	.word	0x0ffffcff
 8002644:	4bb3      	ldr	r3, [pc, #716]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	4ab2      	ldr	r2, [pc, #712]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800264a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800264e:	6093      	str	r3, [r2, #8]
 8002650:	4bb0      	ldr	r3, [pc, #704]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002652:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800265c:	49ad      	ldr	r1, [pc, #692]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800265e:	4313      	orrs	r3, r2
 8002660:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0310 	and.w	r3, r3, #16
 800266a:	2b00      	cmp	r3, #0
 800266c:	d010      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800266e:	4ba9      	ldr	r3, [pc, #676]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002670:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002674:	4aa7      	ldr	r2, [pc, #668]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002676:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800267a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800267e:	4ba5      	ldr	r3, [pc, #660]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002680:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002688:	49a2      	ldr	r1, [pc, #648]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800268a:	4313      	orrs	r3, r2
 800268c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00a      	beq.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800269c:	4b9d      	ldr	r3, [pc, #628]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800269e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026aa:	499a      	ldr	r1, [pc, #616]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00a      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026be:	4b95      	ldr	r3, [pc, #596]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026cc:	4991      	ldr	r1, [pc, #580]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026e0:	4b8c      	ldr	r3, [pc, #560]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026ee:	4989      	ldr	r1, [pc, #548]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00a      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002702:	4b84      	ldr	r3, [pc, #528]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002708:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002710:	4980      	ldr	r1, [pc, #512]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00a      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002724:	4b7b      	ldr	r3, [pc, #492]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272a:	f023 0203 	bic.w	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	4978      	ldr	r1, [pc, #480]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002734:	4313      	orrs	r3, r2
 8002736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00a      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002746:	4b73      	ldr	r3, [pc, #460]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274c:	f023 020c 	bic.w	r2, r3, #12
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002754:	496f      	ldr	r1, [pc, #444]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002768:	4b6a      	ldr	r3, [pc, #424]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002776:	4967      	ldr	r1, [pc, #412]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002778:	4313      	orrs	r3, r2
 800277a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800278a:	4b62      	ldr	r3, [pc, #392]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800278c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002790:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002798:	495e      	ldr	r1, [pc, #376]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800279a:	4313      	orrs	r3, r2
 800279c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00a      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027ac:	4b59      	ldr	r3, [pc, #356]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ba:	4956      	ldr	r1, [pc, #344]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00a      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80027ce:	4b51      	ldr	r3, [pc, #324]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027dc:	494d      	ldr	r1, [pc, #308]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00a      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80027f0:	4b48      	ldr	r3, [pc, #288]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027fe:	4945      	ldr	r1, [pc, #276]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002800:	4313      	orrs	r3, r2
 8002802:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00a      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002812:	4b40      	ldr	r3, [pc, #256]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002818:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002820:	493c      	ldr	r1, [pc, #240]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002822:	4313      	orrs	r3, r2
 8002824:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002834:	4b37      	ldr	r3, [pc, #220]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002842:	4934      	ldr	r1, [pc, #208]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002844:	4313      	orrs	r3, r2
 8002846:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d011      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002856:	4b2f      	ldr	r3, [pc, #188]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800285c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002864:	492b      	ldr	r1, [pc, #172]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002870:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002874:	d101      	bne.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002876:	2301      	movs	r3, #1
 8002878:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002886:	2301      	movs	r3, #1
 8002888:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002896:	4b1f      	ldr	r3, [pc, #124]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800289c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028a4:	491b      	ldr	r1, [pc, #108]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00b      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028b8:	4b16      	ldr	r3, [pc, #88]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80028ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028be:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028c8:	4912      	ldr	r1, [pc, #72]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00b      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80028dc:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80028de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ec:	4909      	ldr	r1, [pc, #36]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00f      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002902:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002906:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002910:	e002      	b.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	4986      	ldr	r1, [pc, #536]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800291a:	4313      	orrs	r3, r2
 800291c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00b      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800292c:	4b81      	ldr	r3, [pc, #516]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800292e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002932:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800293c:	497d      	ldr	r1, [pc, #500]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800293e:	4313      	orrs	r3, r2
 8002940:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d006      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 80d6 	beq.w	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002958:	4b76      	ldr	r3, [pc, #472]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a75      	ldr	r2, [pc, #468]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800295e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002962:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002964:	f7fe fd0a 	bl	800137c <HAL_GetTick>
 8002968:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800296c:	f7fe fd06 	bl	800137c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	; 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e195      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800297e:	4b6d      	ldr	r3, [pc, #436]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d021      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299a:	2b00      	cmp	r3, #0
 800299c:	d11d      	bne.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800299e:	4b65      	ldr	r3, [pc, #404]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029a4:	0c1b      	lsrs	r3, r3, #16
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80029ac:	4b61      	ldr	r3, [pc, #388]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029b2:	0e1b      	lsrs	r3, r3, #24
 80029b4:	f003 030f 	and.w	r3, r3, #15
 80029b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	019a      	lsls	r2, r3, #6
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	041b      	lsls	r3, r3, #16
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	061b      	lsls	r3, r3, #24
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	071b      	lsls	r3, r3, #28
 80029d2:	4958      	ldr	r1, [pc, #352]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d004      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029ee:	d00a      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d02e      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a04:	d129      	bne.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002a06:	4b4b      	ldr	r3, [pc, #300]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a0c:	0c1b      	lsrs	r3, r3, #16
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a14:	4b47      	ldr	r3, [pc, #284]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a1a:	0f1b      	lsrs	r3, r3, #28
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	019a      	lsls	r2, r3, #6
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	041b      	lsls	r3, r3, #16
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	061b      	lsls	r3, r3, #24
 8002a34:	431a      	orrs	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	071b      	lsls	r3, r3, #28
 8002a3a:	493e      	ldr	r1, [pc, #248]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a42:	4b3c      	ldr	r3, [pc, #240]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a48:	f023 021f 	bic.w	r2, r3, #31
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	3b01      	subs	r3, #1
 8002a52:	4938      	ldr	r1, [pc, #224]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d01d      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a66:	4b33      	ldr	r3, [pc, #204]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a6c:	0e1b      	lsrs	r3, r3, #24
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a74:	4b2f      	ldr	r3, [pc, #188]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a7a:	0f1b      	lsrs	r3, r3, #28
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	019a      	lsls	r2, r3, #6
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	041b      	lsls	r3, r3, #16
 8002a8e:	431a      	orrs	r2, r3
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	061b      	lsls	r3, r3, #24
 8002a94:	431a      	orrs	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	071b      	lsls	r3, r3, #28
 8002a9a:	4926      	ldr	r1, [pc, #152]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d011      	beq.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	019a      	lsls	r2, r3, #6
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	041b      	lsls	r3, r3, #16
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	061b      	lsls	r3, r3, #24
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	071b      	lsls	r3, r3, #28
 8002aca:	491a      	ldr	r1, [pc, #104]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002ad2:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a17      	ldr	r2, [pc, #92]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ad8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002adc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ade:	f7fe fc4d 	bl	800137c <HAL_GetTick>
 8002ae2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ae6:	f7fe fc49 	bl	800137c <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b64      	cmp	r3, #100	; 0x64
 8002af2:	d901      	bls.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e0d8      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002af8:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0f0      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	f040 80ce 	bne.w	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a08      	ldr	r2, [pc, #32]	; (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002b12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b18:	f7fe fc30 	bl	800137c <HAL_GetTick>
 8002b1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b1e:	e00b      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b20:	f7fe fc2c 	bl	800137c <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	; 0x64
 8002b2c:	d904      	bls.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e0bb      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002b32:	bf00      	nop
 8002b34:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b38:	4b5e      	ldr	r3, [pc, #376]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b44:	d0ec      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d02e      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d12a      	bne.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b6e:	4b51      	ldr	r3, [pc, #324]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b7c:	4b4d      	ldr	r3, [pc, #308]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b82:	0f1b      	lsrs	r3, r3, #28
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	019a      	lsls	r2, r3, #6
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	041b      	lsls	r3, r3, #16
 8002b94:	431a      	orrs	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	061b      	lsls	r3, r3, #24
 8002b9c:	431a      	orrs	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	071b      	lsls	r3, r3, #28
 8002ba2:	4944      	ldr	r1, [pc, #272]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002baa:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bb0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	021b      	lsls	r3, r3, #8
 8002bbc:	493d      	ldr	r1, [pc, #244]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d022      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bd8:	d11d      	bne.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bda:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be0:	0e1b      	lsrs	r3, r3, #24
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bee:	0f1b      	lsrs	r3, r3, #28
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	019a      	lsls	r2, r3, #6
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	041b      	lsls	r3, r3, #16
 8002c02:	431a      	orrs	r2, r3
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	061b      	lsls	r3, r3, #24
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	071b      	lsls	r3, r3, #28
 8002c0e:	4929      	ldr	r1, [pc, #164]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d028      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002c22:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c28:	0e1b      	lsrs	r3, r3, #24
 8002c2a:	f003 030f 	and.w	r3, r3, #15
 8002c2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c30:	4b20      	ldr	r3, [pc, #128]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c36:	0c1b      	lsrs	r3, r3, #16
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	019a      	lsls	r2, r3, #6
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	041b      	lsls	r3, r3, #16
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	061b      	lsls	r3, r3, #24
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	071b      	lsls	r3, r3, #28
 8002c56:	4917      	ldr	r1, [pc, #92]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c5e:	4b15      	ldr	r3, [pc, #84]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	4911      	ldr	r1, [pc, #68]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c74:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0e      	ldr	r2, [pc, #56]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c80:	f7fe fb7c 	bl	800137c <HAL_GetTick>
 8002c84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c88:	f7fe fb78 	bl	800137c <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b64      	cmp	r3, #100	; 0x64
 8002c94:	d901      	bls.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e007      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ca2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ca6:	d1ef      	bne.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3720      	adds	r7, #32
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e040      	b.n	8002d4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7fe f99e 	bl	800101c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2224      	movs	r2, #36	; 0x24
 8002ce4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fbe8 	bl	80034cc <UART_SetConfig>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e022      	b.n	8002d4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fe3e 	bl	8003990 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 fec5 	bl	8003ad4 <UART_CheckIdleState>
 8002d4a:	4603      	mov	r3, r0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b08b      	sub	sp, #44	; 0x2c
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d156      	bne.n	8002e18 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <HAL_UART_Transmit_IT+0x22>
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e04f      	b.n	8002e1a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_UART_Transmit_IT+0x34>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e048      	b.n	8002e1a <HAL_UART_Transmit_IT+0xc6>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	88fa      	ldrh	r2, [r7, #6]
 8002d9a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	88fa      	ldrh	r2, [r7, #6]
 8002da2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2221      	movs	r2, #33	; 0x21
 8002db8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dc2:	d107      	bne.n	8002dd4 <HAL_UART_Transmit_IT+0x80>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d103      	bne.n	8002dd4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a16      	ldr	r2, [pc, #88]	; (8002e28 <HAL_UART_Transmit_IT+0xd4>)
 8002dd0:	669a      	str	r2, [r3, #104]	; 0x68
 8002dd2:	e002      	b.n	8002dda <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a15      	ldr	r2, [pc, #84]	; (8002e2c <HAL_UART_Transmit_IT+0xd8>)
 8002dd8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	e853 3f00 	ldrex	r3, [r3]
 8002dee:	613b      	str	r3, [r7, #16]
   return(result);
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002df6:	627b      	str	r3, [r7, #36]	; 0x24
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	623b      	str	r3, [r7, #32]
 8002e02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e04:	69f9      	ldr	r1, [r7, #28]
 8002e06:	6a3a      	ldr	r2, [r7, #32]
 8002e08:	e841 2300 	strex	r3, r2, [r1]
 8002e0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e6      	bne.n	8002de2 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	e000      	b.n	8002e1a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8002e18:	2302      	movs	r3, #2
  }
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	372c      	adds	r7, #44	; 0x2c
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	0800402d 	.word	0x0800402d
 8002e2c:	08003f77 	.word	0x08003f77

08002e30 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08a      	sub	sp, #40	; 0x28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d13d      	bne.n	8002ec2 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_UART_Receive_IT+0x22>
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e036      	b.n	8002ec4 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_UART_Receive_IT+0x34>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e02f      	b.n	8002ec4 <HAL_UART_Receive_IT+0x94>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d018      	beq.n	8002eb2 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	e853 3f00 	ldrex	r3, [r3]
 8002e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e94:	627b      	str	r3, [r7, #36]	; 0x24
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	623b      	str	r3, [r7, #32]
 8002ea0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea2:	69f9      	ldr	r1, [r7, #28]
 8002ea4:	6a3a      	ldr	r2, [r7, #32]
 8002ea6:	e841 2300 	strex	r3, r2, [r1]
 8002eaa:	61bb      	str	r3, [r7, #24]
   return(result);
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1e6      	bne.n	8002e80 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002eb2:	88fb      	ldrh	r3, [r7, #6]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	68b9      	ldr	r1, [r7, #8]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 ff19 	bl	8003cf0 <UART_Start_Receive_IT>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	e000      	b.n	8002ec4 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ec2:	2302      	movs	r3, #2
  }
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3728      	adds	r7, #40	; 0x28
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b0ba      	sub	sp, #232	; 0xe8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ef2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002ef6:	f640 030f 	movw	r3, #2063	; 0x80f
 8002efa:	4013      	ands	r3, r2
 8002efc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002f00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d115      	bne.n	8002f34 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00f      	beq.n	8002f34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d009      	beq.n	8002f34 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 82a4 	beq.w	8003472 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4798      	blx	r3
      }
      return;
 8002f32:	e29e      	b.n	8003472 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002f34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 8117 	beq.w	800316c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002f4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002f4e:	4b85      	ldr	r3, [pc, #532]	; (8003164 <HAL_UART_IRQHandler+0x298>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 810a 	beq.w	800316c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d011      	beq.n	8002f88 <HAL_UART_IRQHandler+0xbc>
 8002f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00b      	beq.n	8002f88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2201      	movs	r2, #1
 8002f76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f7e:	f043 0201 	orr.w	r2, r3, #1
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d011      	beq.n	8002fb8 <HAL_UART_IRQHandler+0xec>
 8002f94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fae:	f043 0204 	orr.w	r2, r3, #4
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d011      	beq.n	8002fe8 <HAL_UART_IRQHandler+0x11c>
 8002fc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00b      	beq.n	8002fe8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fde:	f043 0202 	orr.w	r2, r3, #2
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fec:	f003 0308 	and.w	r3, r3, #8
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d017      	beq.n	8003024 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ff8:	f003 0320 	and.w	r3, r3, #32
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d105      	bne.n	800300c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003004:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00b      	beq.n	8003024 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2208      	movs	r2, #8
 8003012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800301a:	f043 0208 	orr.w	r2, r3, #8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800302c:	2b00      	cmp	r3, #0
 800302e:	d012      	beq.n	8003056 <HAL_UART_IRQHandler+0x18a>
 8003030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003034:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00c      	beq.n	8003056 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003044:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800304c:	f043 0220 	orr.w	r2, r3, #32
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 820a 	beq.w	8003476 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003066:	f003 0320 	and.w	r3, r3, #32
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00d      	beq.n	800308a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800306e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003072:	f003 0320 	and.w	r3, r3, #32
 8003076:	2b00      	cmp	r3, #0
 8003078:	d007      	beq.n	800308a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003090:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309e:	2b40      	cmp	r3, #64	; 0x40
 80030a0:	d005      	beq.n	80030ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80030a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80030a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d04f      	beq.n	800314e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fee8 	bl	8003e84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030be:	2b40      	cmp	r3, #64	; 0x40
 80030c0:	d141      	bne.n	8003146 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	3308      	adds	r3, #8
 80030c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80030d0:	e853 3f00 	ldrex	r3, [r3]
 80030d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80030d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80030dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	3308      	adds	r3, #8
 80030ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80030ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80030f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80030fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80030fe:	e841 2300 	strex	r3, r2, [r1]
 8003102:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1d9      	bne.n	80030c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003112:	2b00      	cmp	r3, #0
 8003114:	d013      	beq.n	800313e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800311a:	4a13      	ldr	r2, [pc, #76]	; (8003168 <HAL_UART_IRQHandler+0x29c>)
 800311c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe fab7 	bl	8001696 <HAL_DMA_Abort_IT>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d017      	beq.n	800315e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003138:	4610      	mov	r0, r2
 800313a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313c:	e00f      	b.n	800315e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f9a4 	bl	800348c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003144:	e00b      	b.n	800315e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f9a0 	bl	800348c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800314c:	e007      	b.n	800315e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f99c 	bl	800348c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800315c:	e18b      	b.n	8003476 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800315e:	bf00      	nop
    return;
 8003160:	e189      	b.n	8003476 <HAL_UART_IRQHandler+0x5aa>
 8003162:	bf00      	nop
 8003164:	04000120 	.word	0x04000120
 8003168:	08003f4b 	.word	0x08003f4b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003170:	2b01      	cmp	r3, #1
 8003172:	f040 8144 	bne.w	80033fe <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800317a:	f003 0310 	and.w	r3, r3, #16
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 813d 	beq.w	80033fe <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 8136 	beq.w	80033fe <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2210      	movs	r2, #16
 8003198:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a4:	2b40      	cmp	r3, #64	; 0x40
 80031a6:	f040 80b2 	bne.w	800330e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80031b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 815d 	beq.w	800347a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80031c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80031ca:	429a      	cmp	r2, r3
 80031cc:	f080 8155 	bcs.w	800347a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80031d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031e4:	f000 8085 	beq.w	80032f2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031f4:	e853 3f00 	ldrex	r3, [r3]
 80031f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80031fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003204:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	461a      	mov	r2, r3
 800320e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003212:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003216:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800321a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800321e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003222:	e841 2300 	strex	r3, r2, [r1]
 8003226:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800322a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1da      	bne.n	80031e8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	3308      	adds	r3, #8
 8003238:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800323a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800323c:	e853 3f00 	ldrex	r3, [r3]
 8003240:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003242:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3308      	adds	r3, #8
 8003252:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003256:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800325a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800325e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003262:	e841 2300 	strex	r3, r2, [r1]
 8003266:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003268:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1e1      	bne.n	8003232 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3308      	adds	r3, #8
 8003274:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003276:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003278:	e853 3f00 	ldrex	r3, [r3]
 800327c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800327e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3308      	adds	r3, #8
 800328e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003292:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003294:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003296:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003298:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800329a:	e841 2300 	strex	r3, r2, [r1]
 800329e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80032a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1e3      	bne.n	800326e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2220      	movs	r2, #32
 80032aa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80032c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032c2:	f023 0310 	bic.w	r3, r3, #16
 80032c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032d4:	65bb      	str	r3, [r7, #88]	; 0x58
 80032d6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80032da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80032dc:	e841 2300 	strex	r3, r2, [r1]
 80032e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80032e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1e4      	bne.n	80032b2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7fe f962 	bl	80015b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032fe:	b29b      	uxth	r3, r3
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	b29b      	uxth	r3, r3
 8003304:	4619      	mov	r1, r3
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f8ca 	bl	80034a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800330c:	e0b5      	b.n	800347a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800331a:	b29b      	uxth	r3, r3
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 80a7 	beq.w	800347e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8003330:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80a2 	beq.w	800347e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003342:	e853 3f00 	ldrex	r3, [r3]
 8003346:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800334a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800334e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800335c:	647b      	str	r3, [r7, #68]	; 0x44
 800335e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003360:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003362:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003364:	e841 2300 	strex	r3, r2, [r1]
 8003368:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800336a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1e4      	bne.n	800333a <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3308      	adds	r3, #8
 8003376:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	e853 3f00 	ldrex	r3, [r3]
 800337e:	623b      	str	r3, [r7, #32]
   return(result);
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3308      	adds	r3, #8
 8003390:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003394:	633a      	str	r2, [r7, #48]	; 0x30
 8003396:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800339a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800339c:	e841 2300 	strex	r3, r2, [r1]
 80033a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80033a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1e3      	bne.n	8003370 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2220      	movs	r2, #32
 80033ac:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	e853 3f00 	ldrex	r3, [r3]
 80033c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0310 	bic.w	r3, r3, #16
 80033ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e0:	69b9      	ldr	r1, [r7, #24]
 80033e2:	69fa      	ldr	r2, [r7, #28]
 80033e4:	e841 2300 	strex	r3, r2, [r1]
 80033e8:	617b      	str	r3, [r7, #20]
   return(result);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1e4      	bne.n	80033ba <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f852 	bl	80034a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033fc:	e03f      	b.n	800347e <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00e      	beq.n	8003428 <HAL_UART_IRQHandler+0x55c>
 800340a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800340e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800341e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f849 	bl	80034b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003426:	e02d      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800342c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00e      	beq.n	8003452 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343c:	2b00      	cmp	r3, #0
 800343e:	d008      	beq.n	8003452 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01c      	beq.n	8003482 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	4798      	blx	r3
    }
    return;
 8003450:	e017      	b.n	8003482 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d012      	beq.n	8003484 <HAL_UART_IRQHandler+0x5b8>
 800345e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00c      	beq.n	8003484 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fe3e 	bl	80040ec <UART_EndTransmit_IT>
    return;
 8003470:	e008      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
      return;
 8003472:	bf00      	nop
 8003474:	e006      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
    return;
 8003476:	bf00      	nop
 8003478:	e004      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
      return;
 800347a:	bf00      	nop
 800347c:	e002      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
      return;
 800347e:	bf00      	nop
 8003480:	e000      	b.n	8003484 <HAL_UART_IRQHandler+0x5b8>
    return;
 8003482:	bf00      	nop
  }

}
 8003484:	37e8      	adds	r7, #232	; 0xe8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop

0800348c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	4ba7      	ldr	r3, [pc, #668]	; (8003794 <UART_SetConfig+0x2c8>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	6979      	ldr	r1, [r7, #20]
 8003500:	430b      	orrs	r3, r1
 8003502:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	4313      	orrs	r3, r2
 8003528:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	430a      	orrs	r2, r1
 800353c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a95      	ldr	r2, [pc, #596]	; (8003798 <UART_SetConfig+0x2cc>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d120      	bne.n	800358a <UART_SetConfig+0xbe>
 8003548:	4b94      	ldr	r3, [pc, #592]	; (800379c <UART_SetConfig+0x2d0>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b03      	cmp	r3, #3
 8003554:	d816      	bhi.n	8003584 <UART_SetConfig+0xb8>
 8003556:	a201      	add	r2, pc, #4	; (adr r2, 800355c <UART_SetConfig+0x90>)
 8003558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355c:	0800356d 	.word	0x0800356d
 8003560:	08003579 	.word	0x08003579
 8003564:	08003573 	.word	0x08003573
 8003568:	0800357f 	.word	0x0800357f
 800356c:	2301      	movs	r3, #1
 800356e:	77fb      	strb	r3, [r7, #31]
 8003570:	e14f      	b.n	8003812 <UART_SetConfig+0x346>
 8003572:	2302      	movs	r3, #2
 8003574:	77fb      	strb	r3, [r7, #31]
 8003576:	e14c      	b.n	8003812 <UART_SetConfig+0x346>
 8003578:	2304      	movs	r3, #4
 800357a:	77fb      	strb	r3, [r7, #31]
 800357c:	e149      	b.n	8003812 <UART_SetConfig+0x346>
 800357e:	2308      	movs	r3, #8
 8003580:	77fb      	strb	r3, [r7, #31]
 8003582:	e146      	b.n	8003812 <UART_SetConfig+0x346>
 8003584:	2310      	movs	r3, #16
 8003586:	77fb      	strb	r3, [r7, #31]
 8003588:	e143      	b.n	8003812 <UART_SetConfig+0x346>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a84      	ldr	r2, [pc, #528]	; (80037a0 <UART_SetConfig+0x2d4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d132      	bne.n	80035fa <UART_SetConfig+0x12e>
 8003594:	4b81      	ldr	r3, [pc, #516]	; (800379c <UART_SetConfig+0x2d0>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	d828      	bhi.n	80035f4 <UART_SetConfig+0x128>
 80035a2:	a201      	add	r2, pc, #4	; (adr r2, 80035a8 <UART_SetConfig+0xdc>)
 80035a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a8:	080035dd 	.word	0x080035dd
 80035ac:	080035f5 	.word	0x080035f5
 80035b0:	080035f5 	.word	0x080035f5
 80035b4:	080035f5 	.word	0x080035f5
 80035b8:	080035e9 	.word	0x080035e9
 80035bc:	080035f5 	.word	0x080035f5
 80035c0:	080035f5 	.word	0x080035f5
 80035c4:	080035f5 	.word	0x080035f5
 80035c8:	080035e3 	.word	0x080035e3
 80035cc:	080035f5 	.word	0x080035f5
 80035d0:	080035f5 	.word	0x080035f5
 80035d4:	080035f5 	.word	0x080035f5
 80035d8:	080035ef 	.word	0x080035ef
 80035dc:	2300      	movs	r3, #0
 80035de:	77fb      	strb	r3, [r7, #31]
 80035e0:	e117      	b.n	8003812 <UART_SetConfig+0x346>
 80035e2:	2302      	movs	r3, #2
 80035e4:	77fb      	strb	r3, [r7, #31]
 80035e6:	e114      	b.n	8003812 <UART_SetConfig+0x346>
 80035e8:	2304      	movs	r3, #4
 80035ea:	77fb      	strb	r3, [r7, #31]
 80035ec:	e111      	b.n	8003812 <UART_SetConfig+0x346>
 80035ee:	2308      	movs	r3, #8
 80035f0:	77fb      	strb	r3, [r7, #31]
 80035f2:	e10e      	b.n	8003812 <UART_SetConfig+0x346>
 80035f4:	2310      	movs	r3, #16
 80035f6:	77fb      	strb	r3, [r7, #31]
 80035f8:	e10b      	b.n	8003812 <UART_SetConfig+0x346>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a69      	ldr	r2, [pc, #420]	; (80037a4 <UART_SetConfig+0x2d8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d120      	bne.n	8003646 <UART_SetConfig+0x17a>
 8003604:	4b65      	ldr	r3, [pc, #404]	; (800379c <UART_SetConfig+0x2d0>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800360e:	2b30      	cmp	r3, #48	; 0x30
 8003610:	d013      	beq.n	800363a <UART_SetConfig+0x16e>
 8003612:	2b30      	cmp	r3, #48	; 0x30
 8003614:	d814      	bhi.n	8003640 <UART_SetConfig+0x174>
 8003616:	2b20      	cmp	r3, #32
 8003618:	d009      	beq.n	800362e <UART_SetConfig+0x162>
 800361a:	2b20      	cmp	r3, #32
 800361c:	d810      	bhi.n	8003640 <UART_SetConfig+0x174>
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <UART_SetConfig+0x15c>
 8003622:	2b10      	cmp	r3, #16
 8003624:	d006      	beq.n	8003634 <UART_SetConfig+0x168>
 8003626:	e00b      	b.n	8003640 <UART_SetConfig+0x174>
 8003628:	2300      	movs	r3, #0
 800362a:	77fb      	strb	r3, [r7, #31]
 800362c:	e0f1      	b.n	8003812 <UART_SetConfig+0x346>
 800362e:	2302      	movs	r3, #2
 8003630:	77fb      	strb	r3, [r7, #31]
 8003632:	e0ee      	b.n	8003812 <UART_SetConfig+0x346>
 8003634:	2304      	movs	r3, #4
 8003636:	77fb      	strb	r3, [r7, #31]
 8003638:	e0eb      	b.n	8003812 <UART_SetConfig+0x346>
 800363a:	2308      	movs	r3, #8
 800363c:	77fb      	strb	r3, [r7, #31]
 800363e:	e0e8      	b.n	8003812 <UART_SetConfig+0x346>
 8003640:	2310      	movs	r3, #16
 8003642:	77fb      	strb	r3, [r7, #31]
 8003644:	e0e5      	b.n	8003812 <UART_SetConfig+0x346>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a57      	ldr	r2, [pc, #348]	; (80037a8 <UART_SetConfig+0x2dc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d120      	bne.n	8003692 <UART_SetConfig+0x1c6>
 8003650:	4b52      	ldr	r3, [pc, #328]	; (800379c <UART_SetConfig+0x2d0>)
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003656:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800365a:	2bc0      	cmp	r3, #192	; 0xc0
 800365c:	d013      	beq.n	8003686 <UART_SetConfig+0x1ba>
 800365e:	2bc0      	cmp	r3, #192	; 0xc0
 8003660:	d814      	bhi.n	800368c <UART_SetConfig+0x1c0>
 8003662:	2b80      	cmp	r3, #128	; 0x80
 8003664:	d009      	beq.n	800367a <UART_SetConfig+0x1ae>
 8003666:	2b80      	cmp	r3, #128	; 0x80
 8003668:	d810      	bhi.n	800368c <UART_SetConfig+0x1c0>
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <UART_SetConfig+0x1a8>
 800366e:	2b40      	cmp	r3, #64	; 0x40
 8003670:	d006      	beq.n	8003680 <UART_SetConfig+0x1b4>
 8003672:	e00b      	b.n	800368c <UART_SetConfig+0x1c0>
 8003674:	2300      	movs	r3, #0
 8003676:	77fb      	strb	r3, [r7, #31]
 8003678:	e0cb      	b.n	8003812 <UART_SetConfig+0x346>
 800367a:	2302      	movs	r3, #2
 800367c:	77fb      	strb	r3, [r7, #31]
 800367e:	e0c8      	b.n	8003812 <UART_SetConfig+0x346>
 8003680:	2304      	movs	r3, #4
 8003682:	77fb      	strb	r3, [r7, #31]
 8003684:	e0c5      	b.n	8003812 <UART_SetConfig+0x346>
 8003686:	2308      	movs	r3, #8
 8003688:	77fb      	strb	r3, [r7, #31]
 800368a:	e0c2      	b.n	8003812 <UART_SetConfig+0x346>
 800368c:	2310      	movs	r3, #16
 800368e:	77fb      	strb	r3, [r7, #31]
 8003690:	e0bf      	b.n	8003812 <UART_SetConfig+0x346>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a45      	ldr	r2, [pc, #276]	; (80037ac <UART_SetConfig+0x2e0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d125      	bne.n	80036e8 <UART_SetConfig+0x21c>
 800369c:	4b3f      	ldr	r3, [pc, #252]	; (800379c <UART_SetConfig+0x2d0>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036aa:	d017      	beq.n	80036dc <UART_SetConfig+0x210>
 80036ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036b0:	d817      	bhi.n	80036e2 <UART_SetConfig+0x216>
 80036b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b6:	d00b      	beq.n	80036d0 <UART_SetConfig+0x204>
 80036b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036bc:	d811      	bhi.n	80036e2 <UART_SetConfig+0x216>
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <UART_SetConfig+0x1fe>
 80036c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c6:	d006      	beq.n	80036d6 <UART_SetConfig+0x20a>
 80036c8:	e00b      	b.n	80036e2 <UART_SetConfig+0x216>
 80036ca:	2300      	movs	r3, #0
 80036cc:	77fb      	strb	r3, [r7, #31]
 80036ce:	e0a0      	b.n	8003812 <UART_SetConfig+0x346>
 80036d0:	2302      	movs	r3, #2
 80036d2:	77fb      	strb	r3, [r7, #31]
 80036d4:	e09d      	b.n	8003812 <UART_SetConfig+0x346>
 80036d6:	2304      	movs	r3, #4
 80036d8:	77fb      	strb	r3, [r7, #31]
 80036da:	e09a      	b.n	8003812 <UART_SetConfig+0x346>
 80036dc:	2308      	movs	r3, #8
 80036de:	77fb      	strb	r3, [r7, #31]
 80036e0:	e097      	b.n	8003812 <UART_SetConfig+0x346>
 80036e2:	2310      	movs	r3, #16
 80036e4:	77fb      	strb	r3, [r7, #31]
 80036e6:	e094      	b.n	8003812 <UART_SetConfig+0x346>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a30      	ldr	r2, [pc, #192]	; (80037b0 <UART_SetConfig+0x2e4>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d125      	bne.n	800373e <UART_SetConfig+0x272>
 80036f2:	4b2a      	ldr	r3, [pc, #168]	; (800379c <UART_SetConfig+0x2d0>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003700:	d017      	beq.n	8003732 <UART_SetConfig+0x266>
 8003702:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003706:	d817      	bhi.n	8003738 <UART_SetConfig+0x26c>
 8003708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800370c:	d00b      	beq.n	8003726 <UART_SetConfig+0x25a>
 800370e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003712:	d811      	bhi.n	8003738 <UART_SetConfig+0x26c>
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <UART_SetConfig+0x254>
 8003718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800371c:	d006      	beq.n	800372c <UART_SetConfig+0x260>
 800371e:	e00b      	b.n	8003738 <UART_SetConfig+0x26c>
 8003720:	2301      	movs	r3, #1
 8003722:	77fb      	strb	r3, [r7, #31]
 8003724:	e075      	b.n	8003812 <UART_SetConfig+0x346>
 8003726:	2302      	movs	r3, #2
 8003728:	77fb      	strb	r3, [r7, #31]
 800372a:	e072      	b.n	8003812 <UART_SetConfig+0x346>
 800372c:	2304      	movs	r3, #4
 800372e:	77fb      	strb	r3, [r7, #31]
 8003730:	e06f      	b.n	8003812 <UART_SetConfig+0x346>
 8003732:	2308      	movs	r3, #8
 8003734:	77fb      	strb	r3, [r7, #31]
 8003736:	e06c      	b.n	8003812 <UART_SetConfig+0x346>
 8003738:	2310      	movs	r3, #16
 800373a:	77fb      	strb	r3, [r7, #31]
 800373c:	e069      	b.n	8003812 <UART_SetConfig+0x346>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a1c      	ldr	r2, [pc, #112]	; (80037b4 <UART_SetConfig+0x2e8>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d137      	bne.n	80037b8 <UART_SetConfig+0x2ec>
 8003748:	4b14      	ldr	r3, [pc, #80]	; (800379c <UART_SetConfig+0x2d0>)
 800374a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003752:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003756:	d017      	beq.n	8003788 <UART_SetConfig+0x2bc>
 8003758:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800375c:	d817      	bhi.n	800378e <UART_SetConfig+0x2c2>
 800375e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003762:	d00b      	beq.n	800377c <UART_SetConfig+0x2b0>
 8003764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003768:	d811      	bhi.n	800378e <UART_SetConfig+0x2c2>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <UART_SetConfig+0x2aa>
 800376e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003772:	d006      	beq.n	8003782 <UART_SetConfig+0x2b6>
 8003774:	e00b      	b.n	800378e <UART_SetConfig+0x2c2>
 8003776:	2300      	movs	r3, #0
 8003778:	77fb      	strb	r3, [r7, #31]
 800377a:	e04a      	b.n	8003812 <UART_SetConfig+0x346>
 800377c:	2302      	movs	r3, #2
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e047      	b.n	8003812 <UART_SetConfig+0x346>
 8003782:	2304      	movs	r3, #4
 8003784:	77fb      	strb	r3, [r7, #31]
 8003786:	e044      	b.n	8003812 <UART_SetConfig+0x346>
 8003788:	2308      	movs	r3, #8
 800378a:	77fb      	strb	r3, [r7, #31]
 800378c:	e041      	b.n	8003812 <UART_SetConfig+0x346>
 800378e:	2310      	movs	r3, #16
 8003790:	77fb      	strb	r3, [r7, #31]
 8003792:	e03e      	b.n	8003812 <UART_SetConfig+0x346>
 8003794:	efff69f3 	.word	0xefff69f3
 8003798:	40011000 	.word	0x40011000
 800379c:	40023800 	.word	0x40023800
 80037a0:	40004400 	.word	0x40004400
 80037a4:	40004800 	.word	0x40004800
 80037a8:	40004c00 	.word	0x40004c00
 80037ac:	40005000 	.word	0x40005000
 80037b0:	40011400 	.word	0x40011400
 80037b4:	40007800 	.word	0x40007800
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a71      	ldr	r2, [pc, #452]	; (8003984 <UART_SetConfig+0x4b8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d125      	bne.n	800380e <UART_SetConfig+0x342>
 80037c2:	4b71      	ldr	r3, [pc, #452]	; (8003988 <UART_SetConfig+0x4bc>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037d0:	d017      	beq.n	8003802 <UART_SetConfig+0x336>
 80037d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037d6:	d817      	bhi.n	8003808 <UART_SetConfig+0x33c>
 80037d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037dc:	d00b      	beq.n	80037f6 <UART_SetConfig+0x32a>
 80037de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037e2:	d811      	bhi.n	8003808 <UART_SetConfig+0x33c>
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <UART_SetConfig+0x324>
 80037e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037ec:	d006      	beq.n	80037fc <UART_SetConfig+0x330>
 80037ee:	e00b      	b.n	8003808 <UART_SetConfig+0x33c>
 80037f0:	2300      	movs	r3, #0
 80037f2:	77fb      	strb	r3, [r7, #31]
 80037f4:	e00d      	b.n	8003812 <UART_SetConfig+0x346>
 80037f6:	2302      	movs	r3, #2
 80037f8:	77fb      	strb	r3, [r7, #31]
 80037fa:	e00a      	b.n	8003812 <UART_SetConfig+0x346>
 80037fc:	2304      	movs	r3, #4
 80037fe:	77fb      	strb	r3, [r7, #31]
 8003800:	e007      	b.n	8003812 <UART_SetConfig+0x346>
 8003802:	2308      	movs	r3, #8
 8003804:	77fb      	strb	r3, [r7, #31]
 8003806:	e004      	b.n	8003812 <UART_SetConfig+0x346>
 8003808:	2310      	movs	r3, #16
 800380a:	77fb      	strb	r3, [r7, #31]
 800380c:	e001      	b.n	8003812 <UART_SetConfig+0x346>
 800380e:	2310      	movs	r3, #16
 8003810:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800381a:	d15a      	bne.n	80038d2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800381c:	7ffb      	ldrb	r3, [r7, #31]
 800381e:	2b08      	cmp	r3, #8
 8003820:	d827      	bhi.n	8003872 <UART_SetConfig+0x3a6>
 8003822:	a201      	add	r2, pc, #4	; (adr r2, 8003828 <UART_SetConfig+0x35c>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	0800384d 	.word	0x0800384d
 800382c:	08003855 	.word	0x08003855
 8003830:	0800385d 	.word	0x0800385d
 8003834:	08003873 	.word	0x08003873
 8003838:	08003863 	.word	0x08003863
 800383c:	08003873 	.word	0x08003873
 8003840:	08003873 	.word	0x08003873
 8003844:	08003873 	.word	0x08003873
 8003848:	0800386b 	.word	0x0800386b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800384c:	f7fe fde4 	bl	8002418 <HAL_RCC_GetPCLK1Freq>
 8003850:	61b8      	str	r0, [r7, #24]
        break;
 8003852:	e013      	b.n	800387c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003854:	f7fe fdf4 	bl	8002440 <HAL_RCC_GetPCLK2Freq>
 8003858:	61b8      	str	r0, [r7, #24]
        break;
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800385c:	4b4b      	ldr	r3, [pc, #300]	; (800398c <UART_SetConfig+0x4c0>)
 800385e:	61bb      	str	r3, [r7, #24]
        break;
 8003860:	e00c      	b.n	800387c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003862:	f7fe fceb 	bl	800223c <HAL_RCC_GetSysClockFreq>
 8003866:	61b8      	str	r0, [r7, #24]
        break;
 8003868:	e008      	b.n	800387c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800386a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800386e:	61bb      	str	r3, [r7, #24]
        break;
 8003870:	e004      	b.n	800387c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8003872:	2300      	movs	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	77bb      	strb	r3, [r7, #30]
        break;
 800387a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d074      	beq.n	800396c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	005a      	lsls	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	441a      	add	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	2b0f      	cmp	r3, #15
 800389c:	d916      	bls.n	80038cc <UART_SetConfig+0x400>
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038a4:	d212      	bcs.n	80038cc <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f023 030f 	bic.w	r3, r3, #15
 80038ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	085b      	lsrs	r3, r3, #1
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	89fb      	ldrh	r3, [r7, #14]
 80038be:	4313      	orrs	r3, r2
 80038c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	89fa      	ldrh	r2, [r7, #14]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e04f      	b.n	800396c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	77bb      	strb	r3, [r7, #30]
 80038d0:	e04c      	b.n	800396c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d828      	bhi.n	800392a <UART_SetConfig+0x45e>
 80038d8:	a201      	add	r2, pc, #4	; (adr r2, 80038e0 <UART_SetConfig+0x414>)
 80038da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038de:	bf00      	nop
 80038e0:	08003905 	.word	0x08003905
 80038e4:	0800390d 	.word	0x0800390d
 80038e8:	08003915 	.word	0x08003915
 80038ec:	0800392b 	.word	0x0800392b
 80038f0:	0800391b 	.word	0x0800391b
 80038f4:	0800392b 	.word	0x0800392b
 80038f8:	0800392b 	.word	0x0800392b
 80038fc:	0800392b 	.word	0x0800392b
 8003900:	08003923 	.word	0x08003923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003904:	f7fe fd88 	bl	8002418 <HAL_RCC_GetPCLK1Freq>
 8003908:	61b8      	str	r0, [r7, #24]
        break;
 800390a:	e013      	b.n	8003934 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800390c:	f7fe fd98 	bl	8002440 <HAL_RCC_GetPCLK2Freq>
 8003910:	61b8      	str	r0, [r7, #24]
        break;
 8003912:	e00f      	b.n	8003934 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003914:	4b1d      	ldr	r3, [pc, #116]	; (800398c <UART_SetConfig+0x4c0>)
 8003916:	61bb      	str	r3, [r7, #24]
        break;
 8003918:	e00c      	b.n	8003934 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800391a:	f7fe fc8f 	bl	800223c <HAL_RCC_GetSysClockFreq>
 800391e:	61b8      	str	r0, [r7, #24]
        break;
 8003920:	e008      	b.n	8003934 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003926:	61bb      	str	r3, [r7, #24]
        break;
 8003928:	e004      	b.n	8003934 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	77bb      	strb	r3, [r7, #30]
        break;
 8003932:	bf00      	nop
    }

    if (pclk != 0U)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	085a      	lsrs	r2, r3, #1
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	441a      	add	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d909      	bls.n	8003968 <UART_SetConfig+0x49c>
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800395a:	d205      	bcs.n	8003968 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	b29a      	uxth	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60da      	str	r2, [r3, #12]
 8003966:	e001      	b.n	800396c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003978:	7fbb      	ldrb	r3, [r7, #30]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40007c00 	.word	0x40007c00
 8003988:	40023800 	.word	0x40023800
 800398c:	00f42400 	.word	0x00f42400

08003990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00a      	beq.n	80039dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00a      	beq.n	80039fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	f003 0310 	and.w	r3, r3, #16
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00a      	beq.n	8003a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	f003 0320 	and.w	r3, r3, #32
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d01a      	beq.n	8003aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a8e:	d10a      	bne.n	8003aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	605a      	str	r2, [r3, #4]
  }
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ae4:	f7fd fc4a 	bl	800137c <HAL_GetTick>
 8003ae8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b08      	cmp	r3, #8
 8003af6:	d10e      	bne.n	8003b16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003af8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f82d 	bl	8003b66 <UART_WaitOnFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e023      	b.n	8003b5e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d10e      	bne.n	8003b42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f817 	bl	8003b66 <UART_WaitOnFlagUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e00d      	b.n	8003b5e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2220      	movs	r2, #32
 8003b46:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b09c      	sub	sp, #112	; 0x70
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	603b      	str	r3, [r7, #0]
 8003b72:	4613      	mov	r3, r2
 8003b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b76:	e0a5      	b.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7e:	f000 80a1 	beq.w	8003cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b82:	f7fd fbfb 	bl	800137c <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d302      	bcc.n	8003b98 <UART_WaitOnFlagUntilTimeout+0x32>
 8003b92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d13e      	bne.n	8003c16 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ba8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003bac:	667b      	str	r3, [r7, #100]	; 0x64
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bb8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003bbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003bbe:	e841 2300 	strex	r3, r2, [r1]
 8003bc2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1e6      	bne.n	8003b98 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3308      	adds	r3, #8
 8003bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bdc:	f023 0301 	bic.w	r3, r3, #1
 8003be0:	663b      	str	r3, [r7, #96]	; 0x60
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3308      	adds	r3, #8
 8003be8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003bea:	64ba      	str	r2, [r7, #72]	; 0x48
 8003bec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003bf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bf2:	e841 2300 	strex	r3, r2, [r1]
 8003bf6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1e5      	bne.n	8003bca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2220      	movs	r2, #32
 8003c02:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2220      	movs	r2, #32
 8003c08:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e067      	b.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0304 	and.w	r3, r3, #4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d04f      	beq.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c32:	d147      	bne.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c3c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c46:	e853 3f00 	ldrex	r3, [r3]
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c5e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c64:	e841 2300 	strex	r3, r2, [r1]
 8003c68:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1e6      	bne.n	8003c3e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	3308      	adds	r3, #8
 8003c76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	e853 3f00 	ldrex	r3, [r3]
 8003c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003c90:	623a      	str	r2, [r7, #32]
 8003c92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c94:	69f9      	ldr	r1, [r7, #28]
 8003c96:	6a3a      	ldr	r2, [r7, #32]
 8003c98:	e841 2300 	strex	r3, r2, [r1]
 8003c9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e5      	bne.n	8003c70 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e010      	b.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	bf0c      	ite	eq
 8003cd4:	2301      	moveq	r3, #1
 8003cd6:	2300      	movne	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	461a      	mov	r2, r3
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	f43f af4a 	beq.w	8003b78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3770      	adds	r7, #112	; 0x70
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
	...

08003cf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b097      	sub	sp, #92	; 0x5c
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	88fa      	ldrh	r2, [r7, #6]
 8003d10:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d22:	d10e      	bne.n	8003d42 <UART_Start_Receive_IT+0x52>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <UART_Start_Receive_IT+0x48>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d36:	e02d      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	22ff      	movs	r2, #255	; 0xff
 8003d3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d40:	e028      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10d      	bne.n	8003d66 <UART_Start_Receive_IT+0x76>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d104      	bne.n	8003d5c <UART_Start_Receive_IT+0x6c>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	22ff      	movs	r2, #255	; 0xff
 8003d56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d5a:	e01b      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	227f      	movs	r2, #127	; 0x7f
 8003d60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d64:	e016      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d6e:	d10d      	bne.n	8003d8c <UART_Start_Receive_IT+0x9c>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d104      	bne.n	8003d82 <UART_Start_Receive_IT+0x92>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	227f      	movs	r2, #127	; 0x7f
 8003d7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d80:	e008      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	223f      	movs	r2, #63	; 0x3f
 8003d86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d8a:	e003      	b.n	8003d94 <UART_Start_Receive_IT+0xa4>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2222      	movs	r2, #34	; 0x22
 8003da0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3308      	adds	r3, #8
 8003da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dac:	e853 3f00 	ldrex	r3, [r3]
 8003db0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	657b      	str	r3, [r7, #84]	; 0x54
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3308      	adds	r3, #8
 8003dc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003dc2:	64ba      	str	r2, [r7, #72]	; 0x48
 8003dc4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003dc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dca:	e841 2300 	strex	r3, r2, [r1]
 8003dce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003dd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1e5      	bne.n	8003da2 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dde:	d107      	bne.n	8003df0 <UART_Start_Receive_IT+0x100>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d103      	bne.n	8003df0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4a24      	ldr	r2, [pc, #144]	; (8003e7c <UART_Start_Receive_IT+0x18c>)
 8003dec:	665a      	str	r2, [r3, #100]	; 0x64
 8003dee:	e002      	b.n	8003df6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4a23      	ldr	r2, [pc, #140]	; (8003e80 <UART_Start_Receive_IT+0x190>)
 8003df4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d019      	beq.n	8003e3a <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e0e:	e853 3f00 	ldrex	r3, [r3]
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	461a      	mov	r2, r3
 8003e22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e24:	637b      	str	r3, [r7, #52]	; 0x34
 8003e26:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e2c:	e841 2300 	strex	r3, r2, [r1]
 8003e30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1e6      	bne.n	8003e06 <UART_Start_Receive_IT+0x116>
 8003e38:	e018      	b.n	8003e6c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	e853 3f00 	ldrex	r3, [r3]
 8003e46:	613b      	str	r3, [r7, #16]
   return(result);
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f043 0320 	orr.w	r3, r3, #32
 8003e4e:	653b      	str	r3, [r7, #80]	; 0x50
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	461a      	mov	r2, r3
 8003e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e58:	623b      	str	r3, [r7, #32]
 8003e5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5c:	69f9      	ldr	r1, [r7, #28]
 8003e5e:	6a3a      	ldr	r2, [r7, #32]
 8003e60:	e841 2300 	strex	r3, r2, [r1]
 8003e64:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1e6      	bne.n	8003e3a <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	375c      	adds	r7, #92	; 0x5c
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	0800429d 	.word	0x0800429d
 8003e80:	08004141 	.word	0x08004141

08003e84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b095      	sub	sp, #84	; 0x54
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e94:	e853 3f00 	ldrex	r3, [r3]
 8003e98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eaa:	643b      	str	r3, [r7, #64]	; 0x40
 8003eac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003eb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003eb2:	e841 2300 	strex	r3, r2, [r1]
 8003eb6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1e6      	bne.n	8003e8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3308      	adds	r3, #8
 8003ec4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	e853 3f00 	ldrex	r3, [r3]
 8003ecc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	f023 0301 	bic.w	r3, r3, #1
 8003ed4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3308      	adds	r3, #8
 8003edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ede:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ee0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ee4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ee6:	e841 2300 	strex	r3, r2, [r1]
 8003eea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1e5      	bne.n	8003ebe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d118      	bne.n	8003f2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	e853 3f00 	ldrex	r3, [r3]
 8003f06:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f023 0310 	bic.w	r3, r3, #16
 8003f0e:	647b      	str	r3, [r7, #68]	; 0x44
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f18:	61bb      	str	r3, [r7, #24]
 8003f1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1c:	6979      	ldr	r1, [r7, #20]
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	e841 2300 	strex	r3, r2, [r1]
 8003f24:	613b      	str	r3, [r7, #16]
   return(result);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1e6      	bne.n	8003efa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003f3e:	bf00      	nop
 8003f40:	3754      	adds	r7, #84	; 0x54
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr

08003f4a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f7ff fa8f 	bl	800348c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f6e:	bf00      	nop
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b08f      	sub	sp, #60	; 0x3c
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f82:	2b21      	cmp	r3, #33	; 0x21
 8003f84:	d14c      	bne.n	8004020 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d132      	bne.n	8003ff8 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	e853 3f00 	ldrex	r3, [r3]
 8003f9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	461a      	mov	r2, r3
 8003fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fb2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fb8:	e841 2300 	strex	r3, r2, [r1]
 8003fbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1e6      	bne.n	8003f92 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	e853 3f00 	ldrex	r3, [r3]
 8003fd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd8:	633b      	str	r3, [r7, #48]	; 0x30
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe2:	61bb      	str	r3, [r7, #24]
 8003fe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe6:	6979      	ldr	r1, [r7, #20]
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	e841 2300 	strex	r3, r2, [r1]
 8003fee:	613b      	str	r3, [r7, #16]
   return(result);
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1e6      	bne.n	8003fc4 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003ff6:	e013      	b.n	8004020 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ffc:	781a      	ldrb	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004008:	1c5a      	adds	r2, r3, #1
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004014:	b29b      	uxth	r3, r3
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004020:	bf00      	nop
 8004022:	373c      	adds	r7, #60	; 0x3c
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800402c:	b480      	push	{r7}
 800402e:	b091      	sub	sp, #68	; 0x44
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004038:	2b21      	cmp	r3, #33	; 0x21
 800403a:	d151      	bne.n	80040e0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004042:	b29b      	uxth	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d132      	bne.n	80040ae <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	623b      	str	r3, [r7, #32]
   return(result);
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800405c:	63bb      	str	r3, [r7, #56]	; 0x38
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	461a      	mov	r2, r3
 8004064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004066:	633b      	str	r3, [r7, #48]	; 0x30
 8004068:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800406c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800406e:	e841 2300 	strex	r3, r2, [r1]
 8004072:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1e6      	bne.n	8004048 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	60fb      	str	r3, [r7, #12]
   return(result);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800408e:	637b      	str	r3, [r7, #52]	; 0x34
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004098:	61fb      	str	r3, [r7, #28]
 800409a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409c:	69b9      	ldr	r1, [r7, #24]
 800409e:	69fa      	ldr	r2, [r7, #28]
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	617b      	str	r3, [r7, #20]
   return(result);
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e6      	bne.n	800407a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80040ac:	e018      	b.n	80040e0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b2:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80040b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040c2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c8:	1c9a      	adds	r2, r3, #2
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80040e0:	bf00      	nop
 80040e2:	3744      	adds	r7, #68	; 0x44
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b088      	sub	sp, #32
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	e853 3f00 	ldrex	r3, [r3]
 8004100:	60bb      	str	r3, [r7, #8]
   return(result);
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	61bb      	str	r3, [r7, #24]
 8004114:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004116:	6979      	ldr	r1, [r7, #20]
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	613b      	str	r3, [r7, #16]
   return(result);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e6      	bne.n	80040f4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2220      	movs	r2, #32
 800412a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7fd f874 	bl	8001220 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004138:	bf00      	nop
 800413a:	3720      	adds	r7, #32
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b096      	sub	sp, #88	; 0x58
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800414e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004156:	2b22      	cmp	r3, #34	; 0x22
 8004158:	f040 8094 	bne.w	8004284 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004166:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800416a:	b2d9      	uxtb	r1, r3
 800416c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004170:	b2da      	uxtb	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004176:	400a      	ands	r2, r1
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800419e:	b29b      	uxth	r3, r3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d177      	bne.n	8004294 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041b8:	653b      	str	r3, [r7, #80]	; 0x50
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041c2:	647b      	str	r3, [r7, #68]	; 0x44
 80041c4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e6      	bne.n	80041a4 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3308      	adds	r3, #8
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	623b      	str	r3, [r7, #32]
   return(result);
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	3308      	adds	r3, #8
 80041f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041f6:	633a      	str	r2, [r7, #48]	; 0x30
 80041f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e5      	bne.n	80041d6 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800421a:	2b01      	cmp	r3, #1
 800421c:	d12e      	bne.n	800427c <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	e853 3f00 	ldrex	r3, [r3]
 8004230:	60fb      	str	r3, [r7, #12]
   return(result);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f023 0310 	bic.w	r3, r3, #16
 8004238:	64bb      	str	r3, [r7, #72]	; 0x48
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	461a      	mov	r2, r3
 8004240:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004242:	61fb      	str	r3, [r7, #28]
 8004244:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	69b9      	ldr	r1, [r7, #24]
 8004248:	69fa      	ldr	r2, [r7, #28]
 800424a:	e841 2300 	strex	r3, r2, [r1]
 800424e:	617b      	str	r3, [r7, #20]
   return(result);
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1e6      	bne.n	8004224 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f003 0310 	and.w	r3, r3, #16
 8004260:	2b10      	cmp	r3, #16
 8004262:	d103      	bne.n	800426c <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2210      	movs	r2, #16
 800426a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004272:	4619      	mov	r1, r3
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f7ff f913 	bl	80034a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800427a:	e00b      	b.n	8004294 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7fc ff9f 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 8004282:	e007      	b.n	8004294 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699a      	ldr	r2, [r3, #24]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f042 0208 	orr.w	r2, r2, #8
 8004292:	619a      	str	r2, [r3, #24]
}
 8004294:	bf00      	nop
 8004296:	3758      	adds	r7, #88	; 0x58
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b096      	sub	sp, #88	; 0x58
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80042aa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042b2:	2b22      	cmp	r3, #34	; 0x22
 80042b4:	f040 8094 	bne.w	80043e0 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042be:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c6:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80042c8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80042cc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80042d0:	4013      	ands	r3, r2
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042d6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042dc:	1c9a      	adds	r2, r3, #2
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d177      	bne.n	80043f0 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800430e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004310:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004314:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431e:	643b      	str	r3, [r7, #64]	; 0x40
 8004320:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004324:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004326:	e841 2300 	strex	r3, r2, [r1]
 800432a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800432c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1e6      	bne.n	8004300 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3308      	adds	r3, #8
 8004338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433a:	6a3b      	ldr	r3, [r7, #32]
 800433c:	e853 3f00 	ldrex	r3, [r3]
 8004340:	61fb      	str	r3, [r7, #28]
   return(result);
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	f023 0301 	bic.w	r3, r3, #1
 8004348:	64bb      	str	r3, [r7, #72]	; 0x48
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3308      	adds	r3, #8
 8004350:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004352:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004354:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004356:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004358:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800435a:	e841 2300 	strex	r3, r2, [r1]
 800435e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1e5      	bne.n	8004332 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004376:	2b01      	cmp	r3, #1
 8004378:	d12e      	bne.n	80043d8 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	e853 3f00 	ldrex	r3, [r3]
 800438c:	60bb      	str	r3, [r7, #8]
   return(result);
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f023 0310 	bic.w	r3, r3, #16
 8004394:	647b      	str	r3, [r7, #68]	; 0x44
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	461a      	mov	r2, r3
 800439c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	6979      	ldr	r1, [r7, #20]
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	613b      	str	r3, [r7, #16]
   return(result);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1e6      	bne.n	8004380 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d103      	bne.n	80043c8 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2210      	movs	r2, #16
 80043c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80043ce:	4619      	mov	r1, r3
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7ff f865 	bl	80034a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043d6:	e00b      	b.n	80043f0 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7fc fef1 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 80043de:	e007      	b.n	80043f0 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0208 	orr.w	r2, r2, #8
 80043ee:	619a      	str	r2, [r3, #24]
}
 80043f0:	bf00      	nop
 80043f2:	3758      	adds	r7, #88	; 0x58
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <__errno>:
 80043f8:	4b01      	ldr	r3, [pc, #4]	; (8004400 <__errno+0x8>)
 80043fa:	6818      	ldr	r0, [r3, #0]
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	2000000c 	.word	0x2000000c

08004404 <__libc_init_array>:
 8004404:	b570      	push	{r4, r5, r6, lr}
 8004406:	4d0d      	ldr	r5, [pc, #52]	; (800443c <__libc_init_array+0x38>)
 8004408:	4c0d      	ldr	r4, [pc, #52]	; (8004440 <__libc_init_array+0x3c>)
 800440a:	1b64      	subs	r4, r4, r5
 800440c:	10a4      	asrs	r4, r4, #2
 800440e:	2600      	movs	r6, #0
 8004410:	42a6      	cmp	r6, r4
 8004412:	d109      	bne.n	8004428 <__libc_init_array+0x24>
 8004414:	4d0b      	ldr	r5, [pc, #44]	; (8004444 <__libc_init_array+0x40>)
 8004416:	4c0c      	ldr	r4, [pc, #48]	; (8004448 <__libc_init_array+0x44>)
 8004418:	f001 f936 	bl	8005688 <_init>
 800441c:	1b64      	subs	r4, r4, r5
 800441e:	10a4      	asrs	r4, r4, #2
 8004420:	2600      	movs	r6, #0
 8004422:	42a6      	cmp	r6, r4
 8004424:	d105      	bne.n	8004432 <__libc_init_array+0x2e>
 8004426:	bd70      	pop	{r4, r5, r6, pc}
 8004428:	f855 3b04 	ldr.w	r3, [r5], #4
 800442c:	4798      	blx	r3
 800442e:	3601      	adds	r6, #1
 8004430:	e7ee      	b.n	8004410 <__libc_init_array+0xc>
 8004432:	f855 3b04 	ldr.w	r3, [r5], #4
 8004436:	4798      	blx	r3
 8004438:	3601      	adds	r6, #1
 800443a:	e7f2      	b.n	8004422 <__libc_init_array+0x1e>
 800443c:	08005ad0 	.word	0x08005ad0
 8004440:	08005ad0 	.word	0x08005ad0
 8004444:	08005ad0 	.word	0x08005ad0
 8004448:	08005ad4 	.word	0x08005ad4

0800444c <memset>:
 800444c:	4402      	add	r2, r0
 800444e:	4603      	mov	r3, r0
 8004450:	4293      	cmp	r3, r2
 8004452:	d100      	bne.n	8004456 <memset+0xa>
 8004454:	4770      	bx	lr
 8004456:	f803 1b01 	strb.w	r1, [r3], #1
 800445a:	e7f9      	b.n	8004450 <memset+0x4>

0800445c <siprintf>:
 800445c:	b40e      	push	{r1, r2, r3}
 800445e:	b500      	push	{lr}
 8004460:	b09c      	sub	sp, #112	; 0x70
 8004462:	ab1d      	add	r3, sp, #116	; 0x74
 8004464:	9002      	str	r0, [sp, #8]
 8004466:	9006      	str	r0, [sp, #24]
 8004468:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800446c:	4809      	ldr	r0, [pc, #36]	; (8004494 <siprintf+0x38>)
 800446e:	9107      	str	r1, [sp, #28]
 8004470:	9104      	str	r1, [sp, #16]
 8004472:	4909      	ldr	r1, [pc, #36]	; (8004498 <siprintf+0x3c>)
 8004474:	f853 2b04 	ldr.w	r2, [r3], #4
 8004478:	9105      	str	r1, [sp, #20]
 800447a:	6800      	ldr	r0, [r0, #0]
 800447c:	9301      	str	r3, [sp, #4]
 800447e:	a902      	add	r1, sp, #8
 8004480:	f000 f8ba 	bl	80045f8 <_svfiprintf_r>
 8004484:	9b02      	ldr	r3, [sp, #8]
 8004486:	2200      	movs	r2, #0
 8004488:	701a      	strb	r2, [r3, #0]
 800448a:	b01c      	add	sp, #112	; 0x70
 800448c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004490:	b003      	add	sp, #12
 8004492:	4770      	bx	lr
 8004494:	2000000c 	.word	0x2000000c
 8004498:	ffff0208 	.word	0xffff0208

0800449c <siscanf>:
 800449c:	b40e      	push	{r1, r2, r3}
 800449e:	b510      	push	{r4, lr}
 80044a0:	b09f      	sub	sp, #124	; 0x7c
 80044a2:	ac21      	add	r4, sp, #132	; 0x84
 80044a4:	f44f 7101 	mov.w	r1, #516	; 0x204
 80044a8:	f854 2b04 	ldr.w	r2, [r4], #4
 80044ac:	9201      	str	r2, [sp, #4]
 80044ae:	f8ad 101c 	strh.w	r1, [sp, #28]
 80044b2:	9004      	str	r0, [sp, #16]
 80044b4:	9008      	str	r0, [sp, #32]
 80044b6:	f7fb fec3 	bl	8000240 <strlen>
 80044ba:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <siscanf+0x50>)
 80044bc:	9005      	str	r0, [sp, #20]
 80044be:	9009      	str	r0, [sp, #36]	; 0x24
 80044c0:	930d      	str	r3, [sp, #52]	; 0x34
 80044c2:	480b      	ldr	r0, [pc, #44]	; (80044f0 <siscanf+0x54>)
 80044c4:	9a01      	ldr	r2, [sp, #4]
 80044c6:	6800      	ldr	r0, [r0, #0]
 80044c8:	9403      	str	r4, [sp, #12]
 80044ca:	2300      	movs	r3, #0
 80044cc:	9311      	str	r3, [sp, #68]	; 0x44
 80044ce:	9316      	str	r3, [sp, #88]	; 0x58
 80044d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80044d4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80044d8:	a904      	add	r1, sp, #16
 80044da:	4623      	mov	r3, r4
 80044dc:	f000 f9e6 	bl	80048ac <__ssvfiscanf_r>
 80044e0:	b01f      	add	sp, #124	; 0x7c
 80044e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044e6:	b003      	add	sp, #12
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	080044f5 	.word	0x080044f5
 80044f0:	2000000c 	.word	0x2000000c

080044f4 <__seofread>:
 80044f4:	2000      	movs	r0, #0
 80044f6:	4770      	bx	lr

080044f8 <strncmp>:
 80044f8:	b510      	push	{r4, lr}
 80044fa:	b16a      	cbz	r2, 8004518 <strncmp+0x20>
 80044fc:	3901      	subs	r1, #1
 80044fe:	1884      	adds	r4, r0, r2
 8004500:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004504:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004508:	4293      	cmp	r3, r2
 800450a:	d103      	bne.n	8004514 <strncmp+0x1c>
 800450c:	42a0      	cmp	r0, r4
 800450e:	d001      	beq.n	8004514 <strncmp+0x1c>
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1f5      	bne.n	8004500 <strncmp+0x8>
 8004514:	1a98      	subs	r0, r3, r2
 8004516:	bd10      	pop	{r4, pc}
 8004518:	4610      	mov	r0, r2
 800451a:	e7fc      	b.n	8004516 <strncmp+0x1e>

0800451c <strncpy>:
 800451c:	b510      	push	{r4, lr}
 800451e:	3901      	subs	r1, #1
 8004520:	4603      	mov	r3, r0
 8004522:	b132      	cbz	r2, 8004532 <strncpy+0x16>
 8004524:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004528:	f803 4b01 	strb.w	r4, [r3], #1
 800452c:	3a01      	subs	r2, #1
 800452e:	2c00      	cmp	r4, #0
 8004530:	d1f7      	bne.n	8004522 <strncpy+0x6>
 8004532:	441a      	add	r2, r3
 8004534:	2100      	movs	r1, #0
 8004536:	4293      	cmp	r3, r2
 8004538:	d100      	bne.n	800453c <strncpy+0x20>
 800453a:	bd10      	pop	{r4, pc}
 800453c:	f803 1b01 	strb.w	r1, [r3], #1
 8004540:	e7f9      	b.n	8004536 <strncpy+0x1a>

08004542 <__ssputs_r>:
 8004542:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004546:	688e      	ldr	r6, [r1, #8]
 8004548:	429e      	cmp	r6, r3
 800454a:	4682      	mov	sl, r0
 800454c:	460c      	mov	r4, r1
 800454e:	4690      	mov	r8, r2
 8004550:	461f      	mov	r7, r3
 8004552:	d838      	bhi.n	80045c6 <__ssputs_r+0x84>
 8004554:	898a      	ldrh	r2, [r1, #12]
 8004556:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800455a:	d032      	beq.n	80045c2 <__ssputs_r+0x80>
 800455c:	6825      	ldr	r5, [r4, #0]
 800455e:	6909      	ldr	r1, [r1, #16]
 8004560:	eba5 0901 	sub.w	r9, r5, r1
 8004564:	6965      	ldr	r5, [r4, #20]
 8004566:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800456a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800456e:	3301      	adds	r3, #1
 8004570:	444b      	add	r3, r9
 8004572:	106d      	asrs	r5, r5, #1
 8004574:	429d      	cmp	r5, r3
 8004576:	bf38      	it	cc
 8004578:	461d      	movcc	r5, r3
 800457a:	0553      	lsls	r3, r2, #21
 800457c:	d531      	bpl.n	80045e2 <__ssputs_r+0xa0>
 800457e:	4629      	mov	r1, r5
 8004580:	f000 ffde 	bl	8005540 <_malloc_r>
 8004584:	4606      	mov	r6, r0
 8004586:	b950      	cbnz	r0, 800459e <__ssputs_r+0x5c>
 8004588:	230c      	movs	r3, #12
 800458a:	f8ca 3000 	str.w	r3, [sl]
 800458e:	89a3      	ldrh	r3, [r4, #12]
 8004590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004594:	81a3      	strh	r3, [r4, #12]
 8004596:	f04f 30ff 	mov.w	r0, #4294967295
 800459a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800459e:	6921      	ldr	r1, [r4, #16]
 80045a0:	464a      	mov	r2, r9
 80045a2:	f000 ff55 	bl	8005450 <memcpy>
 80045a6:	89a3      	ldrh	r3, [r4, #12]
 80045a8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80045ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045b0:	81a3      	strh	r3, [r4, #12]
 80045b2:	6126      	str	r6, [r4, #16]
 80045b4:	6165      	str	r5, [r4, #20]
 80045b6:	444e      	add	r6, r9
 80045b8:	eba5 0509 	sub.w	r5, r5, r9
 80045bc:	6026      	str	r6, [r4, #0]
 80045be:	60a5      	str	r5, [r4, #8]
 80045c0:	463e      	mov	r6, r7
 80045c2:	42be      	cmp	r6, r7
 80045c4:	d900      	bls.n	80045c8 <__ssputs_r+0x86>
 80045c6:	463e      	mov	r6, r7
 80045c8:	4632      	mov	r2, r6
 80045ca:	6820      	ldr	r0, [r4, #0]
 80045cc:	4641      	mov	r1, r8
 80045ce:	f000 ff4d 	bl	800546c <memmove>
 80045d2:	68a3      	ldr	r3, [r4, #8]
 80045d4:	6822      	ldr	r2, [r4, #0]
 80045d6:	1b9b      	subs	r3, r3, r6
 80045d8:	4432      	add	r2, r6
 80045da:	60a3      	str	r3, [r4, #8]
 80045dc:	6022      	str	r2, [r4, #0]
 80045de:	2000      	movs	r0, #0
 80045e0:	e7db      	b.n	800459a <__ssputs_r+0x58>
 80045e2:	462a      	mov	r2, r5
 80045e4:	f001 f806 	bl	80055f4 <_realloc_r>
 80045e8:	4606      	mov	r6, r0
 80045ea:	2800      	cmp	r0, #0
 80045ec:	d1e1      	bne.n	80045b2 <__ssputs_r+0x70>
 80045ee:	6921      	ldr	r1, [r4, #16]
 80045f0:	4650      	mov	r0, sl
 80045f2:	f000 ff55 	bl	80054a0 <_free_r>
 80045f6:	e7c7      	b.n	8004588 <__ssputs_r+0x46>

080045f8 <_svfiprintf_r>:
 80045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045fc:	4698      	mov	r8, r3
 80045fe:	898b      	ldrh	r3, [r1, #12]
 8004600:	061b      	lsls	r3, r3, #24
 8004602:	b09d      	sub	sp, #116	; 0x74
 8004604:	4607      	mov	r7, r0
 8004606:	460d      	mov	r5, r1
 8004608:	4614      	mov	r4, r2
 800460a:	d50e      	bpl.n	800462a <_svfiprintf_r+0x32>
 800460c:	690b      	ldr	r3, [r1, #16]
 800460e:	b963      	cbnz	r3, 800462a <_svfiprintf_r+0x32>
 8004610:	2140      	movs	r1, #64	; 0x40
 8004612:	f000 ff95 	bl	8005540 <_malloc_r>
 8004616:	6028      	str	r0, [r5, #0]
 8004618:	6128      	str	r0, [r5, #16]
 800461a:	b920      	cbnz	r0, 8004626 <_svfiprintf_r+0x2e>
 800461c:	230c      	movs	r3, #12
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	f04f 30ff 	mov.w	r0, #4294967295
 8004624:	e0d1      	b.n	80047ca <_svfiprintf_r+0x1d2>
 8004626:	2340      	movs	r3, #64	; 0x40
 8004628:	616b      	str	r3, [r5, #20]
 800462a:	2300      	movs	r3, #0
 800462c:	9309      	str	r3, [sp, #36]	; 0x24
 800462e:	2320      	movs	r3, #32
 8004630:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004634:	f8cd 800c 	str.w	r8, [sp, #12]
 8004638:	2330      	movs	r3, #48	; 0x30
 800463a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80047e4 <_svfiprintf_r+0x1ec>
 800463e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004642:	f04f 0901 	mov.w	r9, #1
 8004646:	4623      	mov	r3, r4
 8004648:	469a      	mov	sl, r3
 800464a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800464e:	b10a      	cbz	r2, 8004654 <_svfiprintf_r+0x5c>
 8004650:	2a25      	cmp	r2, #37	; 0x25
 8004652:	d1f9      	bne.n	8004648 <_svfiprintf_r+0x50>
 8004654:	ebba 0b04 	subs.w	fp, sl, r4
 8004658:	d00b      	beq.n	8004672 <_svfiprintf_r+0x7a>
 800465a:	465b      	mov	r3, fp
 800465c:	4622      	mov	r2, r4
 800465e:	4629      	mov	r1, r5
 8004660:	4638      	mov	r0, r7
 8004662:	f7ff ff6e 	bl	8004542 <__ssputs_r>
 8004666:	3001      	adds	r0, #1
 8004668:	f000 80aa 	beq.w	80047c0 <_svfiprintf_r+0x1c8>
 800466c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800466e:	445a      	add	r2, fp
 8004670:	9209      	str	r2, [sp, #36]	; 0x24
 8004672:	f89a 3000 	ldrb.w	r3, [sl]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 80a2 	beq.w	80047c0 <_svfiprintf_r+0x1c8>
 800467c:	2300      	movs	r3, #0
 800467e:	f04f 32ff 	mov.w	r2, #4294967295
 8004682:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004686:	f10a 0a01 	add.w	sl, sl, #1
 800468a:	9304      	str	r3, [sp, #16]
 800468c:	9307      	str	r3, [sp, #28]
 800468e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004692:	931a      	str	r3, [sp, #104]	; 0x68
 8004694:	4654      	mov	r4, sl
 8004696:	2205      	movs	r2, #5
 8004698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800469c:	4851      	ldr	r0, [pc, #324]	; (80047e4 <_svfiprintf_r+0x1ec>)
 800469e:	f7fb fdd7 	bl	8000250 <memchr>
 80046a2:	9a04      	ldr	r2, [sp, #16]
 80046a4:	b9d8      	cbnz	r0, 80046de <_svfiprintf_r+0xe6>
 80046a6:	06d0      	lsls	r0, r2, #27
 80046a8:	bf44      	itt	mi
 80046aa:	2320      	movmi	r3, #32
 80046ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046b0:	0711      	lsls	r1, r2, #28
 80046b2:	bf44      	itt	mi
 80046b4:	232b      	movmi	r3, #43	; 0x2b
 80046b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046ba:	f89a 3000 	ldrb.w	r3, [sl]
 80046be:	2b2a      	cmp	r3, #42	; 0x2a
 80046c0:	d015      	beq.n	80046ee <_svfiprintf_r+0xf6>
 80046c2:	9a07      	ldr	r2, [sp, #28]
 80046c4:	4654      	mov	r4, sl
 80046c6:	2000      	movs	r0, #0
 80046c8:	f04f 0c0a 	mov.w	ip, #10
 80046cc:	4621      	mov	r1, r4
 80046ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046d2:	3b30      	subs	r3, #48	; 0x30
 80046d4:	2b09      	cmp	r3, #9
 80046d6:	d94e      	bls.n	8004776 <_svfiprintf_r+0x17e>
 80046d8:	b1b0      	cbz	r0, 8004708 <_svfiprintf_r+0x110>
 80046da:	9207      	str	r2, [sp, #28]
 80046dc:	e014      	b.n	8004708 <_svfiprintf_r+0x110>
 80046de:	eba0 0308 	sub.w	r3, r0, r8
 80046e2:	fa09 f303 	lsl.w	r3, r9, r3
 80046e6:	4313      	orrs	r3, r2
 80046e8:	9304      	str	r3, [sp, #16]
 80046ea:	46a2      	mov	sl, r4
 80046ec:	e7d2      	b.n	8004694 <_svfiprintf_r+0x9c>
 80046ee:	9b03      	ldr	r3, [sp, #12]
 80046f0:	1d19      	adds	r1, r3, #4
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	9103      	str	r1, [sp, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	bfbb      	ittet	lt
 80046fa:	425b      	neglt	r3, r3
 80046fc:	f042 0202 	orrlt.w	r2, r2, #2
 8004700:	9307      	strge	r3, [sp, #28]
 8004702:	9307      	strlt	r3, [sp, #28]
 8004704:	bfb8      	it	lt
 8004706:	9204      	strlt	r2, [sp, #16]
 8004708:	7823      	ldrb	r3, [r4, #0]
 800470a:	2b2e      	cmp	r3, #46	; 0x2e
 800470c:	d10c      	bne.n	8004728 <_svfiprintf_r+0x130>
 800470e:	7863      	ldrb	r3, [r4, #1]
 8004710:	2b2a      	cmp	r3, #42	; 0x2a
 8004712:	d135      	bne.n	8004780 <_svfiprintf_r+0x188>
 8004714:	9b03      	ldr	r3, [sp, #12]
 8004716:	1d1a      	adds	r2, r3, #4
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	9203      	str	r2, [sp, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	bfb8      	it	lt
 8004720:	f04f 33ff 	movlt.w	r3, #4294967295
 8004724:	3402      	adds	r4, #2
 8004726:	9305      	str	r3, [sp, #20]
 8004728:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80047f4 <_svfiprintf_r+0x1fc>
 800472c:	7821      	ldrb	r1, [r4, #0]
 800472e:	2203      	movs	r2, #3
 8004730:	4650      	mov	r0, sl
 8004732:	f7fb fd8d 	bl	8000250 <memchr>
 8004736:	b140      	cbz	r0, 800474a <_svfiprintf_r+0x152>
 8004738:	2340      	movs	r3, #64	; 0x40
 800473a:	eba0 000a 	sub.w	r0, r0, sl
 800473e:	fa03 f000 	lsl.w	r0, r3, r0
 8004742:	9b04      	ldr	r3, [sp, #16]
 8004744:	4303      	orrs	r3, r0
 8004746:	3401      	adds	r4, #1
 8004748:	9304      	str	r3, [sp, #16]
 800474a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800474e:	4826      	ldr	r0, [pc, #152]	; (80047e8 <_svfiprintf_r+0x1f0>)
 8004750:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004754:	2206      	movs	r2, #6
 8004756:	f7fb fd7b 	bl	8000250 <memchr>
 800475a:	2800      	cmp	r0, #0
 800475c:	d038      	beq.n	80047d0 <_svfiprintf_r+0x1d8>
 800475e:	4b23      	ldr	r3, [pc, #140]	; (80047ec <_svfiprintf_r+0x1f4>)
 8004760:	bb1b      	cbnz	r3, 80047aa <_svfiprintf_r+0x1b2>
 8004762:	9b03      	ldr	r3, [sp, #12]
 8004764:	3307      	adds	r3, #7
 8004766:	f023 0307 	bic.w	r3, r3, #7
 800476a:	3308      	adds	r3, #8
 800476c:	9303      	str	r3, [sp, #12]
 800476e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004770:	4433      	add	r3, r6
 8004772:	9309      	str	r3, [sp, #36]	; 0x24
 8004774:	e767      	b.n	8004646 <_svfiprintf_r+0x4e>
 8004776:	fb0c 3202 	mla	r2, ip, r2, r3
 800477a:	460c      	mov	r4, r1
 800477c:	2001      	movs	r0, #1
 800477e:	e7a5      	b.n	80046cc <_svfiprintf_r+0xd4>
 8004780:	2300      	movs	r3, #0
 8004782:	3401      	adds	r4, #1
 8004784:	9305      	str	r3, [sp, #20]
 8004786:	4619      	mov	r1, r3
 8004788:	f04f 0c0a 	mov.w	ip, #10
 800478c:	4620      	mov	r0, r4
 800478e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004792:	3a30      	subs	r2, #48	; 0x30
 8004794:	2a09      	cmp	r2, #9
 8004796:	d903      	bls.n	80047a0 <_svfiprintf_r+0x1a8>
 8004798:	2b00      	cmp	r3, #0
 800479a:	d0c5      	beq.n	8004728 <_svfiprintf_r+0x130>
 800479c:	9105      	str	r1, [sp, #20]
 800479e:	e7c3      	b.n	8004728 <_svfiprintf_r+0x130>
 80047a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80047a4:	4604      	mov	r4, r0
 80047a6:	2301      	movs	r3, #1
 80047a8:	e7f0      	b.n	800478c <_svfiprintf_r+0x194>
 80047aa:	ab03      	add	r3, sp, #12
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	462a      	mov	r2, r5
 80047b0:	4b0f      	ldr	r3, [pc, #60]	; (80047f0 <_svfiprintf_r+0x1f8>)
 80047b2:	a904      	add	r1, sp, #16
 80047b4:	4638      	mov	r0, r7
 80047b6:	f3af 8000 	nop.w
 80047ba:	1c42      	adds	r2, r0, #1
 80047bc:	4606      	mov	r6, r0
 80047be:	d1d6      	bne.n	800476e <_svfiprintf_r+0x176>
 80047c0:	89ab      	ldrh	r3, [r5, #12]
 80047c2:	065b      	lsls	r3, r3, #25
 80047c4:	f53f af2c 	bmi.w	8004620 <_svfiprintf_r+0x28>
 80047c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047ca:	b01d      	add	sp, #116	; 0x74
 80047cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d0:	ab03      	add	r3, sp, #12
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	462a      	mov	r2, r5
 80047d6:	4b06      	ldr	r3, [pc, #24]	; (80047f0 <_svfiprintf_r+0x1f8>)
 80047d8:	a904      	add	r1, sp, #16
 80047da:	4638      	mov	r0, r7
 80047dc:	f000 fa4c 	bl	8004c78 <_printf_i>
 80047e0:	e7eb      	b.n	80047ba <_svfiprintf_r+0x1c2>
 80047e2:	bf00      	nop
 80047e4:	08005918 	.word	0x08005918
 80047e8:	08005922 	.word	0x08005922
 80047ec:	00000000 	.word	0x00000000
 80047f0:	08004543 	.word	0x08004543
 80047f4:	0800591e 	.word	0x0800591e

080047f8 <_sungetc_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	1c4b      	adds	r3, r1, #1
 80047fc:	4614      	mov	r4, r2
 80047fe:	d103      	bne.n	8004808 <_sungetc_r+0x10>
 8004800:	f04f 35ff 	mov.w	r5, #4294967295
 8004804:	4628      	mov	r0, r5
 8004806:	bd38      	pop	{r3, r4, r5, pc}
 8004808:	8993      	ldrh	r3, [r2, #12]
 800480a:	f023 0320 	bic.w	r3, r3, #32
 800480e:	8193      	strh	r3, [r2, #12]
 8004810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004812:	6852      	ldr	r2, [r2, #4]
 8004814:	b2cd      	uxtb	r5, r1
 8004816:	b18b      	cbz	r3, 800483c <_sungetc_r+0x44>
 8004818:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800481a:	4293      	cmp	r3, r2
 800481c:	dd08      	ble.n	8004830 <_sungetc_r+0x38>
 800481e:	6823      	ldr	r3, [r4, #0]
 8004820:	1e5a      	subs	r2, r3, #1
 8004822:	6022      	str	r2, [r4, #0]
 8004824:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004828:	6863      	ldr	r3, [r4, #4]
 800482a:	3301      	adds	r3, #1
 800482c:	6063      	str	r3, [r4, #4]
 800482e:	e7e9      	b.n	8004804 <_sungetc_r+0xc>
 8004830:	4621      	mov	r1, r4
 8004832:	f000 fdd1 	bl	80053d8 <__submore>
 8004836:	2800      	cmp	r0, #0
 8004838:	d0f1      	beq.n	800481e <_sungetc_r+0x26>
 800483a:	e7e1      	b.n	8004800 <_sungetc_r+0x8>
 800483c:	6921      	ldr	r1, [r4, #16]
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	b151      	cbz	r1, 8004858 <_sungetc_r+0x60>
 8004842:	4299      	cmp	r1, r3
 8004844:	d208      	bcs.n	8004858 <_sungetc_r+0x60>
 8004846:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800484a:	42a9      	cmp	r1, r5
 800484c:	d104      	bne.n	8004858 <_sungetc_r+0x60>
 800484e:	3b01      	subs	r3, #1
 8004850:	3201      	adds	r2, #1
 8004852:	6023      	str	r3, [r4, #0]
 8004854:	6062      	str	r2, [r4, #4]
 8004856:	e7d5      	b.n	8004804 <_sungetc_r+0xc>
 8004858:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800485c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004860:	6363      	str	r3, [r4, #52]	; 0x34
 8004862:	2303      	movs	r3, #3
 8004864:	63a3      	str	r3, [r4, #56]	; 0x38
 8004866:	4623      	mov	r3, r4
 8004868:	f803 5f46 	strb.w	r5, [r3, #70]!
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	2301      	movs	r3, #1
 8004870:	e7dc      	b.n	800482c <_sungetc_r+0x34>

08004872 <__ssrefill_r>:
 8004872:	b510      	push	{r4, lr}
 8004874:	460c      	mov	r4, r1
 8004876:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004878:	b169      	cbz	r1, 8004896 <__ssrefill_r+0x24>
 800487a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800487e:	4299      	cmp	r1, r3
 8004880:	d001      	beq.n	8004886 <__ssrefill_r+0x14>
 8004882:	f000 fe0d 	bl	80054a0 <_free_r>
 8004886:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004888:	6063      	str	r3, [r4, #4]
 800488a:	2000      	movs	r0, #0
 800488c:	6360      	str	r0, [r4, #52]	; 0x34
 800488e:	b113      	cbz	r3, 8004896 <__ssrefill_r+0x24>
 8004890:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004892:	6023      	str	r3, [r4, #0]
 8004894:	bd10      	pop	{r4, pc}
 8004896:	6923      	ldr	r3, [r4, #16]
 8004898:	6023      	str	r3, [r4, #0]
 800489a:	2300      	movs	r3, #0
 800489c:	6063      	str	r3, [r4, #4]
 800489e:	89a3      	ldrh	r3, [r4, #12]
 80048a0:	f043 0320 	orr.w	r3, r3, #32
 80048a4:	81a3      	strh	r3, [r4, #12]
 80048a6:	f04f 30ff 	mov.w	r0, #4294967295
 80048aa:	e7f3      	b.n	8004894 <__ssrefill_r+0x22>

080048ac <__ssvfiscanf_r>:
 80048ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b0:	460c      	mov	r4, r1
 80048b2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80048b6:	2100      	movs	r1, #0
 80048b8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80048bc:	49b2      	ldr	r1, [pc, #712]	; (8004b88 <__ssvfiscanf_r+0x2dc>)
 80048be:	91a0      	str	r1, [sp, #640]	; 0x280
 80048c0:	f10d 0804 	add.w	r8, sp, #4
 80048c4:	49b1      	ldr	r1, [pc, #708]	; (8004b8c <__ssvfiscanf_r+0x2e0>)
 80048c6:	4fb2      	ldr	r7, [pc, #712]	; (8004b90 <__ssvfiscanf_r+0x2e4>)
 80048c8:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8004b94 <__ssvfiscanf_r+0x2e8>
 80048cc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80048d0:	4606      	mov	r6, r0
 80048d2:	91a1      	str	r1, [sp, #644]	; 0x284
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	f892 a000 	ldrb.w	sl, [r2]
 80048da:	f1ba 0f00 	cmp.w	sl, #0
 80048de:	f000 8151 	beq.w	8004b84 <__ssvfiscanf_r+0x2d8>
 80048e2:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80048e6:	f013 0308 	ands.w	r3, r3, #8
 80048ea:	f102 0501 	add.w	r5, r2, #1
 80048ee:	d019      	beq.n	8004924 <__ssvfiscanf_r+0x78>
 80048f0:	6863      	ldr	r3, [r4, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dd0f      	ble.n	8004916 <__ssvfiscanf_r+0x6a>
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	781a      	ldrb	r2, [r3, #0]
 80048fa:	5cba      	ldrb	r2, [r7, r2]
 80048fc:	0712      	lsls	r2, r2, #28
 80048fe:	d401      	bmi.n	8004904 <__ssvfiscanf_r+0x58>
 8004900:	462a      	mov	r2, r5
 8004902:	e7e8      	b.n	80048d6 <__ssvfiscanf_r+0x2a>
 8004904:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004906:	3201      	adds	r2, #1
 8004908:	9245      	str	r2, [sp, #276]	; 0x114
 800490a:	6862      	ldr	r2, [r4, #4]
 800490c:	3301      	adds	r3, #1
 800490e:	3a01      	subs	r2, #1
 8004910:	6062      	str	r2, [r4, #4]
 8004912:	6023      	str	r3, [r4, #0]
 8004914:	e7ec      	b.n	80048f0 <__ssvfiscanf_r+0x44>
 8004916:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004918:	4621      	mov	r1, r4
 800491a:	4630      	mov	r0, r6
 800491c:	4798      	blx	r3
 800491e:	2800      	cmp	r0, #0
 8004920:	d0e9      	beq.n	80048f6 <__ssvfiscanf_r+0x4a>
 8004922:	e7ed      	b.n	8004900 <__ssvfiscanf_r+0x54>
 8004924:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8004928:	f040 8083 	bne.w	8004a32 <__ssvfiscanf_r+0x186>
 800492c:	9341      	str	r3, [sp, #260]	; 0x104
 800492e:	9343      	str	r3, [sp, #268]	; 0x10c
 8004930:	7853      	ldrb	r3, [r2, #1]
 8004932:	2b2a      	cmp	r3, #42	; 0x2a
 8004934:	bf02      	ittt	eq
 8004936:	2310      	moveq	r3, #16
 8004938:	1c95      	addeq	r5, r2, #2
 800493a:	9341      	streq	r3, [sp, #260]	; 0x104
 800493c:	220a      	movs	r2, #10
 800493e:	46ab      	mov	fp, r5
 8004940:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8004944:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8004948:	2b09      	cmp	r3, #9
 800494a:	d91d      	bls.n	8004988 <__ssvfiscanf_r+0xdc>
 800494c:	4891      	ldr	r0, [pc, #580]	; (8004b94 <__ssvfiscanf_r+0x2e8>)
 800494e:	2203      	movs	r2, #3
 8004950:	f7fb fc7e 	bl	8000250 <memchr>
 8004954:	b140      	cbz	r0, 8004968 <__ssvfiscanf_r+0xbc>
 8004956:	2301      	movs	r3, #1
 8004958:	eba0 0009 	sub.w	r0, r0, r9
 800495c:	fa03 f000 	lsl.w	r0, r3, r0
 8004960:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004962:	4318      	orrs	r0, r3
 8004964:	9041      	str	r0, [sp, #260]	; 0x104
 8004966:	465d      	mov	r5, fp
 8004968:	f815 3b01 	ldrb.w	r3, [r5], #1
 800496c:	2b78      	cmp	r3, #120	; 0x78
 800496e:	d806      	bhi.n	800497e <__ssvfiscanf_r+0xd2>
 8004970:	2b57      	cmp	r3, #87	; 0x57
 8004972:	d810      	bhi.n	8004996 <__ssvfiscanf_r+0xea>
 8004974:	2b25      	cmp	r3, #37	; 0x25
 8004976:	d05c      	beq.n	8004a32 <__ssvfiscanf_r+0x186>
 8004978:	d856      	bhi.n	8004a28 <__ssvfiscanf_r+0x17c>
 800497a:	2b00      	cmp	r3, #0
 800497c:	d074      	beq.n	8004a68 <__ssvfiscanf_r+0x1bc>
 800497e:	2303      	movs	r3, #3
 8004980:	9347      	str	r3, [sp, #284]	; 0x11c
 8004982:	230a      	movs	r3, #10
 8004984:	9342      	str	r3, [sp, #264]	; 0x108
 8004986:	e081      	b.n	8004a8c <__ssvfiscanf_r+0x1e0>
 8004988:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800498a:	fb02 1303 	mla	r3, r2, r3, r1
 800498e:	3b30      	subs	r3, #48	; 0x30
 8004990:	9343      	str	r3, [sp, #268]	; 0x10c
 8004992:	465d      	mov	r5, fp
 8004994:	e7d3      	b.n	800493e <__ssvfiscanf_r+0x92>
 8004996:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800499a:	2a20      	cmp	r2, #32
 800499c:	d8ef      	bhi.n	800497e <__ssvfiscanf_r+0xd2>
 800499e:	a101      	add	r1, pc, #4	; (adr r1, 80049a4 <__ssvfiscanf_r+0xf8>)
 80049a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049a4:	08004a77 	.word	0x08004a77
 80049a8:	0800497f 	.word	0x0800497f
 80049ac:	0800497f 	.word	0x0800497f
 80049b0:	08004ad5 	.word	0x08004ad5
 80049b4:	0800497f 	.word	0x0800497f
 80049b8:	0800497f 	.word	0x0800497f
 80049bc:	0800497f 	.word	0x0800497f
 80049c0:	0800497f 	.word	0x0800497f
 80049c4:	0800497f 	.word	0x0800497f
 80049c8:	0800497f 	.word	0x0800497f
 80049cc:	0800497f 	.word	0x0800497f
 80049d0:	08004aeb 	.word	0x08004aeb
 80049d4:	08004ac1 	.word	0x08004ac1
 80049d8:	08004a2f 	.word	0x08004a2f
 80049dc:	08004a2f 	.word	0x08004a2f
 80049e0:	08004a2f 	.word	0x08004a2f
 80049e4:	0800497f 	.word	0x0800497f
 80049e8:	08004ac5 	.word	0x08004ac5
 80049ec:	0800497f 	.word	0x0800497f
 80049f0:	0800497f 	.word	0x0800497f
 80049f4:	0800497f 	.word	0x0800497f
 80049f8:	0800497f 	.word	0x0800497f
 80049fc:	08004afb 	.word	0x08004afb
 8004a00:	08004acd 	.word	0x08004acd
 8004a04:	08004a6f 	.word	0x08004a6f
 8004a08:	0800497f 	.word	0x0800497f
 8004a0c:	0800497f 	.word	0x0800497f
 8004a10:	08004af7 	.word	0x08004af7
 8004a14:	0800497f 	.word	0x0800497f
 8004a18:	08004ac1 	.word	0x08004ac1
 8004a1c:	0800497f 	.word	0x0800497f
 8004a20:	0800497f 	.word	0x0800497f
 8004a24:	08004a77 	.word	0x08004a77
 8004a28:	3b45      	subs	r3, #69	; 0x45
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d8a7      	bhi.n	800497e <__ssvfiscanf_r+0xd2>
 8004a2e:	2305      	movs	r3, #5
 8004a30:	e02b      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004a32:	6863      	ldr	r3, [r4, #4]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	dd0d      	ble.n	8004a54 <__ssvfiscanf_r+0x1a8>
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	781a      	ldrb	r2, [r3, #0]
 8004a3c:	4552      	cmp	r2, sl
 8004a3e:	f040 80a1 	bne.w	8004b84 <__ssvfiscanf_r+0x2d8>
 8004a42:	3301      	adds	r3, #1
 8004a44:	6862      	ldr	r2, [r4, #4]
 8004a46:	6023      	str	r3, [r4, #0]
 8004a48:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004a4a:	3a01      	subs	r2, #1
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	6062      	str	r2, [r4, #4]
 8004a50:	9345      	str	r3, [sp, #276]	; 0x114
 8004a52:	e755      	b.n	8004900 <__ssvfiscanf_r+0x54>
 8004a54:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004a56:	4621      	mov	r1, r4
 8004a58:	4630      	mov	r0, r6
 8004a5a:	4798      	blx	r3
 8004a5c:	2800      	cmp	r0, #0
 8004a5e:	d0eb      	beq.n	8004a38 <__ssvfiscanf_r+0x18c>
 8004a60:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004a62:	2800      	cmp	r0, #0
 8004a64:	f040 8084 	bne.w	8004b70 <__ssvfiscanf_r+0x2c4>
 8004a68:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6c:	e086      	b.n	8004b7c <__ssvfiscanf_r+0x2d0>
 8004a6e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004a70:	f042 0220 	orr.w	r2, r2, #32
 8004a74:	9241      	str	r2, [sp, #260]	; 0x104
 8004a76:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004a78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a7c:	9241      	str	r2, [sp, #260]	; 0x104
 8004a7e:	2210      	movs	r2, #16
 8004a80:	2b6f      	cmp	r3, #111	; 0x6f
 8004a82:	9242      	str	r2, [sp, #264]	; 0x108
 8004a84:	bf34      	ite	cc
 8004a86:	2303      	movcc	r3, #3
 8004a88:	2304      	movcs	r3, #4
 8004a8a:	9347      	str	r3, [sp, #284]	; 0x11c
 8004a8c:	6863      	ldr	r3, [r4, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	dd41      	ble.n	8004b16 <__ssvfiscanf_r+0x26a>
 8004a92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004a94:	0659      	lsls	r1, r3, #25
 8004a96:	d404      	bmi.n	8004aa2 <__ssvfiscanf_r+0x1f6>
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	781a      	ldrb	r2, [r3, #0]
 8004a9c:	5cba      	ldrb	r2, [r7, r2]
 8004a9e:	0712      	lsls	r2, r2, #28
 8004aa0:	d440      	bmi.n	8004b24 <__ssvfiscanf_r+0x278>
 8004aa2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	dc4f      	bgt.n	8004b48 <__ssvfiscanf_r+0x29c>
 8004aa8:	466b      	mov	r3, sp
 8004aaa:	4622      	mov	r2, r4
 8004aac:	a941      	add	r1, sp, #260	; 0x104
 8004aae:	4630      	mov	r0, r6
 8004ab0:	f000 fa08 	bl	8004ec4 <_scanf_chars>
 8004ab4:	2801      	cmp	r0, #1
 8004ab6:	d065      	beq.n	8004b84 <__ssvfiscanf_r+0x2d8>
 8004ab8:	2802      	cmp	r0, #2
 8004aba:	f47f af21 	bne.w	8004900 <__ssvfiscanf_r+0x54>
 8004abe:	e7cf      	b.n	8004a60 <__ssvfiscanf_r+0x1b4>
 8004ac0:	220a      	movs	r2, #10
 8004ac2:	e7dd      	b.n	8004a80 <__ssvfiscanf_r+0x1d4>
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	9342      	str	r3, [sp, #264]	; 0x108
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e7de      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004acc:	2308      	movs	r3, #8
 8004ace:	9342      	str	r3, [sp, #264]	; 0x108
 8004ad0:	2304      	movs	r3, #4
 8004ad2:	e7da      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004ad4:	4629      	mov	r1, r5
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	f000 fb40 	bl	800515c <__sccl>
 8004adc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ae2:	9341      	str	r3, [sp, #260]	; 0x104
 8004ae4:	4605      	mov	r5, r0
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e7cf      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004aea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004af0:	9341      	str	r3, [sp, #260]	; 0x104
 8004af2:	2300      	movs	r3, #0
 8004af4:	e7c9      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004af6:	2302      	movs	r3, #2
 8004af8:	e7c7      	b.n	8004a8a <__ssvfiscanf_r+0x1de>
 8004afa:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004afc:	06c3      	lsls	r3, r0, #27
 8004afe:	f53f aeff 	bmi.w	8004900 <__ssvfiscanf_r+0x54>
 8004b02:	9b00      	ldr	r3, [sp, #0]
 8004b04:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b06:	1d19      	adds	r1, r3, #4
 8004b08:	9100      	str	r1, [sp, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	07c0      	lsls	r0, r0, #31
 8004b0e:	bf4c      	ite	mi
 8004b10:	801a      	strhmi	r2, [r3, #0]
 8004b12:	601a      	strpl	r2, [r3, #0]
 8004b14:	e6f4      	b.n	8004900 <__ssvfiscanf_r+0x54>
 8004b16:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004b18:	4621      	mov	r1, r4
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	4798      	blx	r3
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	d0b7      	beq.n	8004a92 <__ssvfiscanf_r+0x1e6>
 8004b22:	e79d      	b.n	8004a60 <__ssvfiscanf_r+0x1b4>
 8004b24:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b26:	3201      	adds	r2, #1
 8004b28:	9245      	str	r2, [sp, #276]	; 0x114
 8004b2a:	6862      	ldr	r2, [r4, #4]
 8004b2c:	3a01      	subs	r2, #1
 8004b2e:	2a00      	cmp	r2, #0
 8004b30:	6062      	str	r2, [r4, #4]
 8004b32:	dd02      	ble.n	8004b3a <__ssvfiscanf_r+0x28e>
 8004b34:	3301      	adds	r3, #1
 8004b36:	6023      	str	r3, [r4, #0]
 8004b38:	e7ae      	b.n	8004a98 <__ssvfiscanf_r+0x1ec>
 8004b3a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004b3c:	4621      	mov	r1, r4
 8004b3e:	4630      	mov	r0, r6
 8004b40:	4798      	blx	r3
 8004b42:	2800      	cmp	r0, #0
 8004b44:	d0a8      	beq.n	8004a98 <__ssvfiscanf_r+0x1ec>
 8004b46:	e78b      	b.n	8004a60 <__ssvfiscanf_r+0x1b4>
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	dc06      	bgt.n	8004b5a <__ssvfiscanf_r+0x2ae>
 8004b4c:	466b      	mov	r3, sp
 8004b4e:	4622      	mov	r2, r4
 8004b50:	a941      	add	r1, sp, #260	; 0x104
 8004b52:	4630      	mov	r0, r6
 8004b54:	f000 fa0e 	bl	8004f74 <_scanf_i>
 8004b58:	e7ac      	b.n	8004ab4 <__ssvfiscanf_r+0x208>
 8004b5a:	4b0f      	ldr	r3, [pc, #60]	; (8004b98 <__ssvfiscanf_r+0x2ec>)
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f43f aecf 	beq.w	8004900 <__ssvfiscanf_r+0x54>
 8004b62:	466b      	mov	r3, sp
 8004b64:	4622      	mov	r2, r4
 8004b66:	a941      	add	r1, sp, #260	; 0x104
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f3af 8000 	nop.w
 8004b6e:	e7a1      	b.n	8004ab4 <__ssvfiscanf_r+0x208>
 8004b70:	89a3      	ldrh	r3, [r4, #12]
 8004b72:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004b76:	bf18      	it	ne
 8004b78:	f04f 30ff 	movne.w	r0, #4294967295
 8004b7c:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8004b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b84:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004b86:	e7f9      	b.n	8004b7c <__ssvfiscanf_r+0x2d0>
 8004b88:	080047f9 	.word	0x080047f9
 8004b8c:	08004873 	.word	0x08004873
 8004b90:	08005967 	.word	0x08005967
 8004b94:	0800591e 	.word	0x0800591e
 8004b98:	00000000 	.word	0x00000000

08004b9c <_printf_common>:
 8004b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba0:	4616      	mov	r6, r2
 8004ba2:	4699      	mov	r9, r3
 8004ba4:	688a      	ldr	r2, [r1, #8]
 8004ba6:	690b      	ldr	r3, [r1, #16]
 8004ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bac:	4293      	cmp	r3, r2
 8004bae:	bfb8      	it	lt
 8004bb0:	4613      	movlt	r3, r2
 8004bb2:	6033      	str	r3, [r6, #0]
 8004bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bb8:	4607      	mov	r7, r0
 8004bba:	460c      	mov	r4, r1
 8004bbc:	b10a      	cbz	r2, 8004bc2 <_printf_common+0x26>
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	6033      	str	r3, [r6, #0]
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	0699      	lsls	r1, r3, #26
 8004bc6:	bf42      	ittt	mi
 8004bc8:	6833      	ldrmi	r3, [r6, #0]
 8004bca:	3302      	addmi	r3, #2
 8004bcc:	6033      	strmi	r3, [r6, #0]
 8004bce:	6825      	ldr	r5, [r4, #0]
 8004bd0:	f015 0506 	ands.w	r5, r5, #6
 8004bd4:	d106      	bne.n	8004be4 <_printf_common+0x48>
 8004bd6:	f104 0a19 	add.w	sl, r4, #25
 8004bda:	68e3      	ldr	r3, [r4, #12]
 8004bdc:	6832      	ldr	r2, [r6, #0]
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	42ab      	cmp	r3, r5
 8004be2:	dc26      	bgt.n	8004c32 <_printf_common+0x96>
 8004be4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004be8:	1e13      	subs	r3, r2, #0
 8004bea:	6822      	ldr	r2, [r4, #0]
 8004bec:	bf18      	it	ne
 8004bee:	2301      	movne	r3, #1
 8004bf0:	0692      	lsls	r2, r2, #26
 8004bf2:	d42b      	bmi.n	8004c4c <_printf_common+0xb0>
 8004bf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bf8:	4649      	mov	r1, r9
 8004bfa:	4638      	mov	r0, r7
 8004bfc:	47c0      	blx	r8
 8004bfe:	3001      	adds	r0, #1
 8004c00:	d01e      	beq.n	8004c40 <_printf_common+0xa4>
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	68e5      	ldr	r5, [r4, #12]
 8004c06:	6832      	ldr	r2, [r6, #0]
 8004c08:	f003 0306 	and.w	r3, r3, #6
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	bf08      	it	eq
 8004c10:	1aad      	subeq	r5, r5, r2
 8004c12:	68a3      	ldr	r3, [r4, #8]
 8004c14:	6922      	ldr	r2, [r4, #16]
 8004c16:	bf0c      	ite	eq
 8004c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c1c:	2500      	movne	r5, #0
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	bfc4      	itt	gt
 8004c22:	1a9b      	subgt	r3, r3, r2
 8004c24:	18ed      	addgt	r5, r5, r3
 8004c26:	2600      	movs	r6, #0
 8004c28:	341a      	adds	r4, #26
 8004c2a:	42b5      	cmp	r5, r6
 8004c2c:	d11a      	bne.n	8004c64 <_printf_common+0xc8>
 8004c2e:	2000      	movs	r0, #0
 8004c30:	e008      	b.n	8004c44 <_printf_common+0xa8>
 8004c32:	2301      	movs	r3, #1
 8004c34:	4652      	mov	r2, sl
 8004c36:	4649      	mov	r1, r9
 8004c38:	4638      	mov	r0, r7
 8004c3a:	47c0      	blx	r8
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	d103      	bne.n	8004c48 <_printf_common+0xac>
 8004c40:	f04f 30ff 	mov.w	r0, #4294967295
 8004c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c48:	3501      	adds	r5, #1
 8004c4a:	e7c6      	b.n	8004bda <_printf_common+0x3e>
 8004c4c:	18e1      	adds	r1, r4, r3
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	2030      	movs	r0, #48	; 0x30
 8004c52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c56:	4422      	add	r2, r4
 8004c58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c60:	3302      	adds	r3, #2
 8004c62:	e7c7      	b.n	8004bf4 <_printf_common+0x58>
 8004c64:	2301      	movs	r3, #1
 8004c66:	4622      	mov	r2, r4
 8004c68:	4649      	mov	r1, r9
 8004c6a:	4638      	mov	r0, r7
 8004c6c:	47c0      	blx	r8
 8004c6e:	3001      	adds	r0, #1
 8004c70:	d0e6      	beq.n	8004c40 <_printf_common+0xa4>
 8004c72:	3601      	adds	r6, #1
 8004c74:	e7d9      	b.n	8004c2a <_printf_common+0x8e>
	...

08004c78 <_printf_i>:
 8004c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c7c:	460c      	mov	r4, r1
 8004c7e:	4691      	mov	r9, r2
 8004c80:	7e27      	ldrb	r7, [r4, #24]
 8004c82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c84:	2f78      	cmp	r7, #120	; 0x78
 8004c86:	4680      	mov	r8, r0
 8004c88:	469a      	mov	sl, r3
 8004c8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c8e:	d807      	bhi.n	8004ca0 <_printf_i+0x28>
 8004c90:	2f62      	cmp	r7, #98	; 0x62
 8004c92:	d80a      	bhi.n	8004caa <_printf_i+0x32>
 8004c94:	2f00      	cmp	r7, #0
 8004c96:	f000 80d8 	beq.w	8004e4a <_printf_i+0x1d2>
 8004c9a:	2f58      	cmp	r7, #88	; 0x58
 8004c9c:	f000 80a3 	beq.w	8004de6 <_printf_i+0x16e>
 8004ca0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ca4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ca8:	e03a      	b.n	8004d20 <_printf_i+0xa8>
 8004caa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cae:	2b15      	cmp	r3, #21
 8004cb0:	d8f6      	bhi.n	8004ca0 <_printf_i+0x28>
 8004cb2:	a001      	add	r0, pc, #4	; (adr r0, 8004cb8 <_printf_i+0x40>)
 8004cb4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004cb8:	08004d11 	.word	0x08004d11
 8004cbc:	08004d25 	.word	0x08004d25
 8004cc0:	08004ca1 	.word	0x08004ca1
 8004cc4:	08004ca1 	.word	0x08004ca1
 8004cc8:	08004ca1 	.word	0x08004ca1
 8004ccc:	08004ca1 	.word	0x08004ca1
 8004cd0:	08004d25 	.word	0x08004d25
 8004cd4:	08004ca1 	.word	0x08004ca1
 8004cd8:	08004ca1 	.word	0x08004ca1
 8004cdc:	08004ca1 	.word	0x08004ca1
 8004ce0:	08004ca1 	.word	0x08004ca1
 8004ce4:	08004e31 	.word	0x08004e31
 8004ce8:	08004d55 	.word	0x08004d55
 8004cec:	08004e13 	.word	0x08004e13
 8004cf0:	08004ca1 	.word	0x08004ca1
 8004cf4:	08004ca1 	.word	0x08004ca1
 8004cf8:	08004e53 	.word	0x08004e53
 8004cfc:	08004ca1 	.word	0x08004ca1
 8004d00:	08004d55 	.word	0x08004d55
 8004d04:	08004ca1 	.word	0x08004ca1
 8004d08:	08004ca1 	.word	0x08004ca1
 8004d0c:	08004e1b 	.word	0x08004e1b
 8004d10:	680b      	ldr	r3, [r1, #0]
 8004d12:	1d1a      	adds	r2, r3, #4
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	600a      	str	r2, [r1, #0]
 8004d18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0a3      	b.n	8004e6c <_printf_i+0x1f4>
 8004d24:	6825      	ldr	r5, [r4, #0]
 8004d26:	6808      	ldr	r0, [r1, #0]
 8004d28:	062e      	lsls	r6, r5, #24
 8004d2a:	f100 0304 	add.w	r3, r0, #4
 8004d2e:	d50a      	bpl.n	8004d46 <_printf_i+0xce>
 8004d30:	6805      	ldr	r5, [r0, #0]
 8004d32:	600b      	str	r3, [r1, #0]
 8004d34:	2d00      	cmp	r5, #0
 8004d36:	da03      	bge.n	8004d40 <_printf_i+0xc8>
 8004d38:	232d      	movs	r3, #45	; 0x2d
 8004d3a:	426d      	negs	r5, r5
 8004d3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d40:	485e      	ldr	r0, [pc, #376]	; (8004ebc <_printf_i+0x244>)
 8004d42:	230a      	movs	r3, #10
 8004d44:	e019      	b.n	8004d7a <_printf_i+0x102>
 8004d46:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d4a:	6805      	ldr	r5, [r0, #0]
 8004d4c:	600b      	str	r3, [r1, #0]
 8004d4e:	bf18      	it	ne
 8004d50:	b22d      	sxthne	r5, r5
 8004d52:	e7ef      	b.n	8004d34 <_printf_i+0xbc>
 8004d54:	680b      	ldr	r3, [r1, #0]
 8004d56:	6825      	ldr	r5, [r4, #0]
 8004d58:	1d18      	adds	r0, r3, #4
 8004d5a:	6008      	str	r0, [r1, #0]
 8004d5c:	0628      	lsls	r0, r5, #24
 8004d5e:	d501      	bpl.n	8004d64 <_printf_i+0xec>
 8004d60:	681d      	ldr	r5, [r3, #0]
 8004d62:	e002      	b.n	8004d6a <_printf_i+0xf2>
 8004d64:	0669      	lsls	r1, r5, #25
 8004d66:	d5fb      	bpl.n	8004d60 <_printf_i+0xe8>
 8004d68:	881d      	ldrh	r5, [r3, #0]
 8004d6a:	4854      	ldr	r0, [pc, #336]	; (8004ebc <_printf_i+0x244>)
 8004d6c:	2f6f      	cmp	r7, #111	; 0x6f
 8004d6e:	bf0c      	ite	eq
 8004d70:	2308      	moveq	r3, #8
 8004d72:	230a      	movne	r3, #10
 8004d74:	2100      	movs	r1, #0
 8004d76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d7a:	6866      	ldr	r6, [r4, #4]
 8004d7c:	60a6      	str	r6, [r4, #8]
 8004d7e:	2e00      	cmp	r6, #0
 8004d80:	bfa2      	ittt	ge
 8004d82:	6821      	ldrge	r1, [r4, #0]
 8004d84:	f021 0104 	bicge.w	r1, r1, #4
 8004d88:	6021      	strge	r1, [r4, #0]
 8004d8a:	b90d      	cbnz	r5, 8004d90 <_printf_i+0x118>
 8004d8c:	2e00      	cmp	r6, #0
 8004d8e:	d04d      	beq.n	8004e2c <_printf_i+0x1b4>
 8004d90:	4616      	mov	r6, r2
 8004d92:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d96:	fb03 5711 	mls	r7, r3, r1, r5
 8004d9a:	5dc7      	ldrb	r7, [r0, r7]
 8004d9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004da0:	462f      	mov	r7, r5
 8004da2:	42bb      	cmp	r3, r7
 8004da4:	460d      	mov	r5, r1
 8004da6:	d9f4      	bls.n	8004d92 <_printf_i+0x11a>
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d10b      	bne.n	8004dc4 <_printf_i+0x14c>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	07df      	lsls	r7, r3, #31
 8004db0:	d508      	bpl.n	8004dc4 <_printf_i+0x14c>
 8004db2:	6923      	ldr	r3, [r4, #16]
 8004db4:	6861      	ldr	r1, [r4, #4]
 8004db6:	4299      	cmp	r1, r3
 8004db8:	bfde      	ittt	le
 8004dba:	2330      	movle	r3, #48	; 0x30
 8004dbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dc4:	1b92      	subs	r2, r2, r6
 8004dc6:	6122      	str	r2, [r4, #16]
 8004dc8:	f8cd a000 	str.w	sl, [sp]
 8004dcc:	464b      	mov	r3, r9
 8004dce:	aa03      	add	r2, sp, #12
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	4640      	mov	r0, r8
 8004dd4:	f7ff fee2 	bl	8004b9c <_printf_common>
 8004dd8:	3001      	adds	r0, #1
 8004dda:	d14c      	bne.n	8004e76 <_printf_i+0x1fe>
 8004ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8004de0:	b004      	add	sp, #16
 8004de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de6:	4835      	ldr	r0, [pc, #212]	; (8004ebc <_printf_i+0x244>)
 8004de8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	680e      	ldr	r6, [r1, #0]
 8004df0:	061f      	lsls	r7, r3, #24
 8004df2:	f856 5b04 	ldr.w	r5, [r6], #4
 8004df6:	600e      	str	r6, [r1, #0]
 8004df8:	d514      	bpl.n	8004e24 <_printf_i+0x1ac>
 8004dfa:	07d9      	lsls	r1, r3, #31
 8004dfc:	bf44      	itt	mi
 8004dfe:	f043 0320 	orrmi.w	r3, r3, #32
 8004e02:	6023      	strmi	r3, [r4, #0]
 8004e04:	b91d      	cbnz	r5, 8004e0e <_printf_i+0x196>
 8004e06:	6823      	ldr	r3, [r4, #0]
 8004e08:	f023 0320 	bic.w	r3, r3, #32
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	2310      	movs	r3, #16
 8004e10:	e7b0      	b.n	8004d74 <_printf_i+0xfc>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	f043 0320 	orr.w	r3, r3, #32
 8004e18:	6023      	str	r3, [r4, #0]
 8004e1a:	2378      	movs	r3, #120	; 0x78
 8004e1c:	4828      	ldr	r0, [pc, #160]	; (8004ec0 <_printf_i+0x248>)
 8004e1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e22:	e7e3      	b.n	8004dec <_printf_i+0x174>
 8004e24:	065e      	lsls	r6, r3, #25
 8004e26:	bf48      	it	mi
 8004e28:	b2ad      	uxthmi	r5, r5
 8004e2a:	e7e6      	b.n	8004dfa <_printf_i+0x182>
 8004e2c:	4616      	mov	r6, r2
 8004e2e:	e7bb      	b.n	8004da8 <_printf_i+0x130>
 8004e30:	680b      	ldr	r3, [r1, #0]
 8004e32:	6826      	ldr	r6, [r4, #0]
 8004e34:	6960      	ldr	r0, [r4, #20]
 8004e36:	1d1d      	adds	r5, r3, #4
 8004e38:	600d      	str	r5, [r1, #0]
 8004e3a:	0635      	lsls	r5, r6, #24
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	d501      	bpl.n	8004e44 <_printf_i+0x1cc>
 8004e40:	6018      	str	r0, [r3, #0]
 8004e42:	e002      	b.n	8004e4a <_printf_i+0x1d2>
 8004e44:	0671      	lsls	r1, r6, #25
 8004e46:	d5fb      	bpl.n	8004e40 <_printf_i+0x1c8>
 8004e48:	8018      	strh	r0, [r3, #0]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	6123      	str	r3, [r4, #16]
 8004e4e:	4616      	mov	r6, r2
 8004e50:	e7ba      	b.n	8004dc8 <_printf_i+0x150>
 8004e52:	680b      	ldr	r3, [r1, #0]
 8004e54:	1d1a      	adds	r2, r3, #4
 8004e56:	600a      	str	r2, [r1, #0]
 8004e58:	681e      	ldr	r6, [r3, #0]
 8004e5a:	6862      	ldr	r2, [r4, #4]
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	4630      	mov	r0, r6
 8004e60:	f7fb f9f6 	bl	8000250 <memchr>
 8004e64:	b108      	cbz	r0, 8004e6a <_printf_i+0x1f2>
 8004e66:	1b80      	subs	r0, r0, r6
 8004e68:	6060      	str	r0, [r4, #4]
 8004e6a:	6863      	ldr	r3, [r4, #4]
 8004e6c:	6123      	str	r3, [r4, #16]
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e74:	e7a8      	b.n	8004dc8 <_printf_i+0x150>
 8004e76:	6923      	ldr	r3, [r4, #16]
 8004e78:	4632      	mov	r2, r6
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	4640      	mov	r0, r8
 8004e7e:	47d0      	blx	sl
 8004e80:	3001      	adds	r0, #1
 8004e82:	d0ab      	beq.n	8004ddc <_printf_i+0x164>
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	079b      	lsls	r3, r3, #30
 8004e88:	d413      	bmi.n	8004eb2 <_printf_i+0x23a>
 8004e8a:	68e0      	ldr	r0, [r4, #12]
 8004e8c:	9b03      	ldr	r3, [sp, #12]
 8004e8e:	4298      	cmp	r0, r3
 8004e90:	bfb8      	it	lt
 8004e92:	4618      	movlt	r0, r3
 8004e94:	e7a4      	b.n	8004de0 <_printf_i+0x168>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4632      	mov	r2, r6
 8004e9a:	4649      	mov	r1, r9
 8004e9c:	4640      	mov	r0, r8
 8004e9e:	47d0      	blx	sl
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	d09b      	beq.n	8004ddc <_printf_i+0x164>
 8004ea4:	3501      	adds	r5, #1
 8004ea6:	68e3      	ldr	r3, [r4, #12]
 8004ea8:	9903      	ldr	r1, [sp, #12]
 8004eaa:	1a5b      	subs	r3, r3, r1
 8004eac:	42ab      	cmp	r3, r5
 8004eae:	dcf2      	bgt.n	8004e96 <_printf_i+0x21e>
 8004eb0:	e7eb      	b.n	8004e8a <_printf_i+0x212>
 8004eb2:	2500      	movs	r5, #0
 8004eb4:	f104 0619 	add.w	r6, r4, #25
 8004eb8:	e7f5      	b.n	8004ea6 <_printf_i+0x22e>
 8004eba:	bf00      	nop
 8004ebc:	08005929 	.word	0x08005929
 8004ec0:	0800593a 	.word	0x0800593a

08004ec4 <_scanf_chars>:
 8004ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ec8:	4615      	mov	r5, r2
 8004eca:	688a      	ldr	r2, [r1, #8]
 8004ecc:	4680      	mov	r8, r0
 8004ece:	460c      	mov	r4, r1
 8004ed0:	b932      	cbnz	r2, 8004ee0 <_scanf_chars+0x1c>
 8004ed2:	698a      	ldr	r2, [r1, #24]
 8004ed4:	2a00      	cmp	r2, #0
 8004ed6:	bf0c      	ite	eq
 8004ed8:	2201      	moveq	r2, #1
 8004eda:	f04f 32ff 	movne.w	r2, #4294967295
 8004ede:	608a      	str	r2, [r1, #8]
 8004ee0:	6822      	ldr	r2, [r4, #0]
 8004ee2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004f70 <_scanf_chars+0xac>
 8004ee6:	06d1      	lsls	r1, r2, #27
 8004ee8:	bf5f      	itttt	pl
 8004eea:	681a      	ldrpl	r2, [r3, #0]
 8004eec:	1d11      	addpl	r1, r2, #4
 8004eee:	6019      	strpl	r1, [r3, #0]
 8004ef0:	6816      	ldrpl	r6, [r2, #0]
 8004ef2:	2700      	movs	r7, #0
 8004ef4:	69a0      	ldr	r0, [r4, #24]
 8004ef6:	b188      	cbz	r0, 8004f1c <_scanf_chars+0x58>
 8004ef8:	2801      	cmp	r0, #1
 8004efa:	d107      	bne.n	8004f0c <_scanf_chars+0x48>
 8004efc:	682b      	ldr	r3, [r5, #0]
 8004efe:	781a      	ldrb	r2, [r3, #0]
 8004f00:	6963      	ldr	r3, [r4, #20]
 8004f02:	5c9b      	ldrb	r3, [r3, r2]
 8004f04:	b953      	cbnz	r3, 8004f1c <_scanf_chars+0x58>
 8004f06:	bb27      	cbnz	r7, 8004f52 <_scanf_chars+0x8e>
 8004f08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f0c:	2802      	cmp	r0, #2
 8004f0e:	d120      	bne.n	8004f52 <_scanf_chars+0x8e>
 8004f10:	682b      	ldr	r3, [r5, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	f813 3009 	ldrb.w	r3, [r3, r9]
 8004f18:	071b      	lsls	r3, r3, #28
 8004f1a:	d41a      	bmi.n	8004f52 <_scanf_chars+0x8e>
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	06da      	lsls	r2, r3, #27
 8004f20:	bf5e      	ittt	pl
 8004f22:	682b      	ldrpl	r3, [r5, #0]
 8004f24:	781b      	ldrbpl	r3, [r3, #0]
 8004f26:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004f2a:	682a      	ldr	r2, [r5, #0]
 8004f2c:	686b      	ldr	r3, [r5, #4]
 8004f2e:	3201      	adds	r2, #1
 8004f30:	602a      	str	r2, [r5, #0]
 8004f32:	68a2      	ldr	r2, [r4, #8]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	3a01      	subs	r2, #1
 8004f38:	606b      	str	r3, [r5, #4]
 8004f3a:	3701      	adds	r7, #1
 8004f3c:	60a2      	str	r2, [r4, #8]
 8004f3e:	b142      	cbz	r2, 8004f52 <_scanf_chars+0x8e>
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	dcd7      	bgt.n	8004ef4 <_scanf_chars+0x30>
 8004f44:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004f48:	4629      	mov	r1, r5
 8004f4a:	4640      	mov	r0, r8
 8004f4c:	4798      	blx	r3
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	d0d0      	beq.n	8004ef4 <_scanf_chars+0x30>
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	f013 0310 	ands.w	r3, r3, #16
 8004f58:	d105      	bne.n	8004f66 <_scanf_chars+0xa2>
 8004f5a:	68e2      	ldr	r2, [r4, #12]
 8004f5c:	3201      	adds	r2, #1
 8004f5e:	60e2      	str	r2, [r4, #12]
 8004f60:	69a2      	ldr	r2, [r4, #24]
 8004f62:	b102      	cbz	r2, 8004f66 <_scanf_chars+0xa2>
 8004f64:	7033      	strb	r3, [r6, #0]
 8004f66:	6923      	ldr	r3, [r4, #16]
 8004f68:	441f      	add	r7, r3
 8004f6a:	6127      	str	r7, [r4, #16]
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	e7cb      	b.n	8004f08 <_scanf_chars+0x44>
 8004f70:	08005967 	.word	0x08005967

08004f74 <_scanf_i>:
 8004f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f78:	4698      	mov	r8, r3
 8004f7a:	4b74      	ldr	r3, [pc, #464]	; (800514c <_scanf_i+0x1d8>)
 8004f7c:	460c      	mov	r4, r1
 8004f7e:	4682      	mov	sl, r0
 8004f80:	4616      	mov	r6, r2
 8004f82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f86:	b087      	sub	sp, #28
 8004f88:	ab03      	add	r3, sp, #12
 8004f8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004f8e:	4b70      	ldr	r3, [pc, #448]	; (8005150 <_scanf_i+0x1dc>)
 8004f90:	69a1      	ldr	r1, [r4, #24]
 8004f92:	4a70      	ldr	r2, [pc, #448]	; (8005154 <_scanf_i+0x1e0>)
 8004f94:	2903      	cmp	r1, #3
 8004f96:	bf18      	it	ne
 8004f98:	461a      	movne	r2, r3
 8004f9a:	68a3      	ldr	r3, [r4, #8]
 8004f9c:	9201      	str	r2, [sp, #4]
 8004f9e:	1e5a      	subs	r2, r3, #1
 8004fa0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004fa4:	bf88      	it	hi
 8004fa6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004faa:	4627      	mov	r7, r4
 8004fac:	bf82      	ittt	hi
 8004fae:	eb03 0905 	addhi.w	r9, r3, r5
 8004fb2:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004fb6:	60a3      	strhi	r3, [r4, #8]
 8004fb8:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004fbc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8004fc0:	bf98      	it	ls
 8004fc2:	f04f 0900 	movls.w	r9, #0
 8004fc6:	6023      	str	r3, [r4, #0]
 8004fc8:	463d      	mov	r5, r7
 8004fca:	f04f 0b00 	mov.w	fp, #0
 8004fce:	6831      	ldr	r1, [r6, #0]
 8004fd0:	ab03      	add	r3, sp, #12
 8004fd2:	7809      	ldrb	r1, [r1, #0]
 8004fd4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004fd8:	2202      	movs	r2, #2
 8004fda:	f7fb f939 	bl	8000250 <memchr>
 8004fde:	b328      	cbz	r0, 800502c <_scanf_i+0xb8>
 8004fe0:	f1bb 0f01 	cmp.w	fp, #1
 8004fe4:	d159      	bne.n	800509a <_scanf_i+0x126>
 8004fe6:	6862      	ldr	r2, [r4, #4]
 8004fe8:	b92a      	cbnz	r2, 8004ff6 <_scanf_i+0x82>
 8004fea:	6822      	ldr	r2, [r4, #0]
 8004fec:	2308      	movs	r3, #8
 8004fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff2:	6063      	str	r3, [r4, #4]
 8004ff4:	6022      	str	r2, [r4, #0]
 8004ff6:	6822      	ldr	r2, [r4, #0]
 8004ff8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004ffc:	6022      	str	r2, [r4, #0]
 8004ffe:	68a2      	ldr	r2, [r4, #8]
 8005000:	1e51      	subs	r1, r2, #1
 8005002:	60a1      	str	r1, [r4, #8]
 8005004:	b192      	cbz	r2, 800502c <_scanf_i+0xb8>
 8005006:	6832      	ldr	r2, [r6, #0]
 8005008:	1c51      	adds	r1, r2, #1
 800500a:	6031      	str	r1, [r6, #0]
 800500c:	7812      	ldrb	r2, [r2, #0]
 800500e:	f805 2b01 	strb.w	r2, [r5], #1
 8005012:	6872      	ldr	r2, [r6, #4]
 8005014:	3a01      	subs	r2, #1
 8005016:	2a00      	cmp	r2, #0
 8005018:	6072      	str	r2, [r6, #4]
 800501a:	dc07      	bgt.n	800502c <_scanf_i+0xb8>
 800501c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005020:	4631      	mov	r1, r6
 8005022:	4650      	mov	r0, sl
 8005024:	4790      	blx	r2
 8005026:	2800      	cmp	r0, #0
 8005028:	f040 8085 	bne.w	8005136 <_scanf_i+0x1c2>
 800502c:	f10b 0b01 	add.w	fp, fp, #1
 8005030:	f1bb 0f03 	cmp.w	fp, #3
 8005034:	d1cb      	bne.n	8004fce <_scanf_i+0x5a>
 8005036:	6863      	ldr	r3, [r4, #4]
 8005038:	b90b      	cbnz	r3, 800503e <_scanf_i+0xca>
 800503a:	230a      	movs	r3, #10
 800503c:	6063      	str	r3, [r4, #4]
 800503e:	6863      	ldr	r3, [r4, #4]
 8005040:	4945      	ldr	r1, [pc, #276]	; (8005158 <_scanf_i+0x1e4>)
 8005042:	6960      	ldr	r0, [r4, #20]
 8005044:	1ac9      	subs	r1, r1, r3
 8005046:	f000 f889 	bl	800515c <__sccl>
 800504a:	f04f 0b00 	mov.w	fp, #0
 800504e:	68a3      	ldr	r3, [r4, #8]
 8005050:	6822      	ldr	r2, [r4, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d03d      	beq.n	80050d2 <_scanf_i+0x15e>
 8005056:	6831      	ldr	r1, [r6, #0]
 8005058:	6960      	ldr	r0, [r4, #20]
 800505a:	f891 c000 	ldrb.w	ip, [r1]
 800505e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005062:	2800      	cmp	r0, #0
 8005064:	d035      	beq.n	80050d2 <_scanf_i+0x15e>
 8005066:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800506a:	d124      	bne.n	80050b6 <_scanf_i+0x142>
 800506c:	0510      	lsls	r0, r2, #20
 800506e:	d522      	bpl.n	80050b6 <_scanf_i+0x142>
 8005070:	f10b 0b01 	add.w	fp, fp, #1
 8005074:	f1b9 0f00 	cmp.w	r9, #0
 8005078:	d003      	beq.n	8005082 <_scanf_i+0x10e>
 800507a:	3301      	adds	r3, #1
 800507c:	f109 39ff 	add.w	r9, r9, #4294967295
 8005080:	60a3      	str	r3, [r4, #8]
 8005082:	6873      	ldr	r3, [r6, #4]
 8005084:	3b01      	subs	r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	6073      	str	r3, [r6, #4]
 800508a:	dd1b      	ble.n	80050c4 <_scanf_i+0x150>
 800508c:	6833      	ldr	r3, [r6, #0]
 800508e:	3301      	adds	r3, #1
 8005090:	6033      	str	r3, [r6, #0]
 8005092:	68a3      	ldr	r3, [r4, #8]
 8005094:	3b01      	subs	r3, #1
 8005096:	60a3      	str	r3, [r4, #8]
 8005098:	e7d9      	b.n	800504e <_scanf_i+0xda>
 800509a:	f1bb 0f02 	cmp.w	fp, #2
 800509e:	d1ae      	bne.n	8004ffe <_scanf_i+0x8a>
 80050a0:	6822      	ldr	r2, [r4, #0]
 80050a2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80050a6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80050aa:	d1bf      	bne.n	800502c <_scanf_i+0xb8>
 80050ac:	2310      	movs	r3, #16
 80050ae:	6063      	str	r3, [r4, #4]
 80050b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050b4:	e7a2      	b.n	8004ffc <_scanf_i+0x88>
 80050b6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80050ba:	6022      	str	r2, [r4, #0]
 80050bc:	780b      	ldrb	r3, [r1, #0]
 80050be:	f805 3b01 	strb.w	r3, [r5], #1
 80050c2:	e7de      	b.n	8005082 <_scanf_i+0x10e>
 80050c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80050c8:	4631      	mov	r1, r6
 80050ca:	4650      	mov	r0, sl
 80050cc:	4798      	blx	r3
 80050ce:	2800      	cmp	r0, #0
 80050d0:	d0df      	beq.n	8005092 <_scanf_i+0x11e>
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	05d9      	lsls	r1, r3, #23
 80050d6:	d50d      	bpl.n	80050f4 <_scanf_i+0x180>
 80050d8:	42bd      	cmp	r5, r7
 80050da:	d909      	bls.n	80050f0 <_scanf_i+0x17c>
 80050dc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80050e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80050e4:	4632      	mov	r2, r6
 80050e6:	4650      	mov	r0, sl
 80050e8:	4798      	blx	r3
 80050ea:	f105 39ff 	add.w	r9, r5, #4294967295
 80050ee:	464d      	mov	r5, r9
 80050f0:	42bd      	cmp	r5, r7
 80050f2:	d028      	beq.n	8005146 <_scanf_i+0x1d2>
 80050f4:	6822      	ldr	r2, [r4, #0]
 80050f6:	f012 0210 	ands.w	r2, r2, #16
 80050fa:	d113      	bne.n	8005124 <_scanf_i+0x1b0>
 80050fc:	702a      	strb	r2, [r5, #0]
 80050fe:	6863      	ldr	r3, [r4, #4]
 8005100:	9e01      	ldr	r6, [sp, #4]
 8005102:	4639      	mov	r1, r7
 8005104:	4650      	mov	r0, sl
 8005106:	47b0      	blx	r6
 8005108:	f8d8 3000 	ldr.w	r3, [r8]
 800510c:	6821      	ldr	r1, [r4, #0]
 800510e:	1d1a      	adds	r2, r3, #4
 8005110:	f8c8 2000 	str.w	r2, [r8]
 8005114:	f011 0f20 	tst.w	r1, #32
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	d00f      	beq.n	800513c <_scanf_i+0x1c8>
 800511c:	6018      	str	r0, [r3, #0]
 800511e:	68e3      	ldr	r3, [r4, #12]
 8005120:	3301      	adds	r3, #1
 8005122:	60e3      	str	r3, [r4, #12]
 8005124:	1bed      	subs	r5, r5, r7
 8005126:	44ab      	add	fp, r5
 8005128:	6925      	ldr	r5, [r4, #16]
 800512a:	445d      	add	r5, fp
 800512c:	6125      	str	r5, [r4, #16]
 800512e:	2000      	movs	r0, #0
 8005130:	b007      	add	sp, #28
 8005132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005136:	f04f 0b00 	mov.w	fp, #0
 800513a:	e7ca      	b.n	80050d2 <_scanf_i+0x15e>
 800513c:	07ca      	lsls	r2, r1, #31
 800513e:	bf4c      	ite	mi
 8005140:	8018      	strhmi	r0, [r3, #0]
 8005142:	6018      	strpl	r0, [r3, #0]
 8005144:	e7eb      	b.n	800511e <_scanf_i+0x1aa>
 8005146:	2001      	movs	r0, #1
 8005148:	e7f2      	b.n	8005130 <_scanf_i+0x1bc>
 800514a:	bf00      	nop
 800514c:	080058f4 	.word	0x080058f4
 8005150:	080053d5 	.word	0x080053d5
 8005154:	080052d9 	.word	0x080052d9
 8005158:	08005964 	.word	0x08005964

0800515c <__sccl>:
 800515c:	b570      	push	{r4, r5, r6, lr}
 800515e:	780b      	ldrb	r3, [r1, #0]
 8005160:	4604      	mov	r4, r0
 8005162:	2b5e      	cmp	r3, #94	; 0x5e
 8005164:	bf0b      	itete	eq
 8005166:	784b      	ldrbeq	r3, [r1, #1]
 8005168:	1c48      	addne	r0, r1, #1
 800516a:	1c88      	addeq	r0, r1, #2
 800516c:	2200      	movne	r2, #0
 800516e:	bf08      	it	eq
 8005170:	2201      	moveq	r2, #1
 8005172:	1e61      	subs	r1, r4, #1
 8005174:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8005178:	f801 2f01 	strb.w	r2, [r1, #1]!
 800517c:	42a9      	cmp	r1, r5
 800517e:	d1fb      	bne.n	8005178 <__sccl+0x1c>
 8005180:	b90b      	cbnz	r3, 8005186 <__sccl+0x2a>
 8005182:	3801      	subs	r0, #1
 8005184:	bd70      	pop	{r4, r5, r6, pc}
 8005186:	f082 0101 	eor.w	r1, r2, #1
 800518a:	54e1      	strb	r1, [r4, r3]
 800518c:	1c42      	adds	r2, r0, #1
 800518e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8005192:	2d2d      	cmp	r5, #45	; 0x2d
 8005194:	f102 36ff 	add.w	r6, r2, #4294967295
 8005198:	4610      	mov	r0, r2
 800519a:	d006      	beq.n	80051aa <__sccl+0x4e>
 800519c:	2d5d      	cmp	r5, #93	; 0x5d
 800519e:	d0f1      	beq.n	8005184 <__sccl+0x28>
 80051a0:	b90d      	cbnz	r5, 80051a6 <__sccl+0x4a>
 80051a2:	4630      	mov	r0, r6
 80051a4:	e7ee      	b.n	8005184 <__sccl+0x28>
 80051a6:	462b      	mov	r3, r5
 80051a8:	e7ef      	b.n	800518a <__sccl+0x2e>
 80051aa:	7816      	ldrb	r6, [r2, #0]
 80051ac:	2e5d      	cmp	r6, #93	; 0x5d
 80051ae:	d0fa      	beq.n	80051a6 <__sccl+0x4a>
 80051b0:	42b3      	cmp	r3, r6
 80051b2:	dcf8      	bgt.n	80051a6 <__sccl+0x4a>
 80051b4:	4618      	mov	r0, r3
 80051b6:	3001      	adds	r0, #1
 80051b8:	4286      	cmp	r6, r0
 80051ba:	5421      	strb	r1, [r4, r0]
 80051bc:	dcfb      	bgt.n	80051b6 <__sccl+0x5a>
 80051be:	43d8      	mvns	r0, r3
 80051c0:	4430      	add	r0, r6
 80051c2:	1c5d      	adds	r5, r3, #1
 80051c4:	42b3      	cmp	r3, r6
 80051c6:	bfa8      	it	ge
 80051c8:	2000      	movge	r0, #0
 80051ca:	182b      	adds	r3, r5, r0
 80051cc:	3202      	adds	r2, #2
 80051ce:	e7de      	b.n	800518e <__sccl+0x32>

080051d0 <_strtol_l.isra.0>:
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d6:	d001      	beq.n	80051dc <_strtol_l.isra.0+0xc>
 80051d8:	2b24      	cmp	r3, #36	; 0x24
 80051da:	d906      	bls.n	80051ea <_strtol_l.isra.0+0x1a>
 80051dc:	f7ff f90c 	bl	80043f8 <__errno>
 80051e0:	2316      	movs	r3, #22
 80051e2:	6003      	str	r3, [r0, #0]
 80051e4:	2000      	movs	r0, #0
 80051e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ea:	4f3a      	ldr	r7, [pc, #232]	; (80052d4 <_strtol_l.isra.0+0x104>)
 80051ec:	468e      	mov	lr, r1
 80051ee:	4676      	mov	r6, lr
 80051f0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80051f4:	5de5      	ldrb	r5, [r4, r7]
 80051f6:	f015 0508 	ands.w	r5, r5, #8
 80051fa:	d1f8      	bne.n	80051ee <_strtol_l.isra.0+0x1e>
 80051fc:	2c2d      	cmp	r4, #45	; 0x2d
 80051fe:	d134      	bne.n	800526a <_strtol_l.isra.0+0x9a>
 8005200:	f89e 4000 	ldrb.w	r4, [lr]
 8005204:	f04f 0801 	mov.w	r8, #1
 8005208:	f106 0e02 	add.w	lr, r6, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d05c      	beq.n	80052ca <_strtol_l.isra.0+0xfa>
 8005210:	2b10      	cmp	r3, #16
 8005212:	d10c      	bne.n	800522e <_strtol_l.isra.0+0x5e>
 8005214:	2c30      	cmp	r4, #48	; 0x30
 8005216:	d10a      	bne.n	800522e <_strtol_l.isra.0+0x5e>
 8005218:	f89e 4000 	ldrb.w	r4, [lr]
 800521c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005220:	2c58      	cmp	r4, #88	; 0x58
 8005222:	d14d      	bne.n	80052c0 <_strtol_l.isra.0+0xf0>
 8005224:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8005228:	2310      	movs	r3, #16
 800522a:	f10e 0e02 	add.w	lr, lr, #2
 800522e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8005232:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005236:	2600      	movs	r6, #0
 8005238:	fbbc f9f3 	udiv	r9, ip, r3
 800523c:	4635      	mov	r5, r6
 800523e:	fb03 ca19 	mls	sl, r3, r9, ip
 8005242:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8005246:	2f09      	cmp	r7, #9
 8005248:	d818      	bhi.n	800527c <_strtol_l.isra.0+0xac>
 800524a:	463c      	mov	r4, r7
 800524c:	42a3      	cmp	r3, r4
 800524e:	dd24      	ble.n	800529a <_strtol_l.isra.0+0xca>
 8005250:	2e00      	cmp	r6, #0
 8005252:	db1f      	blt.n	8005294 <_strtol_l.isra.0+0xc4>
 8005254:	45a9      	cmp	r9, r5
 8005256:	d31d      	bcc.n	8005294 <_strtol_l.isra.0+0xc4>
 8005258:	d101      	bne.n	800525e <_strtol_l.isra.0+0x8e>
 800525a:	45a2      	cmp	sl, r4
 800525c:	db1a      	blt.n	8005294 <_strtol_l.isra.0+0xc4>
 800525e:	fb05 4503 	mla	r5, r5, r3, r4
 8005262:	2601      	movs	r6, #1
 8005264:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005268:	e7eb      	b.n	8005242 <_strtol_l.isra.0+0x72>
 800526a:	2c2b      	cmp	r4, #43	; 0x2b
 800526c:	bf08      	it	eq
 800526e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8005272:	46a8      	mov	r8, r5
 8005274:	bf08      	it	eq
 8005276:	f106 0e02 	addeq.w	lr, r6, #2
 800527a:	e7c7      	b.n	800520c <_strtol_l.isra.0+0x3c>
 800527c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005280:	2f19      	cmp	r7, #25
 8005282:	d801      	bhi.n	8005288 <_strtol_l.isra.0+0xb8>
 8005284:	3c37      	subs	r4, #55	; 0x37
 8005286:	e7e1      	b.n	800524c <_strtol_l.isra.0+0x7c>
 8005288:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800528c:	2f19      	cmp	r7, #25
 800528e:	d804      	bhi.n	800529a <_strtol_l.isra.0+0xca>
 8005290:	3c57      	subs	r4, #87	; 0x57
 8005292:	e7db      	b.n	800524c <_strtol_l.isra.0+0x7c>
 8005294:	f04f 36ff 	mov.w	r6, #4294967295
 8005298:	e7e4      	b.n	8005264 <_strtol_l.isra.0+0x94>
 800529a:	2e00      	cmp	r6, #0
 800529c:	da05      	bge.n	80052aa <_strtol_l.isra.0+0xda>
 800529e:	2322      	movs	r3, #34	; 0x22
 80052a0:	6003      	str	r3, [r0, #0]
 80052a2:	4665      	mov	r5, ip
 80052a4:	b942      	cbnz	r2, 80052b8 <_strtol_l.isra.0+0xe8>
 80052a6:	4628      	mov	r0, r5
 80052a8:	e79d      	b.n	80051e6 <_strtol_l.isra.0+0x16>
 80052aa:	f1b8 0f00 	cmp.w	r8, #0
 80052ae:	d000      	beq.n	80052b2 <_strtol_l.isra.0+0xe2>
 80052b0:	426d      	negs	r5, r5
 80052b2:	2a00      	cmp	r2, #0
 80052b4:	d0f7      	beq.n	80052a6 <_strtol_l.isra.0+0xd6>
 80052b6:	b10e      	cbz	r6, 80052bc <_strtol_l.isra.0+0xec>
 80052b8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80052bc:	6011      	str	r1, [r2, #0]
 80052be:	e7f2      	b.n	80052a6 <_strtol_l.isra.0+0xd6>
 80052c0:	2430      	movs	r4, #48	; 0x30
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1b3      	bne.n	800522e <_strtol_l.isra.0+0x5e>
 80052c6:	2308      	movs	r3, #8
 80052c8:	e7b1      	b.n	800522e <_strtol_l.isra.0+0x5e>
 80052ca:	2c30      	cmp	r4, #48	; 0x30
 80052cc:	d0a4      	beq.n	8005218 <_strtol_l.isra.0+0x48>
 80052ce:	230a      	movs	r3, #10
 80052d0:	e7ad      	b.n	800522e <_strtol_l.isra.0+0x5e>
 80052d2:	bf00      	nop
 80052d4:	08005967 	.word	0x08005967

080052d8 <_strtol_r>:
 80052d8:	f7ff bf7a 	b.w	80051d0 <_strtol_l.isra.0>

080052dc <_strtoul_l.isra.0>:
 80052dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052e0:	4e3b      	ldr	r6, [pc, #236]	; (80053d0 <_strtoul_l.isra.0+0xf4>)
 80052e2:	4686      	mov	lr, r0
 80052e4:	468c      	mov	ip, r1
 80052e6:	4660      	mov	r0, ip
 80052e8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80052ec:	5da5      	ldrb	r5, [r4, r6]
 80052ee:	f015 0508 	ands.w	r5, r5, #8
 80052f2:	d1f8      	bne.n	80052e6 <_strtoul_l.isra.0+0xa>
 80052f4:	2c2d      	cmp	r4, #45	; 0x2d
 80052f6:	d134      	bne.n	8005362 <_strtoul_l.isra.0+0x86>
 80052f8:	f89c 4000 	ldrb.w	r4, [ip]
 80052fc:	f04f 0801 	mov.w	r8, #1
 8005300:	f100 0c02 	add.w	ip, r0, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d05e      	beq.n	80053c6 <_strtoul_l.isra.0+0xea>
 8005308:	2b10      	cmp	r3, #16
 800530a:	d10c      	bne.n	8005326 <_strtoul_l.isra.0+0x4a>
 800530c:	2c30      	cmp	r4, #48	; 0x30
 800530e:	d10a      	bne.n	8005326 <_strtoul_l.isra.0+0x4a>
 8005310:	f89c 0000 	ldrb.w	r0, [ip]
 8005314:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005318:	2858      	cmp	r0, #88	; 0x58
 800531a:	d14f      	bne.n	80053bc <_strtoul_l.isra.0+0xe0>
 800531c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8005320:	2310      	movs	r3, #16
 8005322:	f10c 0c02 	add.w	ip, ip, #2
 8005326:	f04f 37ff 	mov.w	r7, #4294967295
 800532a:	2500      	movs	r5, #0
 800532c:	fbb7 f7f3 	udiv	r7, r7, r3
 8005330:	fb03 f907 	mul.w	r9, r3, r7
 8005334:	ea6f 0909 	mvn.w	r9, r9
 8005338:	4628      	mov	r0, r5
 800533a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800533e:	2e09      	cmp	r6, #9
 8005340:	d818      	bhi.n	8005374 <_strtoul_l.isra.0+0x98>
 8005342:	4634      	mov	r4, r6
 8005344:	42a3      	cmp	r3, r4
 8005346:	dd24      	ble.n	8005392 <_strtoul_l.isra.0+0xb6>
 8005348:	2d00      	cmp	r5, #0
 800534a:	db1f      	blt.n	800538c <_strtoul_l.isra.0+0xb0>
 800534c:	4287      	cmp	r7, r0
 800534e:	d31d      	bcc.n	800538c <_strtoul_l.isra.0+0xb0>
 8005350:	d101      	bne.n	8005356 <_strtoul_l.isra.0+0x7a>
 8005352:	45a1      	cmp	r9, r4
 8005354:	db1a      	blt.n	800538c <_strtoul_l.isra.0+0xb0>
 8005356:	fb00 4003 	mla	r0, r0, r3, r4
 800535a:	2501      	movs	r5, #1
 800535c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005360:	e7eb      	b.n	800533a <_strtoul_l.isra.0+0x5e>
 8005362:	2c2b      	cmp	r4, #43	; 0x2b
 8005364:	bf08      	it	eq
 8005366:	f89c 4000 	ldrbeq.w	r4, [ip]
 800536a:	46a8      	mov	r8, r5
 800536c:	bf08      	it	eq
 800536e:	f100 0c02 	addeq.w	ip, r0, #2
 8005372:	e7c7      	b.n	8005304 <_strtoul_l.isra.0+0x28>
 8005374:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8005378:	2e19      	cmp	r6, #25
 800537a:	d801      	bhi.n	8005380 <_strtoul_l.isra.0+0xa4>
 800537c:	3c37      	subs	r4, #55	; 0x37
 800537e:	e7e1      	b.n	8005344 <_strtoul_l.isra.0+0x68>
 8005380:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005384:	2e19      	cmp	r6, #25
 8005386:	d804      	bhi.n	8005392 <_strtoul_l.isra.0+0xb6>
 8005388:	3c57      	subs	r4, #87	; 0x57
 800538a:	e7db      	b.n	8005344 <_strtoul_l.isra.0+0x68>
 800538c:	f04f 35ff 	mov.w	r5, #4294967295
 8005390:	e7e4      	b.n	800535c <_strtoul_l.isra.0+0x80>
 8005392:	2d00      	cmp	r5, #0
 8005394:	da07      	bge.n	80053a6 <_strtoul_l.isra.0+0xca>
 8005396:	2322      	movs	r3, #34	; 0x22
 8005398:	f8ce 3000 	str.w	r3, [lr]
 800539c:	f04f 30ff 	mov.w	r0, #4294967295
 80053a0:	b942      	cbnz	r2, 80053b4 <_strtoul_l.isra.0+0xd8>
 80053a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053a6:	f1b8 0f00 	cmp.w	r8, #0
 80053aa:	d000      	beq.n	80053ae <_strtoul_l.isra.0+0xd2>
 80053ac:	4240      	negs	r0, r0
 80053ae:	2a00      	cmp	r2, #0
 80053b0:	d0f7      	beq.n	80053a2 <_strtoul_l.isra.0+0xc6>
 80053b2:	b10d      	cbz	r5, 80053b8 <_strtoul_l.isra.0+0xdc>
 80053b4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80053b8:	6011      	str	r1, [r2, #0]
 80053ba:	e7f2      	b.n	80053a2 <_strtoul_l.isra.0+0xc6>
 80053bc:	2430      	movs	r4, #48	; 0x30
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1b1      	bne.n	8005326 <_strtoul_l.isra.0+0x4a>
 80053c2:	2308      	movs	r3, #8
 80053c4:	e7af      	b.n	8005326 <_strtoul_l.isra.0+0x4a>
 80053c6:	2c30      	cmp	r4, #48	; 0x30
 80053c8:	d0a2      	beq.n	8005310 <_strtoul_l.isra.0+0x34>
 80053ca:	230a      	movs	r3, #10
 80053cc:	e7ab      	b.n	8005326 <_strtoul_l.isra.0+0x4a>
 80053ce:	bf00      	nop
 80053d0:	08005967 	.word	0x08005967

080053d4 <_strtoul_r>:
 80053d4:	f7ff bf82 	b.w	80052dc <_strtoul_l.isra.0>

080053d8 <__submore>:
 80053d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053dc:	460c      	mov	r4, r1
 80053de:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80053e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053e4:	4299      	cmp	r1, r3
 80053e6:	d11d      	bne.n	8005424 <__submore+0x4c>
 80053e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053ec:	f000 f8a8 	bl	8005540 <_malloc_r>
 80053f0:	b918      	cbnz	r0, 80053fa <__submore+0x22>
 80053f2:	f04f 30ff 	mov.w	r0, #4294967295
 80053f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053fe:	63a3      	str	r3, [r4, #56]	; 0x38
 8005400:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005404:	6360      	str	r0, [r4, #52]	; 0x34
 8005406:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800540a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800540e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005412:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005416:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800541a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800541e:	6020      	str	r0, [r4, #0]
 8005420:	2000      	movs	r0, #0
 8005422:	e7e8      	b.n	80053f6 <__submore+0x1e>
 8005424:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005426:	0077      	lsls	r7, r6, #1
 8005428:	463a      	mov	r2, r7
 800542a:	f000 f8e3 	bl	80055f4 <_realloc_r>
 800542e:	4605      	mov	r5, r0
 8005430:	2800      	cmp	r0, #0
 8005432:	d0de      	beq.n	80053f2 <__submore+0x1a>
 8005434:	eb00 0806 	add.w	r8, r0, r6
 8005438:	4601      	mov	r1, r0
 800543a:	4632      	mov	r2, r6
 800543c:	4640      	mov	r0, r8
 800543e:	f000 f807 	bl	8005450 <memcpy>
 8005442:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005446:	f8c4 8000 	str.w	r8, [r4]
 800544a:	e7e9      	b.n	8005420 <__submore+0x48>

0800544c <__retarget_lock_acquire_recursive>:
 800544c:	4770      	bx	lr

0800544e <__retarget_lock_release_recursive>:
 800544e:	4770      	bx	lr

08005450 <memcpy>:
 8005450:	440a      	add	r2, r1
 8005452:	4291      	cmp	r1, r2
 8005454:	f100 33ff 	add.w	r3, r0, #4294967295
 8005458:	d100      	bne.n	800545c <memcpy+0xc>
 800545a:	4770      	bx	lr
 800545c:	b510      	push	{r4, lr}
 800545e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005462:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005466:	4291      	cmp	r1, r2
 8005468:	d1f9      	bne.n	800545e <memcpy+0xe>
 800546a:	bd10      	pop	{r4, pc}

0800546c <memmove>:
 800546c:	4288      	cmp	r0, r1
 800546e:	b510      	push	{r4, lr}
 8005470:	eb01 0402 	add.w	r4, r1, r2
 8005474:	d902      	bls.n	800547c <memmove+0x10>
 8005476:	4284      	cmp	r4, r0
 8005478:	4623      	mov	r3, r4
 800547a:	d807      	bhi.n	800548c <memmove+0x20>
 800547c:	1e43      	subs	r3, r0, #1
 800547e:	42a1      	cmp	r1, r4
 8005480:	d008      	beq.n	8005494 <memmove+0x28>
 8005482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800548a:	e7f8      	b.n	800547e <memmove+0x12>
 800548c:	4402      	add	r2, r0
 800548e:	4601      	mov	r1, r0
 8005490:	428a      	cmp	r2, r1
 8005492:	d100      	bne.n	8005496 <memmove+0x2a>
 8005494:	bd10      	pop	{r4, pc}
 8005496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800549a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800549e:	e7f7      	b.n	8005490 <memmove+0x24>

080054a0 <_free_r>:
 80054a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054a2:	2900      	cmp	r1, #0
 80054a4:	d048      	beq.n	8005538 <_free_r+0x98>
 80054a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054aa:	9001      	str	r0, [sp, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f1a1 0404 	sub.w	r4, r1, #4
 80054b2:	bfb8      	it	lt
 80054b4:	18e4      	addlt	r4, r4, r3
 80054b6:	f000 f8d3 	bl	8005660 <__malloc_lock>
 80054ba:	4a20      	ldr	r2, [pc, #128]	; (800553c <_free_r+0x9c>)
 80054bc:	9801      	ldr	r0, [sp, #4]
 80054be:	6813      	ldr	r3, [r2, #0]
 80054c0:	4615      	mov	r5, r2
 80054c2:	b933      	cbnz	r3, 80054d2 <_free_r+0x32>
 80054c4:	6063      	str	r3, [r4, #4]
 80054c6:	6014      	str	r4, [r2, #0]
 80054c8:	b003      	add	sp, #12
 80054ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054ce:	f000 b8cd 	b.w	800566c <__malloc_unlock>
 80054d2:	42a3      	cmp	r3, r4
 80054d4:	d90b      	bls.n	80054ee <_free_r+0x4e>
 80054d6:	6821      	ldr	r1, [r4, #0]
 80054d8:	1862      	adds	r2, r4, r1
 80054da:	4293      	cmp	r3, r2
 80054dc:	bf04      	itt	eq
 80054de:	681a      	ldreq	r2, [r3, #0]
 80054e0:	685b      	ldreq	r3, [r3, #4]
 80054e2:	6063      	str	r3, [r4, #4]
 80054e4:	bf04      	itt	eq
 80054e6:	1852      	addeq	r2, r2, r1
 80054e8:	6022      	streq	r2, [r4, #0]
 80054ea:	602c      	str	r4, [r5, #0]
 80054ec:	e7ec      	b.n	80054c8 <_free_r+0x28>
 80054ee:	461a      	mov	r2, r3
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	b10b      	cbz	r3, 80054f8 <_free_r+0x58>
 80054f4:	42a3      	cmp	r3, r4
 80054f6:	d9fa      	bls.n	80054ee <_free_r+0x4e>
 80054f8:	6811      	ldr	r1, [r2, #0]
 80054fa:	1855      	adds	r5, r2, r1
 80054fc:	42a5      	cmp	r5, r4
 80054fe:	d10b      	bne.n	8005518 <_free_r+0x78>
 8005500:	6824      	ldr	r4, [r4, #0]
 8005502:	4421      	add	r1, r4
 8005504:	1854      	adds	r4, r2, r1
 8005506:	42a3      	cmp	r3, r4
 8005508:	6011      	str	r1, [r2, #0]
 800550a:	d1dd      	bne.n	80054c8 <_free_r+0x28>
 800550c:	681c      	ldr	r4, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	6053      	str	r3, [r2, #4]
 8005512:	4421      	add	r1, r4
 8005514:	6011      	str	r1, [r2, #0]
 8005516:	e7d7      	b.n	80054c8 <_free_r+0x28>
 8005518:	d902      	bls.n	8005520 <_free_r+0x80>
 800551a:	230c      	movs	r3, #12
 800551c:	6003      	str	r3, [r0, #0]
 800551e:	e7d3      	b.n	80054c8 <_free_r+0x28>
 8005520:	6825      	ldr	r5, [r4, #0]
 8005522:	1961      	adds	r1, r4, r5
 8005524:	428b      	cmp	r3, r1
 8005526:	bf04      	itt	eq
 8005528:	6819      	ldreq	r1, [r3, #0]
 800552a:	685b      	ldreq	r3, [r3, #4]
 800552c:	6063      	str	r3, [r4, #4]
 800552e:	bf04      	itt	eq
 8005530:	1949      	addeq	r1, r1, r5
 8005532:	6021      	streq	r1, [r4, #0]
 8005534:	6054      	str	r4, [r2, #4]
 8005536:	e7c7      	b.n	80054c8 <_free_r+0x28>
 8005538:	b003      	add	sp, #12
 800553a:	bd30      	pop	{r4, r5, pc}
 800553c:	20000090 	.word	0x20000090

08005540 <_malloc_r>:
 8005540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005542:	1ccd      	adds	r5, r1, #3
 8005544:	f025 0503 	bic.w	r5, r5, #3
 8005548:	3508      	adds	r5, #8
 800554a:	2d0c      	cmp	r5, #12
 800554c:	bf38      	it	cc
 800554e:	250c      	movcc	r5, #12
 8005550:	2d00      	cmp	r5, #0
 8005552:	4606      	mov	r6, r0
 8005554:	db01      	blt.n	800555a <_malloc_r+0x1a>
 8005556:	42a9      	cmp	r1, r5
 8005558:	d903      	bls.n	8005562 <_malloc_r+0x22>
 800555a:	230c      	movs	r3, #12
 800555c:	6033      	str	r3, [r6, #0]
 800555e:	2000      	movs	r0, #0
 8005560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005562:	f000 f87d 	bl	8005660 <__malloc_lock>
 8005566:	4921      	ldr	r1, [pc, #132]	; (80055ec <_malloc_r+0xac>)
 8005568:	680a      	ldr	r2, [r1, #0]
 800556a:	4614      	mov	r4, r2
 800556c:	b99c      	cbnz	r4, 8005596 <_malloc_r+0x56>
 800556e:	4f20      	ldr	r7, [pc, #128]	; (80055f0 <_malloc_r+0xb0>)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	b923      	cbnz	r3, 800557e <_malloc_r+0x3e>
 8005574:	4621      	mov	r1, r4
 8005576:	4630      	mov	r0, r6
 8005578:	f000 f862 	bl	8005640 <_sbrk_r>
 800557c:	6038      	str	r0, [r7, #0]
 800557e:	4629      	mov	r1, r5
 8005580:	4630      	mov	r0, r6
 8005582:	f000 f85d 	bl	8005640 <_sbrk_r>
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	d123      	bne.n	80055d2 <_malloc_r+0x92>
 800558a:	230c      	movs	r3, #12
 800558c:	6033      	str	r3, [r6, #0]
 800558e:	4630      	mov	r0, r6
 8005590:	f000 f86c 	bl	800566c <__malloc_unlock>
 8005594:	e7e3      	b.n	800555e <_malloc_r+0x1e>
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	1b5b      	subs	r3, r3, r5
 800559a:	d417      	bmi.n	80055cc <_malloc_r+0x8c>
 800559c:	2b0b      	cmp	r3, #11
 800559e:	d903      	bls.n	80055a8 <_malloc_r+0x68>
 80055a0:	6023      	str	r3, [r4, #0]
 80055a2:	441c      	add	r4, r3
 80055a4:	6025      	str	r5, [r4, #0]
 80055a6:	e004      	b.n	80055b2 <_malloc_r+0x72>
 80055a8:	6863      	ldr	r3, [r4, #4]
 80055aa:	42a2      	cmp	r2, r4
 80055ac:	bf0c      	ite	eq
 80055ae:	600b      	streq	r3, [r1, #0]
 80055b0:	6053      	strne	r3, [r2, #4]
 80055b2:	4630      	mov	r0, r6
 80055b4:	f000 f85a 	bl	800566c <__malloc_unlock>
 80055b8:	f104 000b 	add.w	r0, r4, #11
 80055bc:	1d23      	adds	r3, r4, #4
 80055be:	f020 0007 	bic.w	r0, r0, #7
 80055c2:	1ac2      	subs	r2, r0, r3
 80055c4:	d0cc      	beq.n	8005560 <_malloc_r+0x20>
 80055c6:	1a1b      	subs	r3, r3, r0
 80055c8:	50a3      	str	r3, [r4, r2]
 80055ca:	e7c9      	b.n	8005560 <_malloc_r+0x20>
 80055cc:	4622      	mov	r2, r4
 80055ce:	6864      	ldr	r4, [r4, #4]
 80055d0:	e7cc      	b.n	800556c <_malloc_r+0x2c>
 80055d2:	1cc4      	adds	r4, r0, #3
 80055d4:	f024 0403 	bic.w	r4, r4, #3
 80055d8:	42a0      	cmp	r0, r4
 80055da:	d0e3      	beq.n	80055a4 <_malloc_r+0x64>
 80055dc:	1a21      	subs	r1, r4, r0
 80055de:	4630      	mov	r0, r6
 80055e0:	f000 f82e 	bl	8005640 <_sbrk_r>
 80055e4:	3001      	adds	r0, #1
 80055e6:	d1dd      	bne.n	80055a4 <_malloc_r+0x64>
 80055e8:	e7cf      	b.n	800558a <_malloc_r+0x4a>
 80055ea:	bf00      	nop
 80055ec:	20000090 	.word	0x20000090
 80055f0:	20000094 	.word	0x20000094

080055f4 <_realloc_r>:
 80055f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f6:	4607      	mov	r7, r0
 80055f8:	4614      	mov	r4, r2
 80055fa:	460e      	mov	r6, r1
 80055fc:	b921      	cbnz	r1, 8005608 <_realloc_r+0x14>
 80055fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005602:	4611      	mov	r1, r2
 8005604:	f7ff bf9c 	b.w	8005540 <_malloc_r>
 8005608:	b922      	cbnz	r2, 8005614 <_realloc_r+0x20>
 800560a:	f7ff ff49 	bl	80054a0 <_free_r>
 800560e:	4625      	mov	r5, r4
 8005610:	4628      	mov	r0, r5
 8005612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005614:	f000 f830 	bl	8005678 <_malloc_usable_size_r>
 8005618:	42a0      	cmp	r0, r4
 800561a:	d20f      	bcs.n	800563c <_realloc_r+0x48>
 800561c:	4621      	mov	r1, r4
 800561e:	4638      	mov	r0, r7
 8005620:	f7ff ff8e 	bl	8005540 <_malloc_r>
 8005624:	4605      	mov	r5, r0
 8005626:	2800      	cmp	r0, #0
 8005628:	d0f2      	beq.n	8005610 <_realloc_r+0x1c>
 800562a:	4631      	mov	r1, r6
 800562c:	4622      	mov	r2, r4
 800562e:	f7ff ff0f 	bl	8005450 <memcpy>
 8005632:	4631      	mov	r1, r6
 8005634:	4638      	mov	r0, r7
 8005636:	f7ff ff33 	bl	80054a0 <_free_r>
 800563a:	e7e9      	b.n	8005610 <_realloc_r+0x1c>
 800563c:	4635      	mov	r5, r6
 800563e:	e7e7      	b.n	8005610 <_realloc_r+0x1c>

08005640 <_sbrk_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4d06      	ldr	r5, [pc, #24]	; (800565c <_sbrk_r+0x1c>)
 8005644:	2300      	movs	r3, #0
 8005646:	4604      	mov	r4, r0
 8005648:	4608      	mov	r0, r1
 800564a:	602b      	str	r3, [r5, #0]
 800564c:	f7fb fc56 	bl	8000efc <_sbrk>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d102      	bne.n	800565a <_sbrk_r+0x1a>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	b103      	cbz	r3, 800565a <_sbrk_r+0x1a>
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	20010230 	.word	0x20010230

08005660 <__malloc_lock>:
 8005660:	4801      	ldr	r0, [pc, #4]	; (8005668 <__malloc_lock+0x8>)
 8005662:	f7ff bef3 	b.w	800544c <__retarget_lock_acquire_recursive>
 8005666:	bf00      	nop
 8005668:	20010238 	.word	0x20010238

0800566c <__malloc_unlock>:
 800566c:	4801      	ldr	r0, [pc, #4]	; (8005674 <__malloc_unlock+0x8>)
 800566e:	f7ff beee 	b.w	800544e <__retarget_lock_release_recursive>
 8005672:	bf00      	nop
 8005674:	20010238 	.word	0x20010238

08005678 <_malloc_usable_size_r>:
 8005678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800567c:	1f18      	subs	r0, r3, #4
 800567e:	2b00      	cmp	r3, #0
 8005680:	bfbc      	itt	lt
 8005682:	580b      	ldrlt	r3, [r1, r0]
 8005684:	18c0      	addlt	r0, r0, r3
 8005686:	4770      	bx	lr

08005688 <_init>:
 8005688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800568a:	bf00      	nop
 800568c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800568e:	bc08      	pop	{r3}
 8005690:	469e      	mov	lr, r3
 8005692:	4770      	bx	lr

08005694 <_fini>:
 8005694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005696:	bf00      	nop
 8005698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569a:	bc08      	pop	{r3}
 800569c:	469e      	mov	lr, r3
 800569e:	4770      	bx	lr
