// -----------------------------------------------------------------------------
// 2013-02-19 20:29:59
// -----------------------------------------------------------------------------
// 2013021920292078 : match the SVN field in reg IC_TIME_TAG field
// -----------------------------------------------------------------------------
#include "sdio_rw.h"

#define SYS_REG_BASE           0xc0000000
#define WBOOT_REG_BASE         0xc0000100
#define TU0_US_REG_BASE        0xc0000200
#define TU1_US_REG_BASE        0xc0000210
#define TU2_US_REG_BASE        0xc0000220
#define TU3_US_REG_BASE        0xc0000230
#define TM0_MS_REG_BASE        0xc0000240
#define TM1_MS_REG_BASE        0xc0000250
#define TM2_MS_REG_BASE        0xc0000260
#define TM3_MS_REG_BASE        0xc0000270
#define WDT_REG_BASE           0xc0000280
#define GPIO_REG_BASE          0xc0000300
#define SD_REG_BASE            0xc0000800
#define SPI_REG_BASE           0xc0000a00
#define UART_REG_BASE          0xc0000c00
#define INT_REG_BASE           0xc0000e00
#define DMA_REG_BASE           0xc0001c00
#define CSR_PMU_BASE           0xc0001d00
#define CSR_RTC_BASE           0xc0001d20
#define RTC_RAM_BASE           0xc0001d80
#define HCI_REG_BASE           0xc1000000
#define CO_REG_BASE            0xc2000000
#define SMS4_REG_BASE          0xc3000000
#define FRG_REG_BASE           0xc4000000
#define MRX_REG_BASE           0xc6000000
#define AMPDU_REG_BASE         0xc6001000
#define MT_REG_CSR_BASE        0xc6002000
#define TXQ0_MT_Q_REG_CSR_BASE 0xc6002200
#define TXQ1_MT_Q_REG_CSR_BASE 0xc6002240
#define TXQ2_MT_Q_REG_CSR_BASE 0xc6002280
#define TXQ3_MT_Q_REG_CSR_BASE 0xc60022c0
#define TXQ4_MT_Q_REG_CSR_BASE 0xc6002300
#define TXQ5_MT_Q_REG_CSR_BASE 0xc6002340
#define MAC_REG_BASE           0xca000000
#define BTCX_REG_BASE          0xca000400
#define CBR_A_REG_BASE         0xcb000000
#define MB_REG_BASE            0xcd000000
#define ID_MNG_REG_BASE        0xcd010000
#define CSR_PHY_BASE           0xce000000
#define CSR_RF_BASE            0xce010000
#define MMU_REG_BASE           0xcf000000
// -----------------------------------------------------------------------------
// bank size 
// -----------------------------------------------------------------------------
#define SYS_REG_BANK_SIZE           0x000000a4
#define WBOOT_REG_BANK_SIZE         0x0000000c
#define TU0_US_REG_BANK_SIZE        0x00000010
#define TU1_US_REG_BANK_SIZE        0x00000010
#define TU2_US_REG_BANK_SIZE        0x00000010
#define TU3_US_REG_BANK_SIZE        0x00000010
#define TM0_MS_REG_BANK_SIZE        0x00000010
#define TM1_MS_REG_BANK_SIZE        0x00000010
#define TM2_MS_REG_BANK_SIZE        0x00000010
#define TM3_MS_REG_BANK_SIZE        0x00000010
#define WDT_REG_BANK_SIZE           0x00000004
#define GPIO_REG_BANK_SIZE          0x000000c8
#define SD_REG_BANK_SIZE            0x00000200
#define SPI_REG_BANK_SIZE           0x00000020
#define UART_REG_BANK_SIZE          0x00000020
#define INT_REG_BANK_SIZE           0x0000003c
#define DMA_REG_BANK_SIZE           0x00000010
#define CSR_PMU_BANK_SIZE           0x00000100
#define CSR_RTC_BANK_SIZE           0x000000e0
#define RTC_RAM_BANK_SIZE           0x00000080
#define HCI_REG_BANK_SIZE           0x000000a8
#define CO_REG_BANK_SIZE            0x000000f0
#define SMS4_REG_BANK_SIZE          0x00000070
#define FRG_REG_BANK_SIZE           0x0000000c
#define MRX_REG_BANK_SIZE           0x000001f0
#define AMPDU_REG_BANK_SIZE         0x0000000c
#define MT_REG_CSR_BANK_SIZE        0x000000f4
#define TXQ0_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define TXQ1_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define TXQ2_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define TXQ3_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define TXQ4_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define TXQ5_MT_Q_REG_CSR_BANK_SIZE 0x00000034
#define MAC_REG_BANK_SIZE           0x00000244
#define BTCX_REG_BANK_SIZE          0x00000008
#define CBR_A_REG_BANK_SIZE         0x001203fc
#define MB_REG_BANK_SIZE            0x00000160
#define ID_MNG_REG_BANK_SIZE        0x0000001c
#define CSR_PHY_BANK_SIZE           0x00010000
#define CSR_RF_BANK_SIZE            0x000000b0
#define MMU_REG_BANK_SIZE           0x00000228
// SYS_REG          
#define ADR_BRG_SW_RST                         (SYS_REG_BASE+0x00000000)          
#define ADR_BOOT                               (SYS_REG_BASE+0x00000004)          
#define ADR_CHIP_ID_0                          (SYS_REG_BASE+0x00000008)          
#define ADR_CHIP_ID_1                          (SYS_REG_BASE+0x0000000c)          
#define ADR_CHIP_ID_2                          (SYS_REG_BASE+0x00000010)          
#define ADR_CHIP_ID_3                          (SYS_REG_BASE+0x00000014)          
#define ADR_CLOCK_SELECTION                    (SYS_REG_BASE+0x00000018)          
#define ADR_PLATFORM_CLOCK_ENABLE              (SYS_REG_BASE+0x0000001c)          
#define ADR_SYS_CSR_CLOCK_ENABLE               (SYS_REG_BASE+0x00000020)          
#define ADR_MCU_DBG_SEL                        (SYS_REG_BASE+0x00000024)          
#define ADR_MCU_DBG_DATA                       (SYS_REG_BASE+0x00000028)          
#define ADR_AHB_BRG_STATUS                     (SYS_REG_BASE+0x0000002c)          
#define ADR_HBUSREQ_LOCK                       (SYS_REG_BASE+0x00000090)          
#define ADR_HBURST_LOCK                        (SYS_REG_BASE+0x00000094)          
#define ADR_PRESCALER_USTIMER                  (SYS_REG_BASE+0x000000a0)          
// WBOOT_REG        
#define ADR_BOOT_INFO                          (WBOOT_REG_BASE+0x00000000)        
#define ADR_SD_INIT_CFG                        (WBOOT_REG_BASE+0x00000004)        
#define ADR_SPARE_UART_INFO                    (WBOOT_REG_BASE+0x00000008)        
// TU0_US_REG       
#define ADR_TU0_MICROSECOND_TIMER              (TU0_US_REG_BASE+0x00000000)       
#define ADR_TU0_CURRENT_MICROSECOND_TIME_VALUE (TU0_US_REG_BASE+0x00000004)       
#define ADR_TU0_DUMMY_BIT_0                    (TU0_US_REG_BASE+0x00000008)       
#define ADR_TU0_DUMMY_BIT_1                    (TU0_US_REG_BASE+0x0000000c)       
// TU1_US_REG       
#define ADR_TU1_MICROSECOND_TIMER              (TU1_US_REG_BASE+0x00000000)       
#define ADR_TU1_CURRENT_MICROSECOND_TIME_VALUE (TU1_US_REG_BASE+0x00000004)       
#define ADR_TU1_DUMMY_BIT_0                    (TU1_US_REG_BASE+0x00000008)       
#define ADR_TU1_DUMMY_BIT_1                    (TU1_US_REG_BASE+0x0000000c)       
// TU2_US_REG       
#define ADR_TU2_MICROSECOND_TIMER              (TU2_US_REG_BASE+0x00000000)       
#define ADR_TU2_CURRENT_MICROSECOND_TIME_VALUE (TU2_US_REG_BASE+0x00000004)       
#define ADR_TU2_DUMMY_BIT_0                    (TU2_US_REG_BASE+0x00000008)       
#define ADR_TU2_DUMMY_BIT_1                    (TU2_US_REG_BASE+0x0000000c)       
// TU3_US_REG       
#define ADR_TU3_MICROSECOND_TIMER              (TU3_US_REG_BASE+0x00000000)       
#define ADR_TU3_CURRENT_MICROSECOND_TIME_VALUE (TU3_US_REG_BASE+0x00000004)       
#define ADR_TU3_DUMMY_BIT_0                    (TU3_US_REG_BASE+0x00000008)       
#define ADR_TU3_DUMMY_BIT_1                    (TU3_US_REG_BASE+0x0000000c)       
// TM0_MS_REG       
#define ADR_TM0_MILISECOND_TIMER               (TM0_MS_REG_BASE+0x00000000)       
#define ADR_TM0_CURRENT_MILISECOND_TIME_VALUE  (TM0_MS_REG_BASE+0x00000004)       
#define ADR_TM0_DUMMY_BIT_0                    (TM0_MS_REG_BASE+0x00000008)       
#define ADR_TM0_DUMMY_BIT_1                    (TM0_MS_REG_BASE+0x0000000c)       
// TM1_MS_REG       
#define ADR_TM1_MILISECOND_TIMER               (TM1_MS_REG_BASE+0x00000000)       
#define ADR_TM1_CURRENT_MILISECOND_TIME_VALUE  (TM1_MS_REG_BASE+0x00000004)       
#define ADR_TM1_DUMMY_BIT_0                    (TM1_MS_REG_BASE+0x00000008)       
#define ADR_TM1_DUMMY_BIT_1                    (TM1_MS_REG_BASE+0x0000000c)       
// TM2_MS_REG       
#define ADR_TM2_MILISECOND_TIMER               (TM2_MS_REG_BASE+0x00000000)       
#define ADR_TM2_CURRENT_MILISECOND_TIME_VALUE  (TM2_MS_REG_BASE+0x00000004)       
#define ADR_TM2_DUMMY_BIT_0                    (TM2_MS_REG_BASE+0x00000008)       
#define ADR_TM2_DUMMY_BIT_1                    (TM2_MS_REG_BASE+0x0000000c)       
// TM3_MS_REG       
#define ADR_TM3_MILISECOND_TIMER               (TM3_MS_REG_BASE+0x00000000)       
#define ADR_TM3_CURRENT_MILISECOND_TIME_VALUE  (TM3_MS_REG_BASE+0x00000004)       
#define ADR_TM3_DUMMY_BIT_0                    (TM3_MS_REG_BASE+0x00000008)       
#define ADR_TM3_DUMMY_BIT_1                    (TM3_MS_REG_BASE+0x0000000c)       
// WDT_REG          
#define ADR_WDOG_REG                           (WDT_REG_BASE+0x00000000)          
#define ADR_SYS_WDOG_REG                       (WDT_REG_BASE+0x00000004)
// GPIO_REG         
#define ADR_PAD6                               (GPIO_REG_BASE+0x00000000)         
#define ADR_PAD7                               (GPIO_REG_BASE+0x00000004)         
#define ADR_PAD8                               (GPIO_REG_BASE+0x00000008)         
#define ADR_PAD9                               (GPIO_REG_BASE+0x0000000c)         
#define ADR_PAD11                              (GPIO_REG_BASE+0x00000010)         
#define ADR_PAD15                              (GPIO_REG_BASE+0x00000014)         
#define ADR_PAD16                              (GPIO_REG_BASE+0x00000018)         
#define ADR_PAD17                              (GPIO_REG_BASE+0x0000001c)         
#define ADR_PAD18                              (GPIO_REG_BASE+0x00000020)         
#define ADR_PAD19                              (GPIO_REG_BASE+0x00000024)         
#define ADR_PAD20                              (GPIO_REG_BASE+0x00000028)         
#define ADR_PAD21                              (GPIO_REG_BASE+0x0000002c)         
#define ADR_PAD22                              (GPIO_REG_BASE+0x00000030)         
#define ADR_PAD24                              (GPIO_REG_BASE+0x00000034)         
#define ADR_PAD25                              (GPIO_REG_BASE+0x00000038)         
#define ADR_PAD27                              (GPIO_REG_BASE+0x0000003c)         
#define ADR_PAD28                              (GPIO_REG_BASE+0x00000040)         
#define ADR_PAD29                              (GPIO_REG_BASE+0x00000044)         
#define ADR_PAD30                              (GPIO_REG_BASE+0x00000048)         
#define ADR_PAD31                              (GPIO_REG_BASE+0x0000004c)         
#define ADR_PAD32                              (GPIO_REG_BASE+0x00000050)         
#define ADR_PAD33                              (GPIO_REG_BASE+0x00000054)         
#define ADR_PAD34                              (GPIO_REG_BASE+0x00000058)         
#define ADR_PAD42                              (GPIO_REG_BASE+0x0000005c)         
#define ADR_PAD43                              (GPIO_REG_BASE+0x00000060)         
#define ADR_PAD44                              (GPIO_REG_BASE+0x00000064)         
#define ADR_PAD45                              (GPIO_REG_BASE+0x00000068)         
#define ADR_PAD46                              (GPIO_REG_BASE+0x0000006c)         
#define ADR_PAD47                              (GPIO_REG_BASE+0x00000070)         
#define ADR_PAD48                              (GPIO_REG_BASE+0x00000074)         
#define ADR_PAD49                              (GPIO_REG_BASE+0x00000078)         
#define ADR_PAD50                              (GPIO_REG_BASE+0x0000007c)         
#define ADR_PAD51                              (GPIO_REG_BASE+0x00000080)         
#define ADR_PAD52                              (GPIO_REG_BASE+0x00000084)         
#define ADR_PAD53                              (GPIO_REG_BASE+0x00000088)         
#define ADR_PAD54                              (GPIO_REG_BASE+0x0000008c)         
#define ADR_PAD56                              (GPIO_REG_BASE+0x00000090)         
#define ADR_PAD57                              (GPIO_REG_BASE+0x00000094)         
#define ADR_PAD58                              (GPIO_REG_BASE+0x00000098)         
#define ADR_PAD59                              (GPIO_REG_BASE+0x0000009c)         
#define ADR_PAD60                              (GPIO_REG_BASE+0x000000a0)         
#define ADR_PAD61                              (GPIO_REG_BASE+0x000000a4)         
#define ADR_PAD62                              (GPIO_REG_BASE+0x000000a8)         
#define ADR_PAD64                              (GPIO_REG_BASE+0x000000ac)         
#define ADR_PAD65                              (GPIO_REG_BASE+0x000000b0)         
#define ADR_PAD66                              (GPIO_REG_BASE+0x000000b4)         
#define ADR_PAD67                              (GPIO_REG_BASE+0x000000b8)         
#define ADR_PAD68                              (GPIO_REG_BASE+0x000000bc)         
#define ADR_PAD69                              (GPIO_REG_BASE+0x000000c0)         
#define ADR_PAD70                              (GPIO_REG_BASE+0x000000c4)         
// SD_REG           
#define ADR_SD_REG                             (SD_REG_BASE+0x00000000)           
// SPI_REG          
#define ADR_SPI_MODE                           (SPI_REG_BASE+0x00000000)          
#define ADR_RX_QUOTA                           (SPI_REG_BASE+0x00000004)          
#define ADR_CONDITION_NUMBER                   (SPI_REG_BASE+0x00000008)          
#define ADR_HOST_PATH                          (SPI_REG_BASE+0x0000000c)          
#define ADR_TX_SEG                             (SPI_REG_BASE+0x00000010)          
#define ADR_DEBUG_BURST_MODE                   (SPI_REG_BASE+0x00000014)          
#define ADR_SPI_TO_PHY_PARAM1                  (SPI_REG_BASE+0x00000018)          
#define ADR_SPI_TO_PHY_PARAM2                  (SPI_REG_BASE+0x0000001c)          
// UART_REG         
#define ADR_UART_DATA                          (UART_REG_BASE+0x00000000)         
#define ADR_UART_IER                           (UART_REG_BASE+0x00000004)         
#define ADR_UART_ISR                           (UART_REG_BASE+0x00000008)         
#define ADR_UART_FCR                           (UART_REG_BASE+0x00000008)         
#define ADR_UART_LCR                           (UART_REG_BASE+0x0000000c)         
#define ADR_UART_MCR                           (UART_REG_BASE+0x00000010)         
#define ADR_UART_LSR                           (UART_REG_BASE+0x00000014)         
#define ADR_UART_MSR                           (UART_REG_BASE+0x00000018)         
#define ADR_UART_SPR                           (UART_REG_BASE+0x0000001c)         
// INT_REG          
#define ADR_INT_MASK                           (INT_REG_BASE+0x00000000)          
#define ADR_INT_MODE                           (INT_REG_BASE+0x00000004)          
#define ADR_INT_IRQ_STS                        (INT_REG_BASE+0x00000008)          
#define ADR_INT_FIQ_STS                        (INT_REG_BASE+0x0000000c)          
#define ADR_INT_IRQ_RAW                        (INT_REG_BASE+0x00000010)          
#define ADR_INT_FIQ_RAW                        (INT_REG_BASE+0x00000014)          
#define ADR_INT_PERI_MASK                      (INT_REG_BASE+0x00000018)          
#define ADR_INT_PERI_STS                       (INT_REG_BASE+0x0000001c)          
#define ADR_INT_PERI_RAW                       (INT_REG_BASE+0x00000020)          
#define ADR_INT_GPI_CFG                        (INT_REG_BASE+0x00000024)          
#define ADR_SPI_IPC                            (INT_REG_BASE+0x00000034)          
#define ADR_SDIO_IPC                           (INT_REG_BASE+0x00000038)          
// DMA_REG          
#define ADR_DMA_ADR_SRC                        (DMA_REG_BASE+0x00000000)          
#define ADR_DMA_ADR_DST                        (DMA_REG_BASE+0x00000004)          
#define ADR_DMA_CTRL                           (DMA_REG_BASE+0x00000008)          
#define ADR_DMA_INT                            (DMA_REG_BASE+0x0000000c)          
// CSR_PMU          
#define ADR_PMU_0                              (CSR_PMU_BASE+0x00000000)          
#define ADR_PMU_1                              (CSR_PMU_BASE+0x00000004)          
#define ADR_PMU_2                              (CSR_PMU_BASE+0x00000008)          
#define ADR_PMU_3                              (CSR_PMU_BASE+0x0000000c)          
// CSR_RTC          
#define ADR_RTC_1                              (CSR_RTC_BASE+0x00000000)          
#define ADR_RTC_2                              (CSR_RTC_BASE+0x00000004)          
#define ADR_RTC_3W                             (CSR_RTC_BASE+0x00000008)          
#define ADR_RTC_3R                             (CSR_RTC_BASE+0x00000008)          
#define ADR_RTC_4                              (CSR_RTC_BASE+0x0000000c)          
// RTC_RAM          
#define ADR_RTC_RAM                            (RTC_RAM_BASE+0x00000000)          
// HCI_REG          
#define ADR_CONTROL                            (HCI_REG_BASE+0x00000000)          
#define ADR_TX_FLOW_0                          (HCI_REG_BASE+0x00000008)          
#define ADR_TX_FLOW_1                          (HCI_REG_BASE+0x0000000c)          
#define ADR_THREASHOLD                         (HCI_REG_BASE+0x00000018)          
#define ADR_TXFID_INCREASE                     (HCI_REG_BASE+0x00000020)          
#define ADR_GLOBAL_SEQUENCE                    (HCI_REG_BASE+0x00000028)          
#define ADR_HCI_TX_RX_INFO_SIZE                (HCI_REG_BASE+0x00000030)          
#define ADR_HCI_TX_INFO_CLEAR                  (HCI_REG_BASE+0x00000034)          
#define ADR_HCI_ST_TIMEOUT_COUNTER             (HCI_REG_BASE+0x00000038)          
#define ADR_TX_ETHER_TYPE_0                    (HCI_REG_BASE+0x00000050)          
#define ADR_TX_ETHER_TYPE_1                    (HCI_REG_BASE+0x00000054)          
#define ADR_RX_ETHER_TYPE_0                    (HCI_REG_BASE+0x00000060)          
#define ADR_RX_ETHER_TYPE_1                    (HCI_REG_BASE+0x00000064)          
#define ADR_PACKET_COUNTER_INFO_0              (HCI_REG_BASE+0x00000070)          
#define ADR_PACKET_COUNTER_INFO_1              (HCI_REG_BASE+0x00000074)          
#define ADR_PACKET_COUNTER_INFO_2              (HCI_REG_BASE+0x00000078)          
#define ADR_PACKET_COUNTER_INFO_3              (HCI_REG_BASE+0x0000007c)          
#define ADR_PACKET_COUNTER_INFO_4              (HCI_REG_BASE+0x00000080)          
#define ADR_PACKET_COUNTER_INFO_5              (HCI_REG_BASE+0x00000084)          
#define ADR_PACKET_COUNTER_INFO_6              (HCI_REG_BASE+0x00000088)          
#define ADR_PACKET_COUNTER_INFO_7              (HCI_REG_BASE+0x0000008c)          
#define ADR_SDIO_TX_RX_FAIL_COUNTER_0          (HCI_REG_BASE+0x00000090)          
#define ADR_SDIO_TX_RX_FAIL_COUNTER_1          (HCI_REG_BASE+0x00000094)          
#define ADR_HCI_STATE_DEBUG_MODE_0             (HCI_REG_BASE+0x000000a0)          
#define ADR_HCI_STATE_DEBUG_MODE_1             (HCI_REG_BASE+0x000000a4)          
// CO_REG           
#define ADR_CS_START_ADDR                      (CO_REG_BASE+0x00000000)           
#define ADR_CS_ADD_LEN                         (CO_REG_BASE+0x00000004)           
#define ADR_CS_CMD                             (CO_REG_BASE+0x00000008)           
#define ADR_CS_INI_BUF                         (CO_REG_BASE+0x0000000c)           
#define ADR_CS_PSEUDO_BUF                      (CO_REG_BASE+0x00000010)           
#define ADR_CS_CHECK_SUM                       (CO_REG_BASE+0x00000014)           
#define ADR_RAND_EN                            (CO_REG_BASE+0x00000018)           
#define ADR_RAND_NUM                           (CO_REG_BASE+0x0000001c)           
#define ADR_TAS0                               (CO_REG_BASE+0x00000020)           
#define ADR_TAS1                               (CO_REG_BASE+0x00000024)           
#define ADR_TAS2                               (CO_REG_BASE+0x00000028)           
#define ADR_TAS3                               (CO_REG_BASE+0x0000002c)           
#define ADR_TAS4                               (CO_REG_BASE+0x00000030)           
#define ADR_TAS5                               (CO_REG_BASE+0x00000034)           
#define ADR_TAS6                               (CO_REG_BASE+0x00000038)           
#define ADR_TAS7                               (CO_REG_BASE+0x0000003c)           
#define ADR_TAS8                               (CO_REG_BASE+0x00000040)           
#define ADR_TAS9                               (CO_REG_BASE+0x00000044)           
#define ADR_TAS10                              (CO_REG_BASE+0x00000048)           
#define ADR_TAS11                              (CO_REG_BASE+0x0000004c)           
#define ADR_TAS12                              (CO_REG_BASE+0x00000050)           
#define ADR_TAS13                              (CO_REG_BASE+0x00000054)           
#define ADR_TAS14                              (CO_REG_BASE+0x00000058)           
#define ADR_TAS15                              (CO_REG_BASE+0x0000005c)           
#define ADR_MUL_OP1                            (CO_REG_BASE+0x00000060)           
#define ADR_MUL_OP2                            (CO_REG_BASE+0x00000064)           
#define ADR_MUL_ANS0                           (CO_REG_BASE+0x00000068)           
#define ADR_MUL_ANS1                           (CO_REG_BASE+0x0000006c)           
#define ADR_DMA_RDATA                          (CO_REG_BASE+0x00000070)           
#define ADR_DMA_WDATA                          (CO_REG_BASE+0x00000074)           
#define ADR_DMA_LEN                            (CO_REG_BASE+0x00000078)           
#define ADR_DMA_CLR                            (CO_REG_BASE+0x0000007c)           
#define ADR_NAV_DATA                           (CO_REG_BASE+0x00000080)           
#define ADR_CO_NAV                             (CO_REG_BASE+0x00000084)           
#define ADR_DIV_OP1                            (CO_REG_BASE+0x00000090)           
#define ADR_DIV_OP2                            (CO_REG_BASE+0x00000094)           
#define ADR_DIV_QUOTIENT                       (CO_REG_BASE+0x00000098)           
#define ADR_DIV_REMAINDER                      (CO_REG_BASE+0x0000009c)           
#define ADR_EFUSE_CLK_FREQ                     (CO_REG_BASE+0x000000c0)           
#define ADR_EFUSE_LDO_TIME                     (CO_REG_BASE+0x000000c4)           
#define ADR_EFUSE_AHB_RDATA_0                  (CO_REG_BASE+0x000000c8)           
#define ADR_EFUSE_WDATA_0                      (CO_REG_BASE+0x000000c8)           
#define ADR_EFUSE_AHB_RDATA_1                  (CO_REG_BASE+0x000000cc)           
#define ADR_EFUSE_WDATA_1                      (CO_REG_BASE+0x000000cc)           
#define ADR_EFUSE_AHB_RDATA_2                  (CO_REG_BASE+0x000000d0)           
#define ADR_EFUSE_WDATA_2                      (CO_REG_BASE+0x000000d0)           
#define ADR_EFUSE_SPI_RD0_EN                   (CO_REG_BASE+0x000000d4)           
#define ADR_EFUSE_SPI_RD1_EN                   (CO_REG_BASE+0x000000d8)           
#define ADR_EFUSE_SPI_RD2_EN                   (CO_REG_BASE+0x000000dc)           
#define ADR_EFUSE_SPI_BUSY                     (CO_REG_BASE+0x000000e0)           
#define ADR_EFUSE_SPI_RDATA_0                  (CO_REG_BASE+0x000000e4)           
#define ADR_EFUSE_SPI_RDATA_1                  (CO_REG_BASE+0x000000e8)           
#define ADR_EFUSE_SPI_RDATA_2                  (CO_REG_BASE+0x000000ec)           
// SMS4_REG         
#define ADR_SMS4_CFG1                          (SMS4_REG_BASE+0x00000000)         
#define ADR_SMS4_CFG2                          (SMS4_REG_BASE+0x00000004)         
#define ADR_SMS4_MODE1                         (SMS4_REG_BASE+0x00000008)         
#define ADR_SMS4_TRIG                          (SMS4_REG_BASE+0x00000010)         
#define ADR_SMS4_STATUS1                       (SMS4_REG_BASE+0x00000014)         
#define ADR_SMS4_STATUS2                       (SMS4_REG_BASE+0x00000018)         
#define ADR_SMS4_DATA_IN0                      (SMS4_REG_BASE+0x00000020)         
#define ADR_SMS4_DATA_IN1                      (SMS4_REG_BASE+0x00000024)         
#define ADR_SMS4_DATA_IN2                      (SMS4_REG_BASE+0x00000028)         
#define ADR_SMS4_DATA_IN3                      (SMS4_REG_BASE+0x0000002c)         
#define ADR_SMS4_DATA_OUT0                     (SMS4_REG_BASE+0x00000030)         
#define ADR_SMS4_DATA_OUT1                     (SMS4_REG_BASE+0x00000034)         
#define ADR_SMS4_DATA_OUT2                     (SMS4_REG_BASE+0x00000038)         
#define ADR_SMS4_DATA_OUT3                     (SMS4_REG_BASE+0x0000003c)         
#define ADR_SMS4_KEY_0                         (SMS4_REG_BASE+0x00000040)         
#define ADR_SMS4_KEY_1                         (SMS4_REG_BASE+0x00000044)         
#define ADR_SMS4_KEY_2                         (SMS4_REG_BASE+0x00000048)         
#define ADR_SMS4_KEY_3                         (SMS4_REG_BASE+0x0000004c)         
#define ADR_SMS4_MODE_IV0                      (SMS4_REG_BASE+0x00000050)         
#define ADR_SMS4_MODE_IV1                      (SMS4_REG_BASE+0x00000054)         
#define ADR_SMS4_MODE_IV2                      (SMS4_REG_BASE+0x00000058)         
#define ADR_SMS4_MODE_IV3                      (SMS4_REG_BASE+0x0000005c)         
#define ADR_SMS4_OFB_ENC0                      (SMS4_REG_BASE+0x00000060)         
#define ADR_SMS4_OFB_ENC1                      (SMS4_REG_BASE+0x00000064)         
#define ADR_SMS4_OFB_ENC2                      (SMS4_REG_BASE+0x00000068)         
#define ADR_SMS4_OFB_ENC3                      (SMS4_REG_BASE+0x0000006c)         
// FRG_REG          
#define ADR_FRAG_SET                           (FRG_REG_BASE+0x00000000)          
#define ADR_MB_INFO                            (FRG_REG_BASE+0x00000004)          
#define ADR_ID_INFO                            (FRG_REG_BASE+0x00000008)          
// MRX_REG          
#define ADR_MRX_MCAST_TB0_0                    (MRX_REG_BASE+0x00000000)          
#define ADR_MRX_MCAST_TB0_1                    (MRX_REG_BASE+0x00000004)          
#define ADR_MRX_MCAST_MK0_0                    (MRX_REG_BASE+0x00000008)          
#define ADR_MRX_MCAST_MK0_1                    (MRX_REG_BASE+0x0000000c)          
#define ADR_MRX_MCAST_CTRL0                    (MRX_REG_BASE+0x00000010)          
#define ADR_MRX_MCAST_TB1_0                    (MRX_REG_BASE+0x00000014)          
#define ADR_MRX_MCAST_TB1_1                    (MRX_REG_BASE+0x00000018)          
#define ADR_MRX_MCAST_MK1_0                    (MRX_REG_BASE+0x0000001c)          
#define ADR_MRX_MCAST_MK1_1                    (MRX_REG_BASE+0x00000020)          
#define ADR_MRX_MCAST_CTRL1                    (MRX_REG_BASE+0x00000024)          
#define ADR_MRX_MCAST_TB2_0                    (MRX_REG_BASE+0x00000028)          
#define ADR_MRX_MCAST_TB2_1                    (MRX_REG_BASE+0x0000002c)          
#define ADR_MRX_MCAST_MK2_0                    (MRX_REG_BASE+0x00000030)          
#define ADR_MRX_MCAST_MK2_1                    (MRX_REG_BASE+0x00000034)          
#define ADR_MRX_MCAST_CTRL2                    (MRX_REG_BASE+0x00000038)          
#define ADR_MRX_MCAST_TB3_0                    (MRX_REG_BASE+0x0000003c)          
#define ADR_MRX_MCAST_TB3_1                    (MRX_REG_BASE+0x00000040)          
#define ADR_MRX_MCAST_MK3_0                    (MRX_REG_BASE+0x00000044)          
#define ADR_MRX_MCAST_MK3_1                    (MRX_REG_BASE+0x00000048)          
#define ADR_MRX_MCAST_CTRL3                    (MRX_REG_BASE+0x0000004c)          
#define ADR_MRX_PHY_INFO                       (MRX_REG_BASE+0x00000050)          
#define ADR_MRX_FLT_TB0                        (MRX_REG_BASE+0x00000070)          
#define ADR_MRX_FLT_TB1                        (MRX_REG_BASE+0x00000074)          
#define ADR_MRX_FLT_TB2                        (MRX_REG_BASE+0x00000078)          
#define ADR_MRX_FLT_TB3                        (MRX_REG_BASE+0x0000007c)          
#define ADR_MRX_FLT_TB4                        (MRX_REG_BASE+0x00000080)          
#define ADR_MRX_FLT_TB5                        (MRX_REG_BASE+0x00000084)          
#define ADR_MRX_FLT_TB6                        (MRX_REG_BASE+0x00000088)          
#define ADR_MRX_FLT_TB7                        (MRX_REG_BASE+0x0000008c)          
#define ADR_MRX_FLT_TB8                        (MRX_REG_BASE+0x00000090)          
#define ADR_MRX_FLT_TB9                        (MRX_REG_BASE+0x00000094)          
#define ADR_MRX_FLT_TB10                       (MRX_REG_BASE+0x00000098)          
#define ADR_MRX_FLT_TB11                       (MRX_REG_BASE+0x0000009c)          
#define ADR_MRX_FLT_TB12                       (MRX_REG_BASE+0x000000a0)          
#define ADR_MRX_FLT_TB13                       (MRX_REG_BASE+0x000000a4)          
#define ADR_MRX_FLT_TB14                       (MRX_REG_BASE+0x000000a8)          
#define ADR_MRX_FLT_TB15                       (MRX_REG_BASE+0x000000ac)          
#define ADR_MRX_FLT_EN0                        (MRX_REG_BASE+0x000000b0)          
#define ADR_MRX_FLT_EN1                        (MRX_REG_BASE+0x000000b4)          
#define ADR_MRX_FLT_EN2                        (MRX_REG_BASE+0x000000b8)          
#define ADR_MRX_FLT_EN3                        (MRX_REG_BASE+0x000000bc)          
#define ADR_MRX_FLT_EN4                        (MRX_REG_BASE+0x000000c0)          
#define ADR_MRX_FLT_EN5                        (MRX_REG_BASE+0x000000c4)          
#define ADR_MRX_FLT_EN6                        (MRX_REG_BASE+0x000000c8)          
#define ADR_MRX_FLT_EN7                        (MRX_REG_BASE+0x000000cc)          
#define ADR_MRX_FLT_EN8                        (MRX_REG_BASE+0x000000d0)          
#define ADR_MRX_LEN_FLT                        (MRX_REG_BASE+0x000000d4)          
#define ADR_RX_FLOW_DATA                       (MRX_REG_BASE+0x000000e0)          
#define ADR_RX_FLOW_MNG                        (MRX_REG_BASE+0x000000e4)          
#define ADR_RX_FLOW_CTRL                       (MRX_REG_BASE+0x000000e8)          
#define ADR_PKT_MISS                           (MRX_REG_BASE+0x000000ec)          
#define ADR_BA_CTRL                            (MRX_REG_BASE+0x00000100)          
#define ADR_BA_TA_0                            (MRX_REG_BASE+0x00000104)          
#define ADR_BA_TA_1                            (MRX_REG_BASE+0x00000108)          
#define ADR_BA_TID                             (MRX_REG_BASE+0x0000010c)          
#define ADR_BA_ST_SEQ                          (MRX_REG_BASE+0x00000110)          
#define ADR_BA_SB                              (MRX_REG_BASE+0x00000114)          
#define ADR_MRX_WATCH_DOG                      (MRX_REG_BASE+0x00000118)          
#define ADR_ACK_GEN_EN                         (MRX_REG_BASE+0x0000011c)          
#define ADR_ACK_GEN_DUR                        (MRX_REG_BASE+0x00000120)          
#define ADR_ACK_GEN_RA_0                       (MRX_REG_BASE+0x00000124)          
#define ADR_ACK_GEN_RA_1                       (MRX_REG_BASE+0x00000128)          
#define ADR_MIB_RX_TOTAL                       (MRX_REG_BASE+0x0000012c)          
#define ADR_MIB_CRC_FAIL                       (MRX_REG_BASE+0x00000130)          
#define ADR_ID_IN_USE                          (MRX_REG_BASE+0x00000134)          
#define ADR_MRX_ERR                            (MRX_REG_BASE+0x00000138)          
#define ADR_WSID0_TID0_RX_SEQ                  (MRX_REG_BASE+0x00000140)          
#define ADR_WSID0_TID1_RX_SEQ                  (MRX_REG_BASE+0x00000144)          
#define ADR_WSID0_TID2_RX_SEQ                  (MRX_REG_BASE+0x00000148)          
#define ADR_WSID0_TID3_RX_SEQ                  (MRX_REG_BASE+0x0000014c)          
#define ADR_WSID0_TID4_RX_SEQ                  (MRX_REG_BASE+0x00000150)          
#define ADR_WSID0_TID5_RX_SEQ                  (MRX_REG_BASE+0x00000154)          
#define ADR_WSID0_TID6_RX_SEQ                  (MRX_REG_BASE+0x00000158)          
#define ADR_WSID0_TID7_RX_SEQ                  (MRX_REG_BASE+0x0000015c)          
#define ADR_WSID1_TID0_RX_SEQ                  (MRX_REG_BASE+0x00000170)          
#define ADR_WSID1_TID1_RX_SEQ                  (MRX_REG_BASE+0x00000174)          
#define ADR_WSID1_TID2_RX_SEQ                  (MRX_REG_BASE+0x00000178)          
#define ADR_WSID1_TID3_RX_SEQ                  (MRX_REG_BASE+0x0000017c)          
#define ADR_WSID1_TID4_RX_SEQ                  (MRX_REG_BASE+0x00000180)          
#define ADR_WSID1_TID5_RX_SEQ                  (MRX_REG_BASE+0x00000184)          
#define ADR_WSID1_TID6_RX_SEQ                  (MRX_REG_BASE+0x00000188)          
#define ADR_WSID1_TID7_RX_SEQ                  (MRX_REG_BASE+0x0000018c)          
#define ADR_WSID2_TID0_RX_SEQ                  (MRX_REG_BASE+0x000001a0)          
#define ADR_WSID2_TID1_RX_SEQ                  (MRX_REG_BASE+0x000001a4)          
#define ADR_WSID2_TID2_RX_SEQ                  (MRX_REG_BASE+0x000001a8)          
#define ADR_WSID2_TID3_RX_SEQ                  (MRX_REG_BASE+0x000001ac)          
#define ADR_WSID2_TID4_RX_SEQ                  (MRX_REG_BASE+0x000001b0)          
#define ADR_WSID2_TID5_RX_SEQ                  (MRX_REG_BASE+0x000001b4)          
#define ADR_WSID2_TID6_RX_SEQ                  (MRX_REG_BASE+0x000001b8)          
#define ADR_WSID2_TID7_RX_SEQ                  (MRX_REG_BASE+0x000001bc)          
#define ADR_WSID3_TID0_RX_SEQ                  (MRX_REG_BASE+0x000001d0)          
#define ADR_WSID3_TID1_RX_SEQ                  (MRX_REG_BASE+0x000001d4)          
#define ADR_WSID3_TID2_RX_SEQ                  (MRX_REG_BASE+0x000001d8)          
#define ADR_WSID3_TID3_RX_SEQ                  (MRX_REG_BASE+0x000001dc)          
#define ADR_WSID3_TID4_RX_SEQ                  (MRX_REG_BASE+0x000001e0)          
#define ADR_WSID3_TID5_RX_SEQ                  (MRX_REG_BASE+0x000001e4)          
#define ADR_WSID3_TID6_RX_SEQ                  (MRX_REG_BASE+0x000001e8)          
#define ADR_WSID3_TID7_RX_SEQ                  (MRX_REG_BASE+0x000001ec)          
// AMPDU_REG        
#define ADR_PHY_INFO                           (AMPDU_REG_BASE+0x00000000)        
#define ADR_AMPDU_SIG                          (AMPDU_REG_BASE+0x00000004)        
#define ADR_MIB_AMPDU                          (AMPDU_REG_BASE+0x00000008)        
// MT_REG_CSR       
#define ADR_MTX_INT_STS                        (MT_REG_CSR_BASE+0x00000000)       
#define ADR_MTX_INT_EN                         (MT_REG_CSR_BASE+0x00000004)       
#define ADR_MTX_MISC_EN                        (MT_REG_CSR_BASE+0x00000008)       
#define ADR_MTX_QOS_OUT                        (MT_REG_CSR_BASE+0x00000014)       
#define ADR_MTX_CNT_EN                         (MT_REG_CSR_BASE+0x00000020)       
#define ADR_MTX_CNT_FRAG                       (MT_REG_CSR_BASE+0x00000024)       
#define ADR_MTX_CNT_FRM                        (MT_REG_CSR_BASE+0x00000028)       
#define ADR_MTX_CNT_GA_FRM                     (MT_REG_CSR_BASE+0x0000002c)       
#define ADR_MTX_CNT_FAIL                       (MT_REG_CSR_BASE+0x00000030)       
#define ADR_MTX_CNT_RETRY                      (MT_REG_CSR_BASE+0x00000038)       
#define ADR_MTX_CNT_MULTI_RETRY                (MT_REG_CSR_BASE+0x0000003c)       
#define ADR_MTX_CNT_RTS_SUCC                   (MT_REG_CSR_BASE+0x00000040)       
#define ADR_MTX_CNT_RTS_FAIL                   (MT_REG_CSR_BASE+0x00000044)       
#define ADR_MTX_CNT_ACK_SUCC                   (MT_REG_CSR_BASE+0x00000048)       
#define ADR_MTX_CNT_ACK_FAIL                   (MT_REG_CSR_BASE+0x0000004c)       
#define ADR_MTX_CNT_RTS_NTF                    (MT_REG_CSR_BASE+0x00000050)       
#define ADR_MTX_CNT_CTS_NTF                    (MT_REG_CSR_BASE+0x00000054)       
#define ADR_MTX_CNT_DT_NTF                     (MT_REG_CSR_BASE+0x00000058)       
#define ADR_MTX_CNT_ACK_NTF                    (MT_REG_CSR_BASE+0x0000005c)       
#define ADR_MTX_CNT_BAR_NTF                    (MT_REG_CSR_BASE+0x00000060)       
#define ADR_MTX_CNT_TX_EN                      (MT_REG_CSR_BASE+0x00000064)       
#define ADR_MTX_CNT_CHN_BSY                    (MT_REG_CSR_BASE+0x00000070)       
#define ADR_MTX_CNT_CHN_IDL                    (MT_REG_CSR_BASE+0x00000074)       
#define ADR_MTX_CNT_NO_BKF                     (MT_REG_CSR_BASE+0x00000078)       
#define ADR_MTX_CNT_MBGET_REQ                  (MT_REG_CSR_BASE+0x0000007c)       
#define ADR_MTX_CNT_MBRLS_WR                   (MT_REG_CSR_BASE+0x00000080)       
#define ADR_MTX_BCN_INT_STS                    (MT_REG_CSR_BASE+0x000000a0)       
#define ADR_MTX_BCN_EN_INT                     (MT_REG_CSR_BASE+0x000000a4)       
#define ADR_MTX_BCN_EN_MISC                    (MT_REG_CSR_BASE+0x000000a8)       
#define ADR_MTX_BCN_PRD                        (MT_REG_CSR_BASE+0x000000b0)       
#define ADR_MTX_BCN_PRE                        (MT_REG_CSR_BASE+0x000000b4)       
#define ADR_MTX_BCN_TSF_L                      (MT_REG_CSR_BASE+0x000000b8)       
#define ADR_MTX_BCN_TSF_U                      (MT_REG_CSR_BASE+0x000000bc)       
#define ADR_MTX_BCN_PKT                        (MT_REG_CSR_BASE+0x000000c0)       
#define ADR_MTX_BCN_LOST_CNT                   (MT_REG_CSR_BASE+0x000000c4)       
#define ADR_MTX_BCN_TSF_OFST                   (MT_REG_CSR_BASE+0x000000c8)       
#define ADR_MTX_DUR_RSP                        (MT_REG_CSR_BASE+0x000000e0)       
#define ADR_MTX_DUR_SIFS                       (MT_REG_CSR_BASE+0x000000e4)       
#define ADR_MTX_DUR_SIFS_G                     (MT_REG_CSR_BASE+0x000000e8)       
#define ADR_MTX_DUR_SIFS_N                     (MT_REG_CSR_BASE+0x000000ec)       
#define ADR_MTX_NAV                            (MT_REG_CSR_BASE+0x000000f0)       
// TXQ0_MT_Q_REG_CSR
#define ADR_TXQ0_MTX_Q_MISC_EN                 (TXQ0_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ0_MTX_Q_AIFSN                   (TXQ0_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ0_MTX_Q_BKF_CNT                 (TXQ0_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ0_MTX_Q_RC_LIMIT                (TXQ0_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ0_MTX_Q_ID_MAP_L                (TXQ0_MT_Q_REG_CSR_BASE+0x00000030)
// TXQ1_MT_Q_REG_CSR
#define ADR_TXQ1_MTX_Q_MISC_EN                 (TXQ1_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ1_MTX_Q_AIFSN                   (TXQ1_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ1_MTX_Q_BKF_CNT                 (TXQ1_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ1_MTX_Q_RC_LIMIT                (TXQ1_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ1_MTX_Q_ID_MAP_L                (TXQ1_MT_Q_REG_CSR_BASE+0x00000030)
// TXQ2_MT_Q_REG_CSR
#define ADR_TXQ2_MTX_Q_MISC_EN                 (TXQ2_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ2_MTX_Q_AIFSN                   (TXQ2_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ2_MTX_Q_BKF_CNT                 (TXQ2_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ2_MTX_Q_RC_LIMIT                (TXQ2_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ2_MTX_Q_ID_MAP_L                (TXQ2_MT_Q_REG_CSR_BASE+0x00000030)
// TXQ3_MT_Q_REG_CSR
#define ADR_TXQ3_MTX_Q_MISC_EN                 (TXQ3_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ3_MTX_Q_AIFSN                   (TXQ3_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ3_MTX_Q_BKF_CNT                 (TXQ3_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ3_MTX_Q_RC_LIMIT                (TXQ3_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ3_MTX_Q_ID_MAP_L                (TXQ3_MT_Q_REG_CSR_BASE+0x00000030)
// TXQ4_MT_Q_REG_CSR
#define ADR_TXQ4_MTX_Q_MISC_EN                 (TXQ4_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ4_MTX_Q_AIFSN                   (TXQ4_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ4_MTX_Q_BKF_CNT                 (TXQ4_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ4_MTX_Q_RC_LIMIT                (TXQ4_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ4_MTX_Q_ID_MAP_L                (TXQ4_MT_Q_REG_CSR_BASE+0x00000030)
// TXQ5_MT_Q_REG_CSR
#define ADR_TXQ5_MTX_Q_MISC_EN                 (TXQ5_MT_Q_REG_CSR_BASE+0x00000008)
#define ADR_TXQ5_MTX_Q_AIFSN                   (TXQ5_MT_Q_REG_CSR_BASE+0x00000010)
#define ADR_TXQ5_MTX_Q_BKF_CNT                 (TXQ5_MT_Q_REG_CSR_BASE+0x00000018)
#define ADR_TXQ5_MTX_Q_RC_LIMIT                (TXQ5_MT_Q_REG_CSR_BASE+0x00000020)
#define ADR_TXQ5_MTX_Q_ID_MAP_L                (TXQ5_MT_Q_REG_CSR_BASE+0x00000030)
// MAC_REG          
#define ADR_MAC_MODE                           (MAC_REG_BASE+0x00000000)          
#define ADR_ALL_SOFTWARE_RESET                 (MAC_REG_BASE+0x00000004)          
#define ADR_ENG_SOFTWARE_RESET                 (MAC_REG_BASE+0x00000008)          
#define ADR_CSR_SOFTWARE_RESET                 (MAC_REG_BASE+0x0000000c)          
#define ADR_MAC_CLOCK_ENABLE                   (MAC_REG_BASE+0x00000010)          
#define ADR_MAC_ENGINE_CLOCK_ENABLE            (MAC_REG_BASE+0x00000014)          
#define ADR_MAC_CSR_CLOCK_ENABLE               (MAC_REG_BASE+0x00000018)          
#define ADR_GLBLE_SET                          (MAC_REG_BASE+0x0000001c)          
#define ADR_REASON_TRAP0                       (MAC_REG_BASE+0x00000020)          
#define ADR_REASON_TRAP1                       (MAC_REG_BASE+0x00000024)          
#define ADR_BSSID_0                            (MAC_REG_BASE+0x00000028)          
#define ADR_BSSID_1                            (MAC_REG_BASE+0x0000002c)          
#define ADR_STA_MAC_0                          (MAC_REG_BASE+0x00000030)          
#define ADR_STA_MAC_1                          (MAC_REG_BASE+0x00000034)          
#define ADR_SCRT_SET                           (MAC_REG_BASE+0x00000038)          
#define ADR_WSID0                              (MAC_REG_BASE+0x0000003c)          
#define ADR_PEER_MAC0_0                        (MAC_REG_BASE+0x00000040)          
#define ADR_PEER_MAC0_1                        (MAC_REG_BASE+0x00000044)          
#define ADR_TX_ACK_POLICY_0_0                  (MAC_REG_BASE+0x00000048)          
#define ADR_TX_SEQ_CTRL_0_0                    (MAC_REG_BASE+0x0000004c)          
#define ADR_TX_ACK_POLICY_0_1                  (MAC_REG_BASE+0x00000050)          
#define ADR_TX_SEQ_CTRL_0_1                    (MAC_REG_BASE+0x00000054)          
#define ADR_TX_ACK_POLICY_0_2                  (MAC_REG_BASE+0x00000058)          
#define ADR_TX_SEQ_CTRL_0_2                    (MAC_REG_BASE+0x0000005c)          
#define ADR_TX_ACK_POLICY_0_3                  (MAC_REG_BASE+0x00000060)          
#define ADR_TX_SEQ_CTRL_0_3                    (MAC_REG_BASE+0x00000064)          
#define ADR_TX_ACK_POLICY_0_4                  (MAC_REG_BASE+0x00000068)          
#define ADR_TX_SEQ_CTRL_0_4                    (MAC_REG_BASE+0x0000006c)          
#define ADR_TX_ACK_POLICY_0_5                  (MAC_REG_BASE+0x00000070)          
#define ADR_TX_SEQ_CTRL_0_5                    (MAC_REG_BASE+0x00000074)          
#define ADR_TX_ACK_POLICY_0_6                  (MAC_REG_BASE+0x00000078)          
#define ADR_TX_SEQ_CTRL_0_6                    (MAC_REG_BASE+0x0000007c)          
#define ADR_TX_ACK_POLICY_0_7                  (MAC_REG_BASE+0x00000080)          
#define ADR_TX_SEQ_CTRL_0_7                    (MAC_REG_BASE+0x00000084)          
#define ADR_WSID1                              (MAC_REG_BASE+0x0000008c)          
#define ADR_PEER_MAC1_0                        (MAC_REG_BASE+0x00000090)          
#define ADR_PEER_MAC1_1                        (MAC_REG_BASE+0x00000094)          
#define ADR_TX_ACK_POLICY_1_0                  (MAC_REG_BASE+0x00000098)          
#define ADR_TX_SEQ_CTRL_1_0                    (MAC_REG_BASE+0x0000009c)          
#define ADR_TX_ACK_POLICY_1_1                  (MAC_REG_BASE+0x000000a0)          
#define ADR_TX_SEQ_CTRL_1_1                    (MAC_REG_BASE+0x000000a4)          
#define ADR_TX_ACK_POLICY_1_2                  (MAC_REG_BASE+0x000000a8)          
#define ADR_TX_SEQ_CTRL_1_2                    (MAC_REG_BASE+0x000000ac)          
#define ADR_TX_ACK_POLICY_1_3                  (MAC_REG_BASE+0x000000b0)          
#define ADR_TX_SEQ_CTRL_1_3                    (MAC_REG_BASE+0x000000b4)          
#define ADR_TX_ACK_POLICY_1_4                  (MAC_REG_BASE+0x000000b8)          
#define ADR_TX_SEQ_CTRL_1_4                    (MAC_REG_BASE+0x000000bc)          
#define ADR_TX_ACK_POLICY_1_5                  (MAC_REG_BASE+0x000000c0)          
#define ADR_TX_SEQ_CTRL_1_5                    (MAC_REG_BASE+0x000000c4)          
#define ADR_TX_ACK_POLICY_1_6                  (MAC_REG_BASE+0x000000c8)          
#define ADR_TX_SEQ_CTRL_1_6                    (MAC_REG_BASE+0x000000cc)          
#define ADR_TX_ACK_POLICY_1_7                  (MAC_REG_BASE+0x000000d0)          
#define ADR_TX_SEQ_CTRL_1_7                    (MAC_REG_BASE+0x000000d4)          
#define ADR_WSID2                              (MAC_REG_BASE+0x000000dc)          
#define ADR_PEER_MAC2_0                        (MAC_REG_BASE+0x000000e0)          
#define ADR_PEER_MAC2_1                        (MAC_REG_BASE+0x000000e4)          
#define ADR_TX_ACK_POLICY_2_0                  (MAC_REG_BASE+0x000000e8)          
#define ADR_TX_SEQ_CTRL_2_0                    (MAC_REG_BASE+0x000000ec)          
#define ADR_TX_ACK_POLICY_2_1                  (MAC_REG_BASE+0x000000f0)          
#define ADR_TX_SEQ_CTRL_2_1                    (MAC_REG_BASE+0x000000f4)          
#define ADR_TX_ACK_POLICY_2_2                  (MAC_REG_BASE+0x000000f8)          
#define ADR_TX_SEQ_CTRL_2_2                    (MAC_REG_BASE+0x000000fc)          
#define ADR_TX_ACK_POLICY_2_3                  (MAC_REG_BASE+0x00000100)          
#define ADR_TX_SEQ_CTRL_2_3                    (MAC_REG_BASE+0x00000104)          
#define ADR_TX_ACK_POLICY_2_4                  (MAC_REG_BASE+0x00000108)          
#define ADR_TX_SEQ_CTRL_2_4                    (MAC_REG_BASE+0x0000010c)          
#define ADR_TX_ACK_POLICY_2_5                  (MAC_REG_BASE+0x00000110)          
#define ADR_TX_SEQ_CTRL_2_5                    (MAC_REG_BASE+0x00000114)          
#define ADR_TX_ACK_POLICY_2_6                  (MAC_REG_BASE+0x00000118)          
#define ADR_TX_SEQ_CTRL_2_6                    (MAC_REG_BASE+0x0000011c)          
#define ADR_TX_ACK_POLICY_2_7                  (MAC_REG_BASE+0x00000120)          
#define ADR_TX_SEQ_CTRL_2_7                    (MAC_REG_BASE+0x00000124)          
#define ADR_WSID3                              (MAC_REG_BASE+0x0000012c)          
#define ADR_PEER_MAC3_0                        (MAC_REG_BASE+0x00000130)          
#define ADR_PEER_MAC3_1                        (MAC_REG_BASE+0x00000134)          
#define ADR_TX_ACK_POLICY_3_0                  (MAC_REG_BASE+0x00000138)          
#define ADR_TX_SEQ_CTRL_3_0                    (MAC_REG_BASE+0x0000013c)          
#define ADR_TX_ACK_POLICY_3_1                  (MAC_REG_BASE+0x00000140)          
#define ADR_TX_SEQ_CTRL_3_1                    (MAC_REG_BASE+0x00000144)          
#define ADR_TX_ACK_POLICY_3_2                  (MAC_REG_BASE+0x00000148)          
#define ADR_TX_SEQ_CTRL_3_2                    (MAC_REG_BASE+0x0000014c)          
#define ADR_TX_ACK_POLICY_3_3                  (MAC_REG_BASE+0x00000150)          
#define ADR_TX_SEQ_CTRL_3_3                    (MAC_REG_BASE+0x00000154)          
#define ADR_TX_ACK_POLICY_3_4                  (MAC_REG_BASE+0x00000158)          
#define ADR_TX_SEQ_CTRL_3_4                    (MAC_REG_BASE+0x0000015c)          
#define ADR_TX_ACK_POLICY_3_5                  (MAC_REG_BASE+0x00000160)          
#define ADR_TX_SEQ_CTRL_3_5                    (MAC_REG_BASE+0x00000164)          
#define ADR_TX_ACK_POLICY_3_6                  (MAC_REG_BASE+0x00000168)          
#define ADR_TX_SEQ_CTRL_3_6                    (MAC_REG_BASE+0x0000016c)          
#define ADR_TX_ACK_POLICY_3_7                  (MAC_REG_BASE+0x00000170)          
#define ADR_TX_SEQ_CTRL_3_7                    (MAC_REG_BASE+0x00000174)          
#define ADR_INFO0                              (MAC_REG_BASE+0x00000180)          
#define ADR_INFO1                              (MAC_REG_BASE+0x00000184)          
#define ADR_INFO2                              (MAC_REG_BASE+0x00000188)          
#define ADR_INFO3                              (MAC_REG_BASE+0x0000018c)          
#define ADR_INFO4                              (MAC_REG_BASE+0x00000190)          
#define ADR_INFO5                              (MAC_REG_BASE+0x00000194)          
#define ADR_INFO6                              (MAC_REG_BASE+0x00000198)          
#define ADR_INFO7                              (MAC_REG_BASE+0x0000019c)          
#define ADR_INFO8                              (MAC_REG_BASE+0x000001a0)          
#define ADR_INFO9                              (MAC_REG_BASE+0x000001a4)          
#define ADR_INFO10                             (MAC_REG_BASE+0x000001a8)          
#define ADR_INFO11                             (MAC_REG_BASE+0x000001ac)          
#define ADR_INFO12                             (MAC_REG_BASE+0x000001b0)          
#define ADR_INFO13                             (MAC_REG_BASE+0x000001b4)          
#define ADR_INFO14                             (MAC_REG_BASE+0x000001b8)          
#define ADR_INFO15                             (MAC_REG_BASE+0x000001bc)          
#define ADR_INFO16                             (MAC_REG_BASE+0x000001c0)          
#define ADR_INFO17                             (MAC_REG_BASE+0x000001c4)          
#define ADR_INFO18                             (MAC_REG_BASE+0x000001c8)          
#define ADR_INFO19                             (MAC_REG_BASE+0x000001cc)          
#define ADR_INFO20                             (MAC_REG_BASE+0x000001d0)          
#define ADR_INFO21                             (MAC_REG_BASE+0x000001d4)          
#define ADR_INFO22                             (MAC_REG_BASE+0x000001d8)          
#define ADR_INFO23                             (MAC_REG_BASE+0x000001dc)          
#define ADR_INFO24                             (MAC_REG_BASE+0x000001e0)          
#define ADR_INFO25                             (MAC_REG_BASE+0x000001e4)          
#define ADR_INFO26                             (MAC_REG_BASE+0x000001e8)          
#define ADR_INFO27                             (MAC_REG_BASE+0x000001ec)          
#define ADR_INFO28                             (MAC_REG_BASE+0x000001f0)          
#define ADR_INFO29                             (MAC_REG_BASE+0x000001f4)          
#define ADR_INFO30                             (MAC_REG_BASE+0x000001f8)          
#define ADR_INFO31                             (MAC_REG_BASE+0x000001fc)          
#define ADR_INFO32                             (MAC_REG_BASE+0x00000200)          
#define ADR_INFO33                             (MAC_REG_BASE+0x00000204)          
#define ADR_INFO34                             (MAC_REG_BASE+0x00000208)          
#define ADR_INFO35                             (MAC_REG_BASE+0x0000020c)          
#define ADR_INFO36                             (MAC_REG_BASE+0x00000210)          
#define ADR_INFO37                             (MAC_REG_BASE+0x00000214)          
#define ADR_INFO38                             (MAC_REG_BASE+0x00000218)          
#define ADR_INFO_MASK                          (MAC_REG_BASE+0x0000021c)          
#define ADR_INFO_RATE_OFFSET                   (MAC_REG_BASE+0x00000220)          
#define ADR_INFO_IDX_ADDR                      (MAC_REG_BASE+0x00000224)          
#define ADR_INFO_LEN_ADDR                      (MAC_REG_BASE+0x00000228)          
#define ADR_IC_TIME_TAG_0                      (MAC_REG_BASE+0x0000022c)          
#define ADR_IC_TIME_TAG_1                      (MAC_REG_BASE+0x00000230)          
#define ADR_PACKET_ID_ALLOCATION_PRIORITY      (MAC_REG_BASE+0x00000240)          
// BTCX_REG         
#define ADR_BTCX0                              (BTCX_REG_BASE+0x00000000)         
#define ADR_BTCX1                              (BTCX_REG_BASE+0x00000004)         
// CBR_A_REG        
#define ADR_CBR_HARD_WIRE_PIN_REGISTER         (CBR_A_REG_BASE+0x00110000)        
#define ADR_CBR_MANUAL_ENABLE_REGISTER         (CBR_A_REG_BASE+0x00110004)        
#define ADR_CBR_LDO_REGISTER                   (CBR_A_REG_BASE+0x00110008)        
#define ADR_CBR_ABB_REGISTER_1                 (CBR_A_REG_BASE+0x0011000c)        
#define ADR_CBR_ABB_REGISTER_2                 (CBR_A_REG_BASE+0x00110010)        
#define ADR_CBR_TX_FE_REGISTER                 (CBR_A_REG_BASE+0x00110014)        
#define ADR_CBR_RX_FE_REGISTER_1               (CBR_A_REG_BASE+0x00110018)        
#define ADR_CBR_RX_FE_GAIN_DECODER_REGISTER_1  (CBR_A_REG_BASE+0x0011001c)        
#define ADR_CBR_RX_FE_GAIN_DECODER_REGISTER_2  (CBR_A_REG_BASE+0x00110020)        
#define ADR_CBR_RX_FE_GAIN_DECODER_REGISTER_3  (CBR_A_REG_BASE+0x00110024)        
#define ADR_CBR_RX_FE_GAIN_DECODER_REGISTER_4  (CBR_A_REG_BASE+0x00110028)        
#define ADR_CBR_RX_FSM_REGISTER                (CBR_A_REG_BASE+0x0011002c)        
#define ADR_CBR_RX_ADC_REGISTER                (CBR_A_REG_BASE+0x00110030)        
#define ADR_CBR_TX_DAC_REGISTER                (CBR_A_REG_BASE+0x00110034)        
#define ADR_CBR_SX_ENABLE_RGISTER              (CBR_A_REG_BASE+0x00110038)        
#define ADR_CBR_SYN_RGISTER_1                  (CBR_A_REG_BASE+0x0011003c)        
#define ADR_CBR_SYN_RGISTER_2                  (CBR_A_REG_BASE+0x00110040)        
#define ADR_CBR_SYN_PFD_CHP                    (CBR_A_REG_BASE+0x00110044)        
#define ADR_CBR_SYN_VCO_LOBF                   (CBR_A_REG_BASE+0x00110048)        
#define ADR_CBR_SYN_DIV_SDM_XOSC               (CBR_A_REG_BASE+0x0011004c)        
#define ADR_CBR_SYN_LCK1                       (CBR_A_REG_BASE+0x00110050)        
#define ADR_CBR_SYN_LCK2                       (CBR_A_REG_BASE+0x00110054)        
#define ADR_CBR_DPLL_VCO_REGISTER              (CBR_A_REG_BASE+0x00110058)        
#define ADR_CBR_DPLL_CP_PFD_REGISTER           (CBR_A_REG_BASE+0x0011005c)        
#define ADR_CBR_DPLL_DIVIDER_REGISTER          (CBR_A_REG_BASE+0x00110060)        
#define ADR_CBR_DCOC_IDAC_REGISTER1            (CBR_A_REG_BASE+0x00110064)        
#define ADR_CBR_DCOC_IDAC_REGISTER2            (CBR_A_REG_BASE+0x00110068)        
#define ADR_CBR_DCOC_IDAC_REGISTER3            (CBR_A_REG_BASE+0x0011006c)        
#define ADR_CBR_DCOC_IDAC_REGISTER4            (CBR_A_REG_BASE+0x00110070)        
#define ADR_CBR_DCOC_IDAC_REGISTER5            (CBR_A_REG_BASE+0x00110074)        
#define ADR_CBR_DCOC_IDAC_REGISTER6            (CBR_A_REG_BASE+0x00110078)        
#define ADR_CBR_DCOC_IDAC_REGISTER7            (CBR_A_REG_BASE+0x0011007c)        
#define ADR_CBR_DCOC_IDAC_REGISTER8            (CBR_A_REG_BASE+0x00110080)        
#define ADR_CBR_RCAL_REGISTER                  (CBR_A_REG_BASE+0x00110084)        
#define ADR_CBR_MANUAL_REGISTER                (CBR_A_REG_BASE+0x00110088)        
#define ADR_CBR_TRX_DUMMY_REGISTER             (CBR_A_REG_BASE+0x0011008c)        
#define ADR_CBR_SX_DUMMY_REGISTER              (CBR_A_REG_BASE+0x00110090)        
#define ADR_CBR_READ_ONLY_FLAGS_1              (CBR_A_REG_BASE+0x00110094)        
#define ADR_CBR_READ_ONLY_FLAGS_2              (CBR_A_REG_BASE+0x00110098)        
#define ADR_CBR_RG_PKT_GEN_0                   (CBR_A_REG_BASE+0x00120080)        
#define ADR_CBR_RG_PKT_GEN_1                   (CBR_A_REG_BASE+0x00120084)        
#define ADR_CBR_RG_PKT_GEN_2                   (CBR_A_REG_BASE+0x00120088)        
#define ADR_CBR_RG_INTEGRATION                 (CBR_A_REG_BASE+0x00120090)        
#define ADR_CBR_RG_PKT_GEN_TXCNT               (CBR_A_REG_BASE+0x00120094)        
#define ADR_CBR_PATTERN_GEN                    (CBR_A_REG_BASE+0x001203f8)        
// MB_REG           
#define ADR_MB_CPU_INT                         (MB_REG_BASE+0x00000004)           
#define ADR_CPU_ID_TB0                         (MB_REG_BASE+0x00000008)           
#define ADR_CPU_ID_TB1                         (MB_REG_BASE+0x0000000c)           
#define ADR_CH0_TRIG_1                         (MB_REG_BASE+0x00000010)           
#define ADR_CH0_TRIG_0                         (MB_REG_BASE+0x00000010)           
#define ADR_CH0_PRI_TRIG                       (MB_REG_BASE+0x00000014)           
#define ADR_MCU_STATUS                         (MB_REG_BASE+0x00000018)           
#define ADR_RD_IN_FFCNT1                       (MB_REG_BASE+0x0000001c)           
#define ADR_RD_IN_FFCNT2                       (MB_REG_BASE+0x00000020)           
#define ADR_RD_FFIN_FULL                       (MB_REG_BASE+0x00000024)           
#define ADR_MBOX_HALT_CFG                      (MB_REG_BASE+0x0000002c)           
#define ADR_MB_DBG_CFG1                        (MB_REG_BASE+0x00000030)           
#define ADR_MB_DBG_CFG2                        (MB_REG_BASE+0x00000034)           
#define ADR_MB_TRASH_CFG                       (MB_REG_BASE+0x00000038)           
#define ADR_MB_IN_FF_FLUSH                     (MB_REG_BASE+0x0000003c)           
#define ADR_MB_OUT_QUEUE_CFG                   (MB_REG_BASE+0x00000040)           
#define ADR_MB_OUT_QUEUE_FLUSH                 (MB_REG_BASE+0x00000044)           
#define ADR_RD_FFOUT_CNT1                      (MB_REG_BASE+0x00000048)           
#define ADR_RD_FFOUT_CNT2                      (MB_REG_BASE+0x0000004c)           
#define ADR_RD_FFOUT_CNT3                      (MB_REG_BASE+0x00000050)           
#define ADR_RD_FFOUT_FULL                      (MB_REG_BASE+0x00000054)           
#define ADR_MB_THRESHOLD1                      (MB_REG_BASE+0x00000058)           
#define ADR_MB_THRESHOLD2                      (MB_REG_BASE+0x0000005c)           
#define ADR_MB_THRESHOLD3                      (MB_REG_BASE+0x00000060)           
#define ADR_MB_THRESHOLD4                      (MB_REG_BASE+0x00000064)           
#define ADR_MB_THRESHOLD5                      (MB_REG_BASE+0x00000068)           
#define ADR_MB_THRESHOLD6                      (MB_REG_BASE+0x0000006c)           
#define ADR_MB_THRESHOLD7                      (MB_REG_BASE+0x00000070)           
#define ADR_MB_THRESHOLD8                      (MB_REG_BASE+0x00000074)           
#define ADR_MB_THRESHOLD9                      (MB_REG_BASE+0x00000078)           
#define ADR_MB_THRESHOLD10                     (MB_REG_BASE+0x0000007c)           
#define ADR_CH0_MODE                           (MB_REG_BASE+0x000000a0)           
#define ADR_CH0_PRI1_0                         (MB_REG_BASE+0x000000a4)           
#define ADR_CH0_PRI1_1                         (MB_REG_BASE+0x000000a8)           
#define ADR_CH1_MODE                           (MB_REG_BASE+0x000000ac)           
#define ADR_CH1_PRI1_0                         (MB_REG_BASE+0x000000b0)           
#define ADR_CH1_PRI1_1                         (MB_REG_BASE+0x000000b4)           
#define ADR_CH2_MODE                           (MB_REG_BASE+0x000000b8)           
#define ADR_CH2_PRI1_0                         (MB_REG_BASE+0x000000bc)           
#define ADR_CH2_PRI1_1                         (MB_REG_BASE+0x000000c0)           
#define ADR_CH3_MODE                           (MB_REG_BASE+0x000000c4)           
#define ADR_CH3_PRI1_0                         (MB_REG_BASE+0x000000c8)           
#define ADR_CH3_PRI1_1                         (MB_REG_BASE+0x000000cc)           
#define ADR_CH4_MODE                           (MB_REG_BASE+0x000000d0)           
#define ADR_CH4_PRI1_0                         (MB_REG_BASE+0x000000d4)           
#define ADR_CH4_PRI1_1                         (MB_REG_BASE+0x000000d8)           
#define ADR_CH5_MODE                           (MB_REG_BASE+0x000000dc)           
#define ADR_CH5_PRI1_0                         (MB_REG_BASE+0x000000e0)           
#define ADR_CH5_PRI1_1                         (MB_REG_BASE+0x000000e4)           
#define ADR_CH6_MODE                           (MB_REG_BASE+0x000000e8)           
#define ADR_CH6_PRI1_0                         (MB_REG_BASE+0x000000ec)           
#define ADR_CH6_PRI1_1                         (MB_REG_BASE+0x000000f0)           
#define ADR_CH7_MODE                           (MB_REG_BASE+0x000000f4)           
#define ADR_CH7_PRI1_0                         (MB_REG_BASE+0x000000f8)           
#define ADR_CH7_PRI1_1                         (MB_REG_BASE+0x000000fc)           
#define ADR_CH8_MODE                           (MB_REG_BASE+0x00000100)           
#define ADR_CH8_PRI1_0                         (MB_REG_BASE+0x00000104)           
#define ADR_CH8_PRI1_1                         (MB_REG_BASE+0x00000108)           
#define ADR_CH9_MODE                           (MB_REG_BASE+0x0000010c)           
#define ADR_CH9_PRI1_0                         (MB_REG_BASE+0x00000110)           
#define ADR_CH9_PRI1_1                         (MB_REG_BASE+0x00000114)           
#define ADR_CH10_MODE                          (MB_REG_BASE+0x00000118)           
#define ADR_CH10_PRI1_0                        (MB_REG_BASE+0x0000011c)           
#define ADR_CH10_PRI1_1                        (MB_REG_BASE+0x00000120)           
#define ADR_CH11_MODE                          (MB_REG_BASE+0x00000124)           
#define ADR_CH11_PRI1_0                        (MB_REG_BASE+0x00000128)           
#define ADR_CH11_PRI1_1                        (MB_REG_BASE+0x0000012c)           
#define ADR_CH12_MODE                          (MB_REG_BASE+0x00000130)           
#define ADR_CH12_PRI1_0                        (MB_REG_BASE+0x00000134)           
#define ADR_CH12_PRI1_1                        (MB_REG_BASE+0x00000138)           
#define ADR_CH13_MODE                          (MB_REG_BASE+0x0000013c)           
#define ADR_CH13_PRI1_0                        (MB_REG_BASE+0x00000140)           
#define ADR_CH13_PRI1_1                        (MB_REG_BASE+0x00000144)           
#define ADR_CH14_MODE                          (MB_REG_BASE+0x00000148)           
#define ADR_CH14_PRI1_0                        (MB_REG_BASE+0x0000014c)           
#define ADR_CH14_PRI1_1                        (MB_REG_BASE+0x00000150)           
#define ADR_CH15_MODE                          (MB_REG_BASE+0x00000154)           
#define ADR_CH15_PRI1_0                        (MB_REG_BASE+0x00000158)           
#define ADR_CH15_PRI1_1                        (MB_REG_BASE+0x0000015c)           
// ID_MNG_REG       
#define ADR_WR_ALC                             (ID_MNG_REG_BASE+0x00000000)       
#define ADR_GETID                              (ID_MNG_REG_BASE+0x00000000)       
#define ADR_RD_ID0                             (ID_MNG_REG_BASE+0x00000008)       
#define ADR_RD_ID1                             (ID_MNG_REG_BASE+0x0000000c)       
#define ADR_IMD_CFG                            (ID_MNG_REG_BASE+0x00000010)       
#define ADR_IMD_STA                            (ID_MNG_REG_BASE+0x00000014)       
#define ADR_ALC_STA                            (ID_MNG_REG_BASE+0x00000018)       
// CSR_PHY          
#define ADR_CSR_PHY                            (CSR_PHY_BASE+0x00000000) 


// CSR_RF           
#define ADR_HARD_WIRE_PIN_REGISTER             (CSR_RF_BASE+0x00000000)           
#define ADR_MANUAL_ENABLE_REGISTER             (CSR_RF_BASE+0x00000004)           
#define ADR_LDO_REGISTER                       (CSR_RF_BASE+0x00000008)           
#define ADR_ABB_REGISTER_1                     (CSR_RF_BASE+0x0000000c)           
#define ADR_ABB_REGISTER_2                     (CSR_RF_BASE+0x00000010)           
#define ADR_TX_FE_REGISTER                     (CSR_RF_BASE+0x00000014)           
#define ADR_RX_FE_REGISTER_1                   (CSR_RF_BASE+0x00000018)           
#define ADR_RX_FE_GAIN_DECODER_REGISTER_1      (CSR_RF_BASE+0x0000001c)           
#define ADR_RX_FE_GAIN_DECODER_REGISTER_2      (CSR_RF_BASE+0x00000020)           
#define ADR_RX_FE_GAIN_DECODER_REGISTER_3      (CSR_RF_BASE+0x00000024)           
#define ADR_RX_FE_GAIN_DECODER_REGISTER_4      (CSR_RF_BASE+0x00000028)           
#define ADR_RX_TX_FSM_REGISTER                 (CSR_RF_BASE+0x0000002c)           
#define ADR_RX_ADC_REGISTER                    (CSR_RF_BASE+0x00000030)           
#define ADR_TX_DAC_REGISTER                    (CSR_RF_BASE+0x00000034)           
#define ADR_SX_ENABLE_RGISTER                  (CSR_RF_BASE+0x00000038)           
#define ADR_SYN_RGISTER_1                      (CSR_RF_BASE+0x0000003c)           
#define ADR_SYN_RGISTER_2                      (CSR_RF_BASE+0x00000040)           
#define ADR_SYN_PFD_CHP                        (CSR_RF_BASE+0x00000044)           
#define ADR_SYN_VCO_LOBF                       (CSR_RF_BASE+0x00000048)           
#define ADR_SYN_DIV_SDM_XOSC                   (CSR_RF_BASE+0x0000004c)           
#define ADR_SYN_KVCO_XO_FINE_TUNE_CBANK        (CSR_RF_BASE+0x00000050)           
#define ADR_SYN_LCK_VT                         (CSR_RF_BASE+0x00000054)           
#define ADR_DPLL_VCO_REGISTER                  (CSR_RF_BASE+0x00000058)           
#define ADR_DPLL_CP_PFD_REGISTER               (CSR_RF_BASE+0x0000005c)           
#define ADR_DPLL_DIVIDER_REGISTER              (CSR_RF_BASE+0x00000060)           
#define ADR_DCOC_IDAC_REGISTER1                (CSR_RF_BASE+0x00000064)           
#define ADR_DCOC_IDAC_REGISTER2                (CSR_RF_BASE+0x00000068)           
#define ADR_DCOC_IDAC_REGISTER3                (CSR_RF_BASE+0x0000006c)           
#define ADR_DCOC_IDAC_REGISTER4                (CSR_RF_BASE+0x00000070)           
#define ADR_DCOC_IDAC_REGISTER5                (CSR_RF_BASE+0x00000074)           
#define ADR_DCOC_IDAC_REGISTER6                (CSR_RF_BASE+0x00000078)           
#define ADR_DCOC_IDAC_REGISTER7                (CSR_RF_BASE+0x0000007c)           
#define ADR_DCOC_IDAC_REGISTER8                (CSR_RF_BASE+0x00000080)           
#define ADR_RCAL_REGISTER                      (CSR_RF_BASE+0x00000084)           
#define ADR_SX_LCK_BIN_REGISTERS_I             (CSR_RF_BASE+0x00000088)           
#define ADR_TRX_DUMMY_REGISTER                 (CSR_RF_BASE+0x0000008c)           
#define ADR_SX_DUMMY_REGISTER                  (CSR_RF_BASE+0x00000090)           
#define ADR_READ_ONLY_FLAGS_1                  (CSR_RF_BASE+0x00000094)           
#define ADR_READ_ONLY_FLAGS_2                  (CSR_RF_BASE+0x00000098)           
#define ADR_DPLL_FB_DIVIDER_REGISTERS_I        (CSR_RF_BASE+0x0000009c)           
#define ADR_DPLL_FB_DIVIDER_REGISTERS_II       (CSR_RF_BASE+0x000000a0)           
#define ADR_SX_LCK_BIN_REGISTERS_II            (CSR_RF_BASE+0x000000a4)           
#define ADR_OSC_32K_CAL_REGISTERS              (CSR_RF_BASE+0x000000a8)           
#define ADR_DIGITAL_REGISTER                   (CSR_RF_BASE+0x000000ac)           
// MMU_REG          
#define ADR_MMU_CTRL                           (MMU_REG_BASE+0x00000000)          
#define ADR_HS_CTRL                            (MMU_REG_BASE+0x00000004)          
#define ADR_CPU_POR0_7                         (MMU_REG_BASE+0x00000008)          
#define ADR_CPU_POR8_F                         (MMU_REG_BASE+0x0000000c)          
#define ADR_REG_LEN_CTRL                       (MMU_REG_BASE+0x00000010)          
#define ADR_DEBUG_CTL                          (MMU_REG_BASE+0x00000020)          
#define ADR_DEBUG_OUT                          (MMU_REG_BASE+0x00000024)          
#define ADR_MMU_STATUS                         (MMU_REG_BASE+0x00000028)          
#define ADR_DMN_STATUS                         (MMU_REG_BASE+0x0000002c)          
#define ADR_TAG_STATUS                         (MMU_REG_BASE+0x00000030)          
#define ADR_TAG_SRAM0_3_STATUS_0               (MMU_REG_BASE+0x00000040)          
#define ADR_TAG_SRAM0_3_STATUS_1               (MMU_REG_BASE+0x00000044)          
#define ADR_TAG_SRAM0_3_STATUS_2               (MMU_REG_BASE+0x00000048)          
#define ADR_TAG_SRAM0_3_STATUS_3               (MMU_REG_BASE+0x0000004c)          
#define ADR_TABLE_REG_0_0_STATUS               (MMU_REG_BASE+0x00000050)          
#define ADR_TABLE_REG_0_1_STATUS               (MMU_REG_BASE+0x00000054)          
#define ADR_TABLE_REG_0_2_STATUS               (MMU_REG_BASE+0x00000058)          
#define ADR_TABLE_REG_0_3_STATUS               (MMU_REG_BASE+0x0000005c)          
#define ADR_TABLE_REG_0_4_STATUS               (MMU_REG_BASE+0x00000060)          
#define ADR_TABLE_REG_0_5_STATUS               (MMU_REG_BASE+0x00000064)          
#define ADR_TABLE_REG_0_6_STATUS               (MMU_REG_BASE+0x00000068)          
#define ADR_TABLE_REG_0_7_STATUS               (MMU_REG_BASE+0x0000006c)          
#define ADR_TABLE_REG_0_8_STATUS               (MMU_REG_BASE+0x00000070)          
#define ADR_TABLE_REG_0_9_STATUS               (MMU_REG_BASE+0x00000074)          
#define ADR_TABLE_REG_1_0_STATUS               (MMU_REG_BASE+0x00000080)          
#define ADR_TABLE_REG_1_1_STATUS               (MMU_REG_BASE+0x00000084)          
#define ADR_TABLE_REG_1_2_STATUS               (MMU_REG_BASE+0x00000088)          
#define ADR_TABLE_REG_1_3_STATUS               (MMU_REG_BASE+0x0000008c)          
#define ADR_TABLE_REG_1_4_STATUS               (MMU_REG_BASE+0x00000090)          
#define ADR_TABLE_REG_1_5_STATUS               (MMU_REG_BASE+0x00000094)          
#define ADR_TABLE_REG_1_6_STATUS               (MMU_REG_BASE+0x00000098)          
#define ADR_TABLE_REG_1_7_STATUS               (MMU_REG_BASE+0x0000009c)          
#define ADR_TABLE_REG_1_8_STATUS               (MMU_REG_BASE+0x000000a0)          
#define ADR_TABLE_REG_1_9_STATUS               (MMU_REG_BASE+0x000000a4)          
#define ADR_TABLE_REG_2_0_STATUS               (MMU_REG_BASE+0x000000b0)          
#define ADR_TABLE_REG_2_1_STATUS               (MMU_REG_BASE+0x000000b4)          
#define ADR_TABLE_REG_2_2_STATUS               (MMU_REG_BASE+0x000000b8)          
#define ADR_TABLE_REG_2_3_STATUS               (MMU_REG_BASE+0x000000bc)          
#define ADR_TABLE_REG_2_4_STATUS               (MMU_REG_BASE+0x000000c0)          
#define ADR_TABLE_REG_2_5_STATUS               (MMU_REG_BASE+0x000000c4)          
#define ADR_TABLE_REG_2_6_STATUS               (MMU_REG_BASE+0x000000c8)          
#define ADR_TABLE_REG_2_7_STATUS               (MMU_REG_BASE+0x000000cc)          
#define ADR_TABLE_REG_2_8_STATUS               (MMU_REG_BASE+0x000000d0)          
#define ADR_TABLE_REG_2_9_STATUS               (MMU_REG_BASE+0x000000d4)          
#define ADR_TABLE_REG_3_0_STATUS               (MMU_REG_BASE+0x000000e0)          
#define ADR_TABLE_REG_3_1_STATUS               (MMU_REG_BASE+0x000000e4)          
#define ADR_TABLE_REG_3_2_STATUS               (MMU_REG_BASE+0x000000e8)          
#define ADR_TABLE_REG_3_3_STATUS               (MMU_REG_BASE+0x000000ec)          
#define ADR_TABLE_REG_3_4_STATUS               (MMU_REG_BASE+0x000000f0)          
#define ADR_TABLE_REG_3_5_STATUS               (MMU_REG_BASE+0x000000f4)          
#define ADR_TABLE_REG_3_6_STATUS               (MMU_REG_BASE+0x000000f8)          
#define ADR_TABLE_REG_3_7_STATUS               (MMU_REG_BASE+0x000000fc)          
#define ADR_TABLE_REG_3_8_STATUS               (MMU_REG_BASE+0x00000100)          
#define ADR_TABLE_REG_3_9_STATUS               (MMU_REG_BASE+0x00000104)          
#define ADR_TABLE_REG_4_0_STATUS               (MMU_REG_BASE+0x00000110)          
#define ADR_TABLE_REG_4_1_STATUS               (MMU_REG_BASE+0x00000114)          
#define ADR_TABLE_REG_4_2_STATUS               (MMU_REG_BASE+0x00000118)          
#define ADR_TABLE_REG_4_3_STATUS               (MMU_REG_BASE+0x0000011c)          
#define ADR_TABLE_REG_4_4_STATUS               (MMU_REG_BASE+0x00000120)          
#define ADR_TABLE_REG_4_5_STATUS               (MMU_REG_BASE+0x00000124)          
#define ADR_TABLE_REG_4_6_STATUS               (MMU_REG_BASE+0x00000128)          
#define ADR_TABLE_REG_4_7_STATUS               (MMU_REG_BASE+0x0000012c)          
#define ADR_TABLE_REG_4_8_STATUS               (MMU_REG_BASE+0x00000130)          
#define ADR_TABLE_REG_4_9_STATUS               (MMU_REG_BASE+0x00000134)          
#define ADR_TABLE_REG_5_0_STATUS               (MMU_REG_BASE+0x00000140)          
#define ADR_TABLE_REG_5_1_STATUS               (MMU_REG_BASE+0x00000144)          
#define ADR_TABLE_REG_5_2_STATUS               (MMU_REG_BASE+0x00000148)          
#define ADR_TABLE_REG_5_3_STATUS               (MMU_REG_BASE+0x0000014c)          
#define ADR_TABLE_REG_5_4_STATUS               (MMU_REG_BASE+0x00000150)          
#define ADR_TABLE_REG_5_5_STATUS               (MMU_REG_BASE+0x00000154)          
#define ADR_TABLE_REG_5_6_STATUS               (MMU_REG_BASE+0x00000158)          
#define ADR_TABLE_REG_5_7_STATUS               (MMU_REG_BASE+0x0000015c)          
#define ADR_TABLE_REG_5_8_STATUS               (MMU_REG_BASE+0x00000160)          
#define ADR_TABLE_REG_5_9_STATUS               (MMU_REG_BASE+0x00000164)          
#define ADR_TABLE_REG_6_0_STATUS               (MMU_REG_BASE+0x00000170)          
#define ADR_TABLE_REG_6_1_STATUS               (MMU_REG_BASE+0x00000174)          
#define ADR_TABLE_REG_6_2_STATUS               (MMU_REG_BASE+0x00000178)          
#define ADR_TABLE_REG_6_3_STATUS               (MMU_REG_BASE+0x0000017c)          
#define ADR_TABLE_REG_6_4_STATUS               (MMU_REG_BASE+0x00000180)          
#define ADR_TABLE_REG_6_5_STATUS               (MMU_REG_BASE+0x00000184)          
#define ADR_TABLE_REG_6_6_STATUS               (MMU_REG_BASE+0x00000188)          
#define ADR_TABLE_REG_6_7_STATUS               (MMU_REG_BASE+0x0000018c)          
#define ADR_TABLE_REG_6_8_STATUS               (MMU_REG_BASE+0x00000190)          
#define ADR_TABLE_REG_6_9_STATUS               (MMU_REG_BASE+0x00000194)          
#define ADR_TABLE_REG_7_0_STATUS               (MMU_REG_BASE+0x000001a0)          
#define ADR_TABLE_REG_7_1_STATUS               (MMU_REG_BASE+0x000001a4)          
#define ADR_TABLE_REG_7_2_STATUS               (MMU_REG_BASE+0x000001a8)          
#define ADR_TABLE_REG_7_3_STATUS               (MMU_REG_BASE+0x000001ac)          
#define ADR_TABLE_REG_7_4_STATUS               (MMU_REG_BASE+0x000001b0)          
#define ADR_TABLE_REG_7_5_STATUS               (MMU_REG_BASE+0x000001b4)          
#define ADR_TABLE_REG_7_6_STATUS               (MMU_REG_BASE+0x000001b8)          
#define ADR_TABLE_REG_7_7_STATUS               (MMU_REG_BASE+0x000001bc)          
#define ADR_TABLE_REG_7_8_STATUS               (MMU_REG_BASE+0x000001c0)          
#define ADR_TABLE_REG_7_9_STATUS               (MMU_REG_BASE+0x000001c4)          
#define ADR_TABLE_REG_8_0_STATUS               (MMU_REG_BASE+0x000001d0)          
#define ADR_TABLE_REG_8_1_STATUS               (MMU_REG_BASE+0x000001d4)          
#define ADR_TABLE_REG_8_2_STATUS               (MMU_REG_BASE+0x000001d8)          
#define ADR_TABLE_REG_8_3_STATUS               (MMU_REG_BASE+0x000001dc)          
#define ADR_TABLE_REG_8_4_STATUS               (MMU_REG_BASE+0x000001e0)          
#define ADR_TABLE_REG_8_5_STATUS               (MMU_REG_BASE+0x000001e4)          
#define ADR_TABLE_REG_8_6_STATUS               (MMU_REG_BASE+0x000001e8)          
#define ADR_TABLE_REG_8_7_STATUS               (MMU_REG_BASE+0x000001ec)          
#define ADR_TABLE_REG_8_8_STATUS               (MMU_REG_BASE+0x000001f0)          
#define ADR_TABLE_REG_8_9_STATUS               (MMU_REG_BASE+0x000001f4)          
#define ADR_TABLE_REG_9_0_STATUS               (MMU_REG_BASE+0x00000200)          
#define ADR_TABLE_REG_9_1_STATUS               (MMU_REG_BASE+0x00000204)          
#define ADR_TABLE_REG_9_2_STATUS               (MMU_REG_BASE+0x00000208)          
#define ADR_TABLE_REG_9_3_STATUS               (MMU_REG_BASE+0x0000020c)          
#define ADR_TABLE_REG_9_4_STATUS               (MMU_REG_BASE+0x00000210)          
#define ADR_TABLE_REG_9_5_STATUS               (MMU_REG_BASE+0x00000214)          
#define ADR_TABLE_REG_9_6_STATUS               (MMU_REG_BASE+0x00000218)          
#define ADR_TABLE_REG_9_7_STATUS               (MMU_REG_BASE+0x0000021c)          
#define ADR_TABLE_REG_9_8_STATUS               (MMU_REG_BASE+0x00000220)          
#define ADR_TABLE_REG_9_9_STATUS               (MMU_REG_BASE+0x00000224)    

// the following is for TX frame packet generator fields
#define PHY_PKT_GEN_3                          (CSR_PHY_BASE+0x00000018)
#define PHY_PKT_GEN_4                          (CSR_PHY_BASE+0x0000001C)
#define TX_11B_PKT_GEN_CNT                     (CSR_PHY_BASE+0x00001c00)
#define TX_11GN_PKT_GEN_CNT                    (CSR_PHY_BASE+0x00003c00)
#define RX_11B_PKT_STAT_EN                     (CSR_PHY_BASE+0x000023f8)
#define RX_11GN_PKT_STAT_EN                    (CSR_PHY_BASE+0x000043f8)
#define RX_11B_PKT_ERR_CNT                     (CSR_PHY_BASE+0x000023e8)
#define RX_11GN_PKT_ERR_CNT                    (CSR_PHY_BASE+0x000043e8)
#define RX_11B_PKT_CCA_AND_PKT_CNT             (CSR_PHY_BASE+0x000023ec)
#define RX_11GN_PKT_CCA_AND_PKT_CNT            (CSR_PHY_BASE+0x000043ec)
#define RX_11B_SNR_RSSI						   (CSR_PHY_BASE+0x000023d8)
#define RX_11GN_SNR_RSSI		               (CSR_PHY_BASE+0x000043d8)
#define RX_11GN_SOFT_RST		               (CSR_PHY_BASE+0x000043fc)
#define ADR_SYN_KVCO_XO_FINE_TUNE_CBANK        (CSR_RF_BASE+0x00000050) 
#define TX_COMPENSATION_CONTROL                (CSR_PHY_BASE+0x0000704c)


// the following is for getting CSR fields

// (0000 -> no offset, 0001 -> +0. 5 dB, 0010 -> + 1 dB, K, 0111 -> +3.5 dB, 1111 -> -0.5 dB, 1110 -> -1 dB, K , 1001 -> -3.5 dB, 1000 -> -4 dB
#define GET_RG_TX_GAIN_OFFSET                   (((sdio_read_reg(ADR_RX_TX_FSM_REGISTER))                 & 0x07800000 ) >> 23)
#define GET_RG_TX_DAC_IQOFFSET                  (((sdio_read_reg(ADR_TX_DAC_REGISTER))                    & 0x7f800000 ) >> 23)
//Matt01, IQAmp_IQPhase, 0x00001f(amp)1f(phase)
#define GET_RG_TX_IQ_THETA_ALPHA                (((sdio_read_reg(TX_COMPENSATION_CONTROL ))               & 0x00001f1f ) >> 0)
#define GET_RG_XOSC_CBANK_XO                    (((sdio_read_reg(ADR_SYN_KVCO_XO_FINE_TUNE_CBANK ))       & 0x00078000 ) >> 15)

#define SET_RG_TX_DAC_IQOFFSET(_VAL_)            (sdio_write_reg(ADR_TX_DAC_REGISTER,          (((_VAL_) << 23) | (sdio_read_reg(ADR_TX_DAC_REGISTER))                 & 0x807fffff)))
#define SET_RG_TX_IQ_THETA_ALPHAT(_VAL_)         (sdio_write_reg(TX_COMPENSATION_CONTROL,      (((_VAL_) << 0)  | (sdio_read_reg(TX_COMPENSATION_CONTROL))             & 0xffffe0e0)))
#define SET_RG_XOSC_CBANK_XO(_VAL_)              (sdio_write_reg(ADR_SYN_KVCO_XO_FINE_TUNE_CBANK,(((_VAL_) << 15)| (sdio_read_reg(ADR_SYN_KVCO_XO_FINE_TUNE_CBANK))    & 0xfff87fff)))


// syn sx relative reg
#define GET_CBR_VT_MON_RDY                      (((sdio_read_reg(ADR_CBR_READ_ONLY_FLAGS_1))              & 0x00000004 ) >> 2) 
#define GET_CBR_AD_SX_VT_MON_Q                  (((sdio_read_reg(ADR_CBR_READ_ONLY_FLAGS_1))              & 0x00001800 ) >> 11)
#define GET_RG_SX_LCK_BIN_PRECISION             (((sdio_read_reg(ADR_SX_LCK_BIN_REGISTERS_I))             & 0x00080000 ) >> 19)
#define GET_LCK_BIN_RDY                         (((sdio_read_reg(ADR_READ_ONLY_FLAGS_1))                  & 0x00000002 ) >> 1) 

#define SET_RG_TX_GAIN(_VAL_)                   (sdio_write_reg(ADR_RX_TX_FSM_REGISTER,     (((_VAL_) << 16) | (sdio_read_reg(ADR_RX_TX_FSM_REGISTER))                 & 0xffc0ffff)))
#define SET_RG_TX_GAIN_OFFSET(_VAL_)            (sdio_write_reg(ADR_RX_TX_FSM_REGISTER,     (((_VAL_) << 23) | (sdio_read_reg(ADR_RX_TX_FSM_REGISTER))                 & 0xf87fffff)))

#define SET_CBR_RG_EN_EXT_DA(_VAL_)             (sdio_write_reg(ADR_CBR_RG_INTEGRATION,     (((_VAL_) << 11) | (sdio_read_reg(ADR_CBR_RG_INTEGRATION))                 & 0xfffff7ff)))
#define SET_CBR_RG_SX_REFBYTWO(_VAL_)           (sdio_write_reg(ADR_CBR_SYN_DIV_SDM_XOSC,   (((_VAL_) << 13) | (sdio_read_reg(ADR_CBR_SYN_DIV_SDM_XOSC))               & 0xffffdfff)))
#define SET_CBR_RG_SX_RFCTRL_F(_VAL_)           (sdio_write_reg(ADR_SYN_RGISTER_1,          (((_VAL_) << 0)  | (sdio_read_reg(ADR_SYN_RGISTER_1))                  & 0xff000000)))
#define SET_RG_SX_RFCTRL_CH(_VAL_)              (sdio_write_reg(ADR_SYN_RGISTER_2,          (((_VAL_) << 0)  | (sdio_read_reg(ADR_SYN_RGISTER_2))                      & 0xfffff800)))
#define SET_CBR_RG_SX_SUB_SEL_CWR(_VAL_)        (sdio_write_reg(ADR_CBR_MANUAL_REGISTER,    (((_VAL_) << 0)  | (sdio_read_reg(ADR_CBR_MANUAL_REGISTER))                & 0xfffffffe)))
#define SET_CBR_RG_EN_SX_VT_MON(_VAL_)          (sdio_write_reg(ADR_CBR_SX_ENABLE_RGISTER,  (((_VAL_) << 11) | (sdio_read_reg(ADR_CBR_SX_ENABLE_RGISTER))              & 0xfffff7ff)))
#define SET_CBR_RG_EN_SX_VT_MON_DG(_VAL_)       (sdio_write_reg(ADR_CBR_SX_ENABLE_RGISTER,  (((_VAL_) << 12) | (sdio_read_reg(ADR_CBR_SX_ENABLE_RGISTER))              & 0xffffefff)))
#define SET_CBR_RG_EN_EXT_DA(_VAL_)             (sdio_write_reg(ADR_CBR_RG_INTEGRATION,     (((_VAL_) << 11) | (sdio_read_reg(ADR_CBR_RG_INTEGRATION))                 & 0xfffff7ff)))
#define SET_RG_SX_LCK_BIN_PRECISION(_VAL_)      (sdio_write_reg(ADR_SX_LCK_BIN_REGISTERS_I, (((_VAL_) << 19) | (sdio_read_reg(ADR_SX_LCK_BIN_REGISTERS_I))             & 0xfff7ffff)))
#define SET_RG_SX_TARGET_CNT(_VAL_)             (sdio_write_reg(ADR_SX_LCK_BIN_REGISTERS_II,(((_VAL_) << 0)  | (sdio_read_reg(ADR_SX_LCK_BIN_REGISTERS_II))            & 0xffffe000)))
#define SET_RG_EN_SX_LCK_BIN(_VAL_)             (sdio_write_reg(ADR_MANUAL_ENABLE_REGISTER, (((_VAL_) << 14) | (sdio_read_reg(ADR_MANUAL_ENABLE_REGISTER))             & 0xffffbfff)))

 
// TX Frame packet generator relative reg
#define GET_RO_TX_CNT                           (((sdio_read_reg(TX_11B_PKT_GEN_CNT))                     & 0xffffffff ) >> 0) 
#define GET_RO_TX_CNT_R                         (((sdio_read_reg(TX_11BN_PKT_GEN_CNT))                    & 0xffffffff ) >> 0) 

#define SET_RG_TX_START(_VAL_)                  (sdio_write_reg(PHY_PKT_GEN_3,              (((_VAL_) << 0) | (sdio_read_reg(PHY_PKT_GEN_3))                           & 0xfffffffe)))
#define SET_RG_TX_CNT_TARGET(_VAL_)             (sdio_write_reg(PHY_PKT_GEN_4,              (((_VAL_) << 0) | (sdio_read_reg(PHY_PKT_GEN_4))                           & 0x00000000)))

// RX Frame packet generaotr relative reg
#define GET_B_PACKET_ERR_CNT                    (((sdio_read_reg(RX_11B_PKT_ERR_CNT))                     & 0x0000ffff ) >> 0)										
#define GET_GN_PACKET_ERR_CNT                   (((sdio_read_reg(RX_11GN_PKT_ERR_CNT))                    & 0x0000ffff ) >> 0)								
#define GET_B_PACKET_CNT                        (((sdio_read_reg(RX_11B_PKT_CCA_AND_PKT_CNT))             & 0x0000ffff ) >> 0) 
#define GET_GN_PACKET_CNT                       (((sdio_read_reg(RX_11GN_PKT_CCA_AND_PKT_CNT))            & 0x0000ffff ) >> 0)
#define GET_B_SNR                                (((sdio_read_reg(RX_11B_SNR_RSSI))                       & 0x0000007f ) >> 0) 
#define GET_GN_SNR                               (((sdio_read_reg(RX_11GN_SNR_RSSI))                      & 0x0000007f ) >> 0)
#define GET_B_RSSI                               (((sdio_read_reg(RX_11B_SNR_RSSI))                       & 0x00ff0000 ) >> 16) //Matt01
#define GET_GN_RSSI                              (((sdio_read_reg(RX_11GN_SNR_RSSI))                      & 0x00ff0000 ) >> 16)//Matt01

#define SET_RG_POST_CLK_EN(_VAL_)               (sdio_write_reg(RX_11GN_SOFT_RST,   (((_VAL_) << 16) | (sdio_read_reg(RX_11GN_SOFT_RST))								& 0xfffeffff)))
#define SET_RG_PACKET_STAT_EN_11B(_VAL_)        (sdio_write_reg(RX_11B_PKT_STAT_EN, (((_VAL_) << 20) | (sdio_read_reg(RX_11B_PKT_STAT_EN))								& 0xffefffff)))
#define SET_RG_PACKET_STAT_EN_11GN(_VAL_)       (sdio_write_reg(RX_11GN_PKT_STAT_EN, (((_VAL_) << 20) | (sdio_read_reg(RX_11GN_PKT_STAT_EN))							& 0xffefffff)))




