Info: Starting: Create simulation model
Info: qsys-generate C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DespertadorCPU/DespertadorCPU.qsys
Progress: Reading input file
Progress: Adding btnapagar [altera_avalon_pio 18.1]
Progress: Parameterizing module btnapagar
Progress: Adding btnhora [altera_avalon_pio 18.1]
Progress: Parameterizing module btnhora
Progress: Adding btnmin [altera_avalon_pio 18.1]
Progress: Parameterizing module btnmin
Progress: Adding buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module buzzer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hora1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora1
Progress: Adding hora2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding min1 [altera_avalon_pio 18.1]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.1]
Progress: Parameterizing module min2
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding swinicio [altera_avalon_pio 18.1]
Progress: Parameterizing module swinicio
Progress: Adding swmodo [altera_avalon_pio 18.1]
Progress: Parameterizing module swmodo
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DespertadorCPU.btnapagar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnhora: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnmin: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DespertadorCPU.swinicio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.swmodo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU: Generating DespertadorCPU "DespertadorCPU" for SIM_VERILOG
Info: btnapagar: Starting RTL generation for module 'DespertadorCPU_btnapagar'
Info: btnapagar:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_btnapagar --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0035_btnapagar_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0035_btnapagar_gen//DespertadorCPU_btnapagar_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0035_btnapagar_gen/  ]
Info: btnapagar: Done RTL generation for module 'DespertadorCPU_btnapagar'
Info: btnapagar: "DespertadorCPU" instantiated altera_avalon_pio "btnapagar"
Info: buzzer: Starting RTL generation for module 'DespertadorCPU_buzzer'
Info: buzzer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_buzzer --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0036_buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0036_buzzer_gen//DespertadorCPU_buzzer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0036_buzzer_gen/  ]
Info: buzzer: Done RTL generation for module 'DespertadorCPU_buzzer'
Info: buzzer: "DespertadorCPU" instantiated altera_avalon_pio "buzzer"
Info: hora1: Starting RTL generation for module 'DespertadorCPU_hora1'
Info: hora1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_hora1 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0037_hora1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0037_hora1_gen//DespertadorCPU_hora1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0037_hora1_gen/  ]
Info: hora1: Done RTL generation for module 'DespertadorCPU_hora1'
Info: hora1: "DespertadorCPU" instantiated altera_avalon_pio "hora1"
Info: jtag_uart_0: Starting RTL generation for module 'DespertadorCPU_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DespertadorCPU_jtag_uart_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0038_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0038_jtag_uart_0_gen//DespertadorCPU_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0038_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'DespertadorCPU_jtag_uart_0'
Info: jtag_uart_0: "DespertadorCPU" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: memory: Starting RTL generation for module 'DespertadorCPU_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DespertadorCPU_memory --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0039_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0039_memory_gen//DespertadorCPU_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0039_memory_gen/  ]
Info: memory: Done RTL generation for module 'DespertadorCPU_memory'
Info: memory: "DespertadorCPU" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2_gen2_0: "DespertadorCPU" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: timer_0: Starting RTL generation for module 'DespertadorCPU_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DespertadorCPU_timer_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0040_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0040_timer_0_gen//DespertadorCPU_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0040_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'DespertadorCPU_timer_0'
Info: timer_0: "DespertadorCPU" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DespertadorCPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DespertadorCPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DespertadorCPU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DespertadorCPU_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DespertadorCPU_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0043_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0043_cpu_gen//DespertadorCPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0043_cpu_gen/  ]
Info: cpu: # 2024.08.13 13:54:43 (*) Starting Nios II generation
Info: cpu: # 2024.08.13 13:54:43 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.13 13:54:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.13 13:54:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.13 13:54:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.13 13:54:43 (*)   Plaintext license not found.
Info: cpu: # 2024.08.13 13:54:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.13 13:54:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.13 13:54:43 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.13 13:54:44 (*)   Creating 'C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0043_cpu_gen//DespertadorCPU_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.08.13 13:54:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.13 13:54:44 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.13 13:54:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DespertadorCPU_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DespertadorCPU: Done "DespertadorCPU" with 31 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU\DespertadorCPU.spd --output-directory=C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU\DespertadorCPU.spd --output-directory=C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU.qsys --block-symbol-file --output-directory=C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DespertadorCPU/DespertadorCPU.qsys
Progress: Reading input file
Progress: Adding btnapagar [altera_avalon_pio 18.1]
Progress: Parameterizing module btnapagar
Progress: Adding btnhora [altera_avalon_pio 18.1]
Progress: Parameterizing module btnhora
Progress: Adding btnmin [altera_avalon_pio 18.1]
Progress: Parameterizing module btnmin
Progress: Adding buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module buzzer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hora1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora1
Progress: Adding hora2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding min1 [altera_avalon_pio 18.1]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.1]
Progress: Parameterizing module min2
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding swinicio [altera_avalon_pio 18.1]
Progress: Parameterizing module swinicio
Progress: Adding swmodo [altera_avalon_pio 18.1]
Progress: Parameterizing module swmodo
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DespertadorCPU.btnapagar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnhora: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnmin: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DespertadorCPU.swinicio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.swmodo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU.qsys --synthesis=VERILOG --output-directory=C:\Users\DELL\Desktop\DespertadorCPU\DespertadorCPU\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DespertadorCPU/DespertadorCPU.qsys
Progress: Reading input file
Progress: Adding btnapagar [altera_avalon_pio 18.1]
Progress: Parameterizing module btnapagar
Progress: Adding btnhora [altera_avalon_pio 18.1]
Progress: Parameterizing module btnhora
Progress: Adding btnmin [altera_avalon_pio 18.1]
Progress: Parameterizing module btnmin
Progress: Adding buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module buzzer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hora1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora1
Progress: Adding hora2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hora2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding min1 [altera_avalon_pio 18.1]
Progress: Parameterizing module min1
Progress: Adding min2 [altera_avalon_pio 18.1]
Progress: Parameterizing module min2
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding swinicio [altera_avalon_pio 18.1]
Progress: Parameterizing module swinicio
Progress: Adding swmodo [altera_avalon_pio 18.1]
Progress: Parameterizing module swmodo
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DespertadorCPU.btnapagar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnhora: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.btnmin: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DespertadorCPU.swinicio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU.swmodo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DespertadorCPU: Generating DespertadorCPU "DespertadorCPU" for QUARTUS_SYNTH
Info: btnapagar: Starting RTL generation for module 'DespertadorCPU_btnapagar'
Info: btnapagar:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_btnapagar --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0063_btnapagar_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0063_btnapagar_gen//DespertadorCPU_btnapagar_component_configuration.pl  --do_build_sim=0  ]
Info: btnapagar: Done RTL generation for module 'DespertadorCPU_btnapagar'
Info: btnapagar: "DespertadorCPU" instantiated altera_avalon_pio "btnapagar"
Info: buzzer: Starting RTL generation for module 'DespertadorCPU_buzzer'
Info: buzzer:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_buzzer --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0064_buzzer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0064_buzzer_gen//DespertadorCPU_buzzer_component_configuration.pl  --do_build_sim=0  ]
Info: buzzer: Done RTL generation for module 'DespertadorCPU_buzzer'
Info: buzzer: "DespertadorCPU" instantiated altera_avalon_pio "buzzer"
Info: hora1: Starting RTL generation for module 'DespertadorCPU_hora1'
Info: hora1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DespertadorCPU_hora1 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0065_hora1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0065_hora1_gen//DespertadorCPU_hora1_component_configuration.pl  --do_build_sim=0  ]
Info: hora1: Done RTL generation for module 'DespertadorCPU_hora1'
Info: hora1: "DespertadorCPU" instantiated altera_avalon_pio "hora1"
Info: jtag_uart_0: Starting RTL generation for module 'DespertadorCPU_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DespertadorCPU_jtag_uart_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0066_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0066_jtag_uart_0_gen//DespertadorCPU_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'DespertadorCPU_jtag_uart_0'
Info: jtag_uart_0: "DespertadorCPU" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: memory: Starting RTL generation for module 'DespertadorCPU_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DespertadorCPU_memory --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0067_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0067_memory_gen//DespertadorCPU_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'DespertadorCPU_memory'
Info: memory: "DespertadorCPU" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2_gen2_0: "DespertadorCPU" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: timer_0: Starting RTL generation for module 'DespertadorCPU_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DespertadorCPU_timer_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0068_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0068_timer_0_gen//DespertadorCPU_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'DespertadorCPU_timer_0'
Info: timer_0: "DespertadorCPU" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DespertadorCPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DespertadorCPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DespertadorCPU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DespertadorCPU_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DespertadorCPU_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0071_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9948_7552198854883068175.dir/0071_cpu_gen//DespertadorCPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.13 13:55:14 (*) Starting Nios II generation
Info: cpu: # 2024.08.13 13:55:14 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.13 13:55:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.08.13 13:55:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.13 13:55:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.13 13:55:15 (*)   Plaintext license not found.
Info: cpu: # 2024.08.13 13:55:15 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.13 13:55:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.13 13:55:15 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.13 13:55:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.13 13:55:16 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.13 13:55:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DespertadorCPU_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/DELL/Desktop/DespertadorCPU/DespertadorCPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DespertadorCPU: Done "DespertadorCPU" with 31 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
