Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 21:58:34 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.047        0.000                      0                 1082        0.034        0.000                      0                 1082        3.750        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.047        0.000                      0                 1078        0.034        0.000                      0                 1078        3.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.514        0.000                      0                    4        0.961        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 3.316ns (35.440%)  route 6.041ns (64.560%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.820 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.829    12.649    alum/data0[11]
    SLICE_X49Y90         LUT4 (Prop_lut4_I1_O)        0.306    12.955 f  alum/ram_reg_i_57/O
                         net (fo=2, routed)           0.321    13.276    sm/D_registers_q_reg[7][11]_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.124    13.400 r  sm/ram_reg_i_19/O
                         net (fo=15, routed)          0.332    13.732    display/ram_reg_7
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124    13.856 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.641    14.497    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 3.004ns (31.205%)  route 6.623ns (68.795%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.781     9.011    L_reg/M_sm_ra1[2]
    SLICE_X48Y89         MUXF7 (Prop_muxf7_S_O)       0.449     9.460 f  L_reg/ram_reg_i_33/O
                         net (fo=23, routed)          1.002    10.462    L_reg/D_registers_q_reg[0][4]_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.299    10.761 f  L_reg/D_states_q[7]_i_44/O
                         net (fo=2, routed)           0.446    11.207    L_reg/D_states_q[7]_i_44_n_0
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.124    11.331 f  L_reg/D_states_q[3]_i_32/O
                         net (fo=6, routed)           0.321    11.652    sm/D_states_q[2]_i_20_0
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.124    11.776 r  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.578    12.354    sm/D_states_q[3]_i_35_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.000    12.478    sm/D_states_q[4]_i_16_n_0
    SLICE_X50Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.692 f  sm/D_states_q_reg[4]_i_12/O
                         net (fo=1, routed)           0.659    13.351    sm/D_states_q_reg[4]_i_12_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.297    13.648 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.405    14.054    sm/D_states_q[4]_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124    14.178 r  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.000    14.178    sm/D_states_q[4]_i_2_n_0
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.390 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.377    14.767    sm/D_states_d__0[4]
    SLICE_X48Y84         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.233    14.829    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.767    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 3.004ns (31.239%)  route 6.612ns (68.761%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2 MUXF7=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.781     9.011    L_reg/M_sm_ra1[2]
    SLICE_X48Y89         MUXF7 (Prop_muxf7_S_O)       0.449     9.460 f  L_reg/ram_reg_i_33/O
                         net (fo=23, routed)          1.002    10.462    L_reg/D_registers_q_reg[0][4]_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.299    10.761 f  L_reg/D_states_q[7]_i_44/O
                         net (fo=2, routed)           0.446    11.207    L_reg/D_states_q[7]_i_44_n_0
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.124    11.331 f  L_reg/D_states_q[3]_i_32/O
                         net (fo=6, routed)           0.321    11.652    sm/D_states_q[2]_i_20_0
    SLICE_X45Y85         LUT3 (Prop_lut3_I2_O)        0.124    11.776 r  sm/D_states_q[3]_i_35/O
                         net (fo=3, routed)           0.578    12.354    sm/D_states_q[3]_i_35_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.000    12.478    sm/D_states_q[4]_i_16_n_0
    SLICE_X50Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.692 f  sm/D_states_q_reg[4]_i_12/O
                         net (fo=1, routed)           0.659    13.351    sm/D_states_q_reg[4]_i_12_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.297    13.648 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.405    14.054    sm/D_states_q[4]_i_7_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124    14.178 r  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.000    14.178    sm/D_states_q[4]_i_2_n_0
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    14.390 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=4, routed)           0.367    14.756    sm/D_states_d__0[4]
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.237    14.841    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 2.405ns (24.854%)  route 7.271ns (75.146%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.891    14.816    sm/D_states_q[7]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.912    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.816    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.299ns (35.502%)  route 5.994ns (64.498%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.806     9.036    L_reg/M_sm_ra1[2]
    SLICE_X48Y85         MUXF7 (Prop_muxf7_S_O)       0.449     9.485 r  L_reg/ram_reg_i_41/O
                         net (fo=18, routed)          1.124    10.609    L_reg/D_registers_q_reg[0][0]_0
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.908 r  L_reg/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000    10.908    alum/ram_reg_i_93_0[0]
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.421 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.421    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.744 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.418    12.162    alum/data1[5]
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.306    12.468 f  alum/ram_reg_i_129/O
                         net (fo=1, routed)           0.161    12.630    sm/i__carry__1_i_15_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.754 f  sm/ram_reg_i_77/O
                         net (fo=8, routed)           0.292    13.045    sm/ram_reg_i_77_n_0
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124    13.169 r  sm/ram_reg_i_30/O
                         net (fo=14, routed)          0.329    13.498    display/ram_reg_10
    SLICE_X45Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.622 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.811    14.433    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.594ns  (logic 2.405ns (25.069%)  route 7.189ns (74.931%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.808    14.734    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y89         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.439    14.843    sm/clk_IBUF_BUFG
    SLICE_X49Y89         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X49Y89         FDSE (Setup_fdse_C_CE)      -0.205    14.861    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.405ns (25.144%)  route 7.160ns (74.856%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.780    14.705    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.860    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.405ns (25.144%)  route 7.160ns (74.856%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.780    14.705    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.438    14.842    sm/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.860    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 2.405ns (25.164%)  route 7.152ns (74.836%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.772    14.697    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X49Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.858    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 2.405ns (25.144%)  route 7.160ns (74.856%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          1.036    10.595    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.299    10.894 r  L_reg/D_states_q[7]_i_30/O
                         net (fo=10, routed)          0.509    11.403    forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_37_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.527 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.569    12.095    sm/D_states_q[7]_i_20_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.219 f  sm/D_states_q[7]_i_37/O
                         net (fo=1, routed)           0.418    12.638    sm/D_states_q[7]_i_37_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.762 r  sm/D_states_q[7]_i_20/O
                         net (fo=1, routed)           0.343    13.105    sm/D_states_q[7]_i_20_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.572    13.801    sm/D_states_q[7]_i_5_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124    13.925 r  sm/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.779    14.705    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X51Y86         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.873    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                  0.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.864    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.864    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y92         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.451%)  route 0.263ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.935    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.525    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.451%)  route 0.263ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.935    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.525    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y90   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y87   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y90   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y92   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.932ns (18.448%)  route 4.120ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.663     7.259    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I0_O)        0.150     7.409 r  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          1.784     9.193    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.326     9.519 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.673    10.192    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.440    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    14.706    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.932ns (18.448%)  route 4.120ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.663     7.259    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I0_O)        0.150     7.409 r  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          1.784     9.193    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.326     9.519 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.673    10.192    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.440    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    14.706    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.932ns (18.448%)  route 4.120ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.663     7.259    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I0_O)        0.150     7.409 r  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          1.784     9.193    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.326     9.519 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.673    10.192    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.440    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    14.706    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 0.932ns (18.448%)  route 4.120ns (81.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.663     7.259    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X44Y79         LUT2 (Prop_lut2_I0_O)        0.150     7.409 r  sm/D_stage_q[3]_i_2/O
                         net (fo=17, routed)          1.784     9.193    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.326     9.519 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.673    10.192    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.440    14.844    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y90         FDPE (Recov_fdpe_C_PRE)     -0.361    14.706    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.031%)  route 0.743ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.500     2.146    sm/M_display_reading
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.243     2.433    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X54Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.031%)  route 0.743ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.500     2.146    sm/M_display_reading
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.243     2.433    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X54Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.031%)  route 0.743ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.500     2.146    sm/M_display_reading
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.243     2.433    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X54Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.031%)  route 0.743ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_ddr_q_reg/Q
                         net (fo=93, routed)          0.500     2.146    sm/M_display_reading
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.243     2.433    fifo_reset_cond/AS[0]
    SLICE_X54Y90         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y90         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X54Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.961    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.383ns  (logic 12.536ns (29.578%)  route 29.847ns (70.422%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=7 LUT6=16 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           1.164    37.796    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    37.920 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    38.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    38.713 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.996    39.709    sm/bseg[1]_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    39.833 r  sm/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.146    43.979    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    47.523 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    47.523    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.358ns  (logic 12.530ns (29.583%)  route 29.827ns (70.417%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=9 LUT6=14 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.984    37.616    sm/bseg_OBUF[10]_inst_i_2_2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    37.740 r  sm/bseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.960    38.701    sm/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    38.825 f  sm/bseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.155    39.979    sm/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124    40.103 r  sm/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.856    43.959    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    47.498 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    47.498    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.316ns  (logic 12.537ns (29.627%)  route 29.779ns (70.373%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=7 LUT6=16 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           1.164    37.796    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    37.920 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    38.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    38.713 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.991    39.704    sm/bseg[1]_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    39.828 r  sm/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.083    43.911    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    47.456 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.456    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.302ns  (logic 12.536ns (29.634%)  route 29.766ns (70.366%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=8 LUT6=15 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.984    37.616    sm/bseg_OBUF[10]_inst_i_2_2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    37.740 f  sm/bseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.679    38.419    sm/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.124    38.543 r  sm/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.120    39.664    sm/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124    39.788 r  sm/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.110    43.898    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    47.442 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.442    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.243ns  (logic 12.526ns (29.652%)  route 29.717ns (70.348%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=7 LUT6=16 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           1.164    37.796    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    37.920 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    38.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    38.713 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.965    39.678    sm/bseg[1]_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    39.802 r  sm/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.047    43.849    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    47.383 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    47.383    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.232ns  (logic 12.528ns (29.665%)  route 29.704ns (70.335%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=9 LUT6=14 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.984    37.616    sm/bseg_OBUF[10]_inst_i_2_2
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.124    37.740 f  sm/bseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           0.960    38.701    sm/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.124    38.825 r  sm/bseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.153    39.977    sm/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124    40.101 r  sm/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.735    43.836    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    47.372 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.372    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.930ns  (logic 12.524ns (29.869%)  route 29.406ns (70.131%))
  Logic Levels:           41  (CARRY4=9 LUT2=5 LUT3=1 LUT5=7 LUT6=16 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.879     9.109    L_reg/M_sm_ra1[2]
    SLICE_X48Y87         MUXF7 (Prop_muxf7_S_O)       0.449     9.558 r  L_reg/ram_reg_i_39/O
                         net (fo=37, routed)          0.986    10.544    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.299    10.843 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.843    alum/S[1]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.393 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.393    alum/out_sig0_carry_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.507 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.507    alum/out_sig0_carry__0_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.729 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.563    12.293    sm/L_0474aa61_remainder0__0_carry_i_12_0[5]
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.299    12.592 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.159    12.750    sm/ram_reg_i_67_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.874 r  sm/ram_reg_i_25/O
                         net (fo=17, routed)          1.521    14.396    sm/ram_reg_i_25_0[1]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.520 f  sm/L_0474aa61_remainder0__0_carry_i_22/O
                         net (fo=5, routed)           0.994    15.513    sm/L_0474aa61_remainder0__0_carry_i_22_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I0_O)        0.124    15.637 f  sm/L_0474aa61_remainder0__0_carry_i_20/O
                         net (fo=4, routed)           0.612    16.249    sm/L_0474aa61_remainder0__0_carry_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.373 r  sm/L_0474aa61_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.015    17.388    sm/L_0474aa61_remainder0__0_carry_i_15_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124    17.512 r  sm/L_0474aa61_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.604    18.116    sm/L_0474aa61_remainder0__0_carry_i_14_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124    18.240 r  sm/L_0474aa61_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.810    19.050    sm/L_0474aa61_remainder0__0_carry_i_10_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124    19.174 r  sm/L_0474aa61_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    19.174    bseg_driver/decimal_renderer/S[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.721 f  bseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry/O[2]
                         net (fo=6, routed)           1.187    20.907    sm/L_0474aa61_remainder0[2]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.302    21.209 r  sm/i__carry__0_i_23/O
                         net (fo=7, routed)           0.816    22.025    sm/i__carry__0_i_23_n_0
    SLICE_X43Y92         LUT5 (Prop_lut5_I4_O)        0.152    22.177 r  sm/i__carry_i_31__1/O
                         net (fo=3, routed)           0.830    23.007    sm/i__carry_i_31__1_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I1_O)        0.326    23.333 f  sm/i__carry__0_i_15/O
                         net (fo=3, routed)           0.852    24.185    sm/i__carry__0_i_15_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    24.309 f  sm/i__carry_i_23/O
                         net (fo=2, routed)           1.053    25.362    sm/i__carry_i_23_n_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.124    25.486 f  sm/i__carry_i_12/O
                         net (fo=2, routed)           0.585    26.071    sm/i__carry_i_12_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I0_O)        0.124    26.195 r  sm/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.752    26.947    sm/i__carry__0_i_9__0_0[0]
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124    27.071 r  sm/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    27.071    bseg_driver/decimal_renderer/i__carry__0_i_16_0[0]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.603 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.603    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.842 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.135    28.977    sm/i__carry_i_15_0[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.302    29.279 r  sm/i__carry_i_26/O
                         net (fo=4, routed)           0.675    29.954    sm/i__carry_i_26_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    30.078 f  sm/i__carry__0_i_19/O
                         net (fo=11, routed)          1.420    31.498    sm/i__carry__0_i_19_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.622 f  sm/i__carry_i_28/O
                         net (fo=1, routed)           0.151    31.773    sm/i__carry_i_28_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.897 r  sm/i__carry_i_16/O
                         net (fo=3, routed)           0.997    32.894    sm/i__carry_i_16_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.124    33.018 r  sm/i__carry_i_3/O
                         net (fo=1, routed)           0.569    33.587    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23[0]
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.107 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.107    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.224 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.224    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.547 r  bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.849    35.396    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y92         LUT6 (Prop_lut6_I2_O)        0.306    35.702 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.806    36.508    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    36.632 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           1.164    37.796    bseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    37.920 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    38.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    38.713 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.986    39.699    sm/bseg[1]_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I2_O)        0.124    39.823 r  sm/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.715    43.538    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    47.070 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    47.070    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.962ns  (logic 11.341ns (29.108%)  route 27.621ns (70.892%))
  Logic Levels:           35  (CARRY4=7 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=10 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.783     9.013    L_reg/M_sm_ra1[2]
    SLICE_X48Y90         MUXF7 (Prop_muxf7_S_O)       0.449     9.462 f  L_reg/ram_reg_i_24/O
                         net (fo=17, routed)          2.130    11.592    L_reg/D_registers_q_reg[0][8]_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.891 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=14, routed)          0.666    12.556    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.118    12.674 f  L_reg/L_0474aa61_remainder0__0_carry_i_17/O
                         net (fo=1, routed)           0.803    13.477    L_reg/L_0474aa61_remainder0__0_carry_i_17_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I1_O)        0.326    13.803 r  L_reg/L_0474aa61_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.018    14.821    L_reg/L_0474aa61_remainder0__0_carry_i_11__0_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.945 f  L_reg/L_0474aa61_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821    15.767    L_reg/L_0474aa61_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124    15.891 r  L_reg/L_0474aa61_remainder0__0_carry_i_10__0/O
                         net (fo=8, routed)           1.341    17.232    L_reg/L_0474aa61_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.150    17.382 r  L_reg/L_0474aa61_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.616    17.998    aseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    18.758 f  aseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.954    19.713    L_reg/L_0474aa61_remainder0[10]
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.302    20.015 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.803    20.818    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.942 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=5, routed)           0.650    21.592    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.716 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=6, routed)           1.049    22.765    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    22.889 f  L_reg/aseg_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.843    23.732    L_reg/aseg_OBUF[0]_inst_i_5_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.856 r  L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.815    24.671    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.795 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    24.795    aseg_driver/decimal_renderer/i__carry_i_33_0[3]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.196 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.196    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.509 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.984    26.493    aseg_driver/decimal_renderer/i__carry__0_i_8__1[3]
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.306    26.799 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=8, routed)           1.042    27.841    L_reg/i__carry_i_15__1_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.965 f  L_reg/i__carry_i_30__0/O
                         net (fo=7, routed)           0.736    28.701    L_reg/i__carry_i_30__0_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124    28.825 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=4, routed)           1.145    29.970    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.124    30.094 f  L_reg/i__carry_i_10__1/O
                         net (fo=6, routed)           0.665    30.759    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.883 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    31.404    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.924 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.924    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.041 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.041    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.158 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.158    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.377 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.654    33.030    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.295    33.325 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.445    33.770    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I0_O)        0.124    33.894 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           1.133    35.027    aseg_driver/ctr/aseg_OBUF[10]_inst_i_2
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.152    35.179 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.743    35.922    L_reg/aseg_OBUF[0]_inst_i_1_2
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.326    36.248 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.020    37.268    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.124    37.392 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.188    40.580    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    44.102 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    44.102    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.846ns  (logic 11.326ns (29.155%)  route 27.521ns (70.845%))
  Logic Levels:           35  (CARRY4=7 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=10 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.783     9.013    L_reg/M_sm_ra1[2]
    SLICE_X48Y90         MUXF7 (Prop_muxf7_S_O)       0.449     9.462 f  L_reg/ram_reg_i_24/O
                         net (fo=17, routed)          2.130    11.592    L_reg/D_registers_q_reg[0][8]_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.891 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=14, routed)          0.666    12.556    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.118    12.674 f  L_reg/L_0474aa61_remainder0__0_carry_i_17/O
                         net (fo=1, routed)           0.803    13.477    L_reg/L_0474aa61_remainder0__0_carry_i_17_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I1_O)        0.326    13.803 r  L_reg/L_0474aa61_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.018    14.821    L_reg/L_0474aa61_remainder0__0_carry_i_11__0_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.945 f  L_reg/L_0474aa61_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821    15.767    L_reg/L_0474aa61_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124    15.891 r  L_reg/L_0474aa61_remainder0__0_carry_i_10__0/O
                         net (fo=8, routed)           1.341    17.232    L_reg/L_0474aa61_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.150    17.382 r  L_reg/L_0474aa61_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.616    17.998    aseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    18.758 f  aseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.954    19.713    L_reg/L_0474aa61_remainder0[10]
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.302    20.015 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.803    20.818    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.942 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=5, routed)           0.650    21.592    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.716 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=6, routed)           1.049    22.765    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    22.889 f  L_reg/aseg_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.843    23.732    L_reg/aseg_OBUF[0]_inst_i_5_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.856 r  L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.815    24.671    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.795 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    24.795    aseg_driver/decimal_renderer/i__carry_i_33_0[3]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.196 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.196    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.509 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.984    26.493    aseg_driver/decimal_renderer/i__carry__0_i_8__1[3]
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.306    26.799 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=8, routed)           1.042    27.841    L_reg/i__carry_i_15__1_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.965 f  L_reg/i__carry_i_30__0/O
                         net (fo=7, routed)           0.736    28.701    L_reg/i__carry_i_30__0_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124    28.825 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=4, routed)           1.145    29.970    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.124    30.094 f  L_reg/i__carry_i_10__1/O
                         net (fo=6, routed)           0.665    30.759    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.883 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    31.404    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.924 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.924    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.041 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.041    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.158 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.158    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.377 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.654    33.030    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.295    33.325 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.445    33.770    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I0_O)        0.124    33.894 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           1.133    35.027    aseg_driver/ctr/aseg_OBUF[10]_inst_i_2
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.152    35.179 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.743    35.922    L_reg/aseg_OBUF[0]_inst_i_1_2
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.326    36.248 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.010    37.258    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    37.382 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.098    40.480    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    43.986 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.986    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.789ns  (logic 11.342ns (29.240%)  route 27.447ns (70.760%))
  Logic Levels:           35  (CARRY4=7 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=10 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.021     6.617    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.741 f  sm/D_states_q[2]_i_10/O
                         net (fo=21, routed)          0.308     7.049    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.173 r  sm/out_sig0_carry__1_i_32/O
                         net (fo=1, routed)           0.724     7.897    sm/out_sig0_carry__1_i_32_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.021 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=1, routed)           0.000     8.021    sm/out_sig0_carry__1_i_21_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     8.230 r  sm/out_sig0_carry__1_i_12/O
                         net (fo=26, routed)          0.783     9.013    L_reg/M_sm_ra1[2]
    SLICE_X48Y90         MUXF7 (Prop_muxf7_S_O)       0.449     9.462 f  L_reg/ram_reg_i_24/O
                         net (fo=17, routed)          2.130    11.592    L_reg/D_registers_q_reg[0][8]_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.299    11.891 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=14, routed)          0.666    12.556    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.118    12.674 f  L_reg/L_0474aa61_remainder0__0_carry_i_17/O
                         net (fo=1, routed)           0.803    13.477    L_reg/L_0474aa61_remainder0__0_carry_i_17_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I1_O)        0.326    13.803 r  L_reg/L_0474aa61_remainder0__0_carry_i_11__0/O
                         net (fo=7, routed)           1.018    14.821    L_reg/L_0474aa61_remainder0__0_carry_i_11__0_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.945 f  L_reg/L_0474aa61_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821    15.767    L_reg/L_0474aa61_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124    15.891 r  L_reg/L_0474aa61_remainder0__0_carry_i_10__0/O
                         net (fo=8, routed)           1.341    17.232    L_reg/L_0474aa61_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.150    17.382 r  L_reg/L_0474aa61_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.616    17.998    aseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    18.758 f  aseg_driver/decimal_renderer/L_0474aa61_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.954    19.713    L_reg/L_0474aa61_remainder0[10]
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.302    20.015 f  L_reg/i__carry_i_22__1/O
                         net (fo=6, routed)           0.803    20.818    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I3_O)        0.124    20.942 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=5, routed)           0.650    21.592    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I0_O)        0.124    21.716 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=6, routed)           1.049    22.765    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    22.889 f  L_reg/aseg_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.843    23.732    L_reg/aseg_OBUF[0]_inst_i_5_n_0
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.124    23.856 r  L_reg/i__carry_i_14__0/O
                         net (fo=3, routed)           0.815    24.671    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.124    24.795 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    24.795    aseg_driver/decimal_renderer/i__carry_i_33_0[3]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.196 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.196    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.509 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           0.984    26.493    aseg_driver/decimal_renderer/i__carry__0_i_8__1[3]
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.306    26.799 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=8, routed)           1.042    27.841    L_reg/i__carry_i_15__1_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.965 f  L_reg/i__carry_i_30__0/O
                         net (fo=7, routed)           0.736    28.701    L_reg/i__carry_i_30__0_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.124    28.825 f  L_reg/i__carry__0_i_13__1/O
                         net (fo=4, routed)           1.145    29.970    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.124    30.094 f  L_reg/i__carry_i_10__1/O
                         net (fo=6, routed)           0.665    30.759    L_reg/i__carry_i_10__1_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I3_O)        0.124    30.883 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    31.404    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[0]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.924 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.924    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.041 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.041    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.158 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.158    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.377 r  aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.654    33.030    aseg_driver/decimal_renderer/L_0474aa61_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.295    33.325 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.445    33.770    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I0_O)        0.124    33.894 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           1.133    35.027    aseg_driver/ctr/aseg_OBUF[10]_inst_i_2
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.152    35.179 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.743    35.922    L_reg/aseg_OBUF[0]_inst_i_1_2
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.326    36.248 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.866    37.114    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124    37.238 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.168    40.406    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    43.929 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.929    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.165%)  route 0.338ns (19.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.416ns (71.668%)  route 0.560ns (28.332%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=7, routed)           0.170     1.849    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X62Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.390     2.284    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.513 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.513    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_344579262[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.415ns (68.743%)  route 0.644ns (31.257%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.592     1.536    forLoop_idx_0_344579262[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.201     1.878    forLoop_idx_0_344579262[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.923 r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.443     2.365    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.595 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.595    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.522ns (70.671%)  route 0.632ns (29.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.553     1.497    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.094     1.755    timerseg_driver/ctr/S[0]
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.048     1.803 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.340    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.310     3.650 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.650    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.427ns (65.411%)  route 0.754ns (34.589%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.553     1.497    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.295     1.956    sr2/ram/M_ctr_value[0]
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.045     2.001 r  sr2/ram/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.459     2.460    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.218     3.678 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.678    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.396ns (64.536%)  route 0.767ns (35.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.691 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.767     2.458    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.690 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.690    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.498ns (67.756%)  route 0.713ns (32.244%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.553     1.497    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.661 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.295     1.956    sr2/ram/M_ctr_value[0]
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.048     2.004 r  sr2/ram/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.422    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.286     3.707 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.707    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 1.615ns (38.972%)  route 2.529ns (61.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.055     3.546    forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.670 r  forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.474     4.144    forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.501     4.905    forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 1.622ns (39.864%)  route 2.448ns (60.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.117     3.616    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.740 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     4.070    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y51         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.625ns (40.046%)  route 2.432ns (59.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.054     3.555    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.679 r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.378     4.057    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.501     4.905    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.617ns (42.671%)  route 2.173ns (57.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.640     3.133    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.257 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.533     3.790    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y78         SRLC32E                                      r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.496     4.900    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y78         SRLC32E                                      r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 1.619ns (45.069%)  route 1.973ns (54.931%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.615     3.110    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.234 r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.358     3.592    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.492     4.896    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.231ns  (logic 1.611ns (49.850%)  route 1.621ns (50.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.290     2.777    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.901 r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.330     3.231    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X52Y70         SRLC32E                                      r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.431     4.835    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X52Y70         SRLC32E                                      r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 1.628ns (50.583%)  route 1.590ns (49.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.915     2.419    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.543 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.218    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 1.628ns (50.583%)  route 1.590ns (49.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.915     2.419    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.543 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.218    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 1.628ns (50.583%)  route 1.590ns (49.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.915     2.419    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.543 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.218    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 1.628ns (50.583%)  route 1.590ns (49.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.915     2.419    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.543 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.218    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.497     4.901    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.307ns (34.490%)  route 0.583ns (65.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.420     0.682    forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.727 r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.163     0.890    forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     2.051    forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_344579262[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.300ns (31.077%)  route 0.665ns (68.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.555     0.810    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X53Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.109     0.964    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X52Y70         SRLC32E                                      r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.823     2.013    forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X52Y70         SRLC32E                                      r  forLoop_idx_0_344579262[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.316ns (30.787%)  route 0.711ns (69.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.642    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.687 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.028    reset_cond/M_reset_cond_in
    SLICE_X65Y78         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y78         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.316ns (30.787%)  route 0.711ns (69.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.642    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.687 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.028    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.316ns (30.787%)  route 0.711ns (69.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.642    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.687 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.028    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.316ns (30.787%)  route 0.711ns (69.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.642    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.687 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.028    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.316ns (30.787%)  route 0.711ns (69.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.642    reset_cond/butt_reset_IBUF
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.687 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.028    reset_cond/M_reset_cond_in
    SLICE_X64Y78         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.307ns (28.559%)  route 0.769ns (71.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.632     0.895    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.940 r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.137     1.076    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.847     2.037    forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1343370193[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.306ns (27.476%)  route 0.808ns (72.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.629     0.890    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.179     1.114    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y78         SRLC32E                                      r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.850     2.039    forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y78         SRLC32E                                      r  forLoop_idx_0_1343370193[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.313ns (24.836%)  route 0.948ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.101    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.146 r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     1.262    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.855     2.045    forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_1343370193[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





