
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1222.340 ; gain = 207.125 ; free physical = 155 ; free virtual = 9657
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (30#1) [/home/a0312687/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:76]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1467.180 ; gain = 451.965 ; free physical = 386 ; free virtual = 9258
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1467.180 ; gain = 451.965 ; free physical = 379 ; free virtual = 9251
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1674.191 ; gain = 0.004 ; free physical = 288 ; free virtual = 9161
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 289 ; free virtual = 9163
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 289 ; free virtual = 9163
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 289 ; free virtual = 9163
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 288 ; free virtual = 9162
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 260 ; free virtual = 9136
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 244 ; free virtual = 9121
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 249 ; free virtual = 9126
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 230 ; free virtual = 9107
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 230 ; free virtual = 9107
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 230 ; free virtual = 9107
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 229 ; free virtual = 9106
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 229 ; free virtual = 9106
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 229 ; free virtual = 9106
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 229 ; free virtual = 9106

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    10|
|2     |LUT1       |    34|
|3     |LUT2       |    66|
|4     |LUT3       |    12|
|5     |LUT4       |    44|
|6     |LUT5       |    10|
|7     |LUT6       |   325|
|8     |MUXCY      |    36|
|9     |MUXF7      |   108|
|10    |RAMB36E1   |    96|
|11    |RAMB36E1_1 |    10|
|12    |RAMB36E1_2 |    10|
|13    |FDCE       |   364|
|14    |FDPE       |    22|
|15    |FDRE       |    12|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1674.191 ; gain = 658.977 ; free physical = 229 ; free virtual = 9106
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2142.559 ; gain = 468.367 ; free physical = 148 ; free virtual = 8702
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 2142.559 ; gain = 1036.840 ; free physical = 148 ; free virtual = 8702
