<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1113" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1113{left:523px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.64px;}
#t2_1113{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_1113{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1113{left:712px;bottom:51px;letter-spacing:0.12px;}
#t5_1113{left:160px;bottom:878px;letter-spacing:0.1px;}
#t6_1113{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t7_1113{left:160px;bottom:834px;letter-spacing:-0.1px;word-spacing:0.08px;}
#t8_1113{left:184px;bottom:835px;letter-spacing:-0.01px;}
#t9_1113{left:278px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_1113{left:160px;bottom:791px;letter-spacing:0.12px;word-spacing:0.01px;}
#tb_1113{left:160px;bottom:771px;}
#tc_1113{left:171px;bottom:771px;}
#td_1113{left:247px;bottom:771px;letter-spacing:-0.11px;word-spacing:0.05px;}
#te_1113{left:160px;bottom:751px;}
#tf_1113{left:171px;bottom:751px;}
#tg_1113{left:247px;bottom:751px;letter-spacing:-0.11px;word-spacing:0.05px;}
#th_1113{left:160px;bottom:724px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ti_1113{left:160px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tj_1113{left:160px;bottom:661px;letter-spacing:-0.08px;}
#tk_1113{left:247px;bottom:661px;letter-spacing:-0.12px;}
#tl_1113{left:247px;bottom:644px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tm_1113{left:247px;bottom:627px;letter-spacing:-0.12px;}
#tn_1113{left:160px;bottom:607px;letter-spacing:-0.08px;}
#to_1113{left:247px;bottom:607px;letter-spacing:-0.12px;word-spacing:-0.9px;}
#tp_1113{left:247px;bottom:591px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tq_1113{left:160px;bottom:571px;letter-spacing:-0.08px;}
#tr_1113{left:247px;bottom:571px;letter-spacing:-0.13px;word-spacing:-0.29px;}
#ts_1113{left:247px;bottom:554px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tt_1113{left:247px;bottom:537px;letter-spacing:-0.1px;word-spacing:-0.68px;}
#tu_1113{left:329px;bottom:537px;letter-spacing:-0.12px;word-spacing:-0.69px;}
#tv_1113{left:490px;bottom:537px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tw_1113{left:536px;bottom:537px;letter-spacing:-0.1px;word-spacing:-0.7px;}
#tx_1113{left:247px;bottom:520px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ty_1113{left:247px;bottom:504px;letter-spacing:-0.11px;word-spacing:-1.03px;}
#tz_1113{left:247px;bottom:487px;letter-spacing:-0.1px;}
#t10_1113{left:160px;bottom:467px;letter-spacing:-0.08px;}
#t11_1113{left:247px;bottom:468px;letter-spacing:-0.05px;}
#t12_1113{left:160px;bottom:439px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t13_1113{left:160px;bottom:412px;letter-spacing:-0.08px;word-spacing:-0.76px;}
#t14_1113{left:183px;bottom:413px;letter-spacing:-0.01px;}
#t15_1113{left:284px;bottom:413px;letter-spacing:-0.06px;}
#t16_1113{left:333px;bottom:412px;letter-spacing:-0.13px;word-spacing:-0.81px;}
#t17_1113{left:160px;bottom:395px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t18_1113{left:208px;bottom:362px;letter-spacing:0.13px;}
#t19_1113{left:160px;bottom:342px;}
#t1a_1113{left:197px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1b_1113{left:160px;bottom:313px;}
#t1c_1113{left:197px;bottom:313px;letter-spacing:-0.18px;word-spacing:0.08px;}
#t1d_1113{left:577px;bottom:314px;letter-spacing:-0.01px;}
#t1e_1113{left:679px;bottom:314px;letter-spacing:-0.06px;}
#t1f_1113{left:197px;bottom:296px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1g_1113{left:689px;bottom:296px;letter-spacing:-0.13px;}
#t1h_1113{left:197px;bottom:279px;letter-spacing:-0.14px;word-spacing:0.09px;}
#t1i_1113{left:294px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_1113{left:160px;bottom:250px;}
#t1k_1113{left:197px;bottom:250px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1l_1113{left:644px;bottom:251px;letter-spacing:-0.01px;}
#t1m_1113{left:197px;bottom:234px;letter-spacing:-0.05px;}
#t1n_1113{left:244px;bottom:233px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1o_1113{left:513px;bottom:233px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t1p_1113{left:727px;bottom:233px;letter-spacing:-0.09px;}
#t1q_1113{left:197px;bottom:216px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_1113{left:160px;bottom:187px;}
#t1s_1113{left:197px;bottom:187px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1t_1113{left:197px;bottom:170px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1u_1113{left:197px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_1113{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1113{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1113{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1113{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1113{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_1113{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_1113{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_1113{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1113" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1113Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1113" style="-webkit-user-select: none;"><object width="825" height="990" data="1113/1113.svg" type="image/svg+xml" id="pdf1113" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1113" class="t s1_1113">Coprocessor 14, the Debug Coprocessor </span>
<span id="t2_1113" class="t s2_1113">ARM DDI 0100I </span><span id="t3_1113" class="t s1_1113">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1113" class="t s2_1113">D3-19 </span>
<span id="t5_1113" class="t s3_1113">Linked BRP number, bits[19:16] </span>
<span id="t6_1113" class="t s4_1113">The binary number encoded here indicates another BRP to link this one with. If a BRP is linked with itself, </span>
<span id="t7_1113" class="t s4_1113">it is </span><span id="t8_1113" class="t s5_1113">UNPREDICTABLE </span><span id="t9_1113" class="t s4_1113">whether a Breakpoint Debug Event is generated or not. </span>
<span id="ta_1113" class="t s3_1113">Enable linking, bit[20] </span>
<span id="tb_1113" class="t s6_1113">0 </span><span id="tc_1113" class="t s4_1113">. </span><span id="td_1113" class="t s4_1113">Linking disabled. </span>
<span id="te_1113" class="t s6_1113">1 </span><span id="tf_1113" class="t s4_1113">. </span><span id="tg_1113" class="t s4_1113">Linking enabled. </span>
<span id="th_1113" class="t s4_1113">When this bit is set, this breakpoint is linked to the entry defined by bits[19:16]. </span>
<span id="ti_1113" class="t s3_1113">Meaning of BVR, bits[22:21] </span>
<span id="tj_1113" class="t s6_1113">00 </span><span id="tk_1113" class="t s4_1113">Instruction Virtual Address Match. The corresponding BVR[31:2] and the byte address </span>
<span id="tl_1113" class="t s4_1113">select bits BCR[8:5] are compared with the IVA bus. The breakpoint hits only if these </span>
<span id="tm_1113" class="t s4_1113">match. </span>
<span id="tn_1113" class="t s6_1113">01 </span><span id="to_1113" class="t s4_1113">Context ID Match. The corresponding BVR is compared with the CP15 Context ID (register </span>
<span id="tp_1113" class="t s4_1113">13). The breakpoint hits only if these match. </span>
<span id="tq_1113" class="t s6_1113">10 </span><span id="tr_1113" class="t s4_1113">Instruction Virtual Address Mismatch. The corresponding BVR[31:2] and the byte address </span>
<span id="ts_1113" class="t s4_1113">select bits BCR[8:5] are compared with the IVA bus. The breakpoint hits only if these do </span>
<span id="tt_1113" class="t s4_1113">not match. See </span><span id="tu_1113" class="t s7_1113">Byte address select, bits[8:5] </span><span id="tv_1113" class="t s4_1113">on page </span><span id="tw_1113" class="t s4_1113">D3-22 for details of the changes to the </span>
<span id="tx_1113" class="t s4_1113">meaning of BCR[8:5] that result from selecting Instruction Address Mismatch. Selecting </span>
<span id="ty_1113" class="t s4_1113">Instruction Address Mismatch does not change the meaning of the Supervisor access control </span>
<span id="tz_1113" class="t s4_1113">bits. </span>
<span id="t10_1113" class="t s6_1113">11 </span><span id="t11_1113" class="t s5_1113">RESERVED </span>
<span id="t12_1113" class="t s4_1113">If this BRP does not have context ID comparison capability, bit[21] does not apply and is RAZ. </span>
<span id="t13_1113" class="t s4_1113">It is </span><span id="t14_1113" class="t s5_1113">IMPLEMENTATION </span><span id="t15_1113" class="t s5_1113">DEFINED </span><span id="t16_1113" class="t s4_1113">whether the IVA Mismatch capability is supported. If the processor does not </span>
<span id="t17_1113" class="t s4_1113">support IVA Mismatch, bit[22] is RAZ. If a processor supports IVA Mismatch, it must do so for all BRPs. </span>
<span id="t18_1113" class="t s8_1113">Note </span>
<span id="t19_1113" class="t s4_1113">â¢ </span><span id="t1a_1113" class="t s4_1113">The BCR[8:5] and BCR[2:1] fields still apply when a BRP is set for unlinked context ID comparison. </span>
<span id="t1b_1113" class="t s4_1113">â¢ </span><span id="t1c_1113" class="t s4_1113">If the breakpoint is configured for IVA Match or IVA Mismatch, it is </span><span id="t1d_1113" class="t s5_1113">IMPLEMENTATION </span><span id="t1e_1113" class="t s5_1113">DEFINED </span>
<span id="t1f_1113" class="t s4_1113">whether the Virtual Address or Modified Virtual Address is used for the comparison. See </span><span id="t1g_1113" class="t s7_1113">Modified </span>
<span id="t1h_1113" class="t s7_1113">virtual addresses </span><span id="t1i_1113" class="t s4_1113">on page B8-3. </span>
<span id="t1j_1113" class="t s4_1113">â¢ </span><span id="t1k_1113" class="t s4_1113">The number of BRPs that can be compared against the CP15 Context ID register is </span><span id="t1l_1113" class="t s5_1113">IMPLEMENTATION </span>
<span id="t1m_1113" class="t s5_1113">DEFINED</span><span id="t1n_1113" class="t s4_1113">. This is indicated by the DIDR[23:20] field (see </span><span id="t1o_1113" class="t s7_1113">Register 0, Debug ID Register (DIDR) </span><span id="t1p_1113" class="t s4_1113">on </span>
<span id="t1q_1113" class="t s4_1113">page D3-9. </span>
<span id="t1r_1113" class="t s4_1113">â¢ </span><span id="t1s_1113" class="t s4_1113">If a BRP is configured for IVA Mismatch or unlinked Context ID comparison, and if Monitor </span>
<span id="t1t_1113" class="t s4_1113">debug-mode is selected and the processor is in a privileged mode, the Breakpoint Events generated </span>
<span id="t1u_1113" class="t s4_1113">from the BRP are ignored by the processor to prevent the core reaching an unrecoverable state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
