TimeQuest Timing Analyzer report for DrowsinessDetector
Fri Dec 15 14:02:22 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Clock'
 12. Slow 1200mV 85C Model Setup: 'state.readWeight'
 13. Slow 1200mV 85C Model Setup: 'state.weightInitiallize'
 14. Slow 1200mV 85C Model Setup: 'state.halt'
 15. Slow 1200mV 85C Model Setup: 'Start'
 16. Slow 1200mV 85C Model Hold: 'Start'
 17. Slow 1200mV 85C Model Hold: 'state.weightInitiallize'
 18. Slow 1200mV 85C Model Hold: 'state.halt'
 19. Slow 1200mV 85C Model Hold: 'state.readWeight'
 20. Slow 1200mV 85C Model Hold: 'Clock'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Start'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'state.weightInitiallize'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'state.halt'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'state.readWeight'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'Clock'
 38. Slow 1200mV 0C Model Setup: 'state.weightInitiallize'
 39. Slow 1200mV 0C Model Setup: 'state.halt'
 40. Slow 1200mV 0C Model Setup: 'state.readWeight'
 41. Slow 1200mV 0C Model Setup: 'Start'
 42. Slow 1200mV 0C Model Hold: 'Start'
 43. Slow 1200mV 0C Model Hold: 'state.weightInitiallize'
 44. Slow 1200mV 0C Model Hold: 'state.halt'
 45. Slow 1200mV 0C Model Hold: 'state.readWeight'
 46. Slow 1200mV 0C Model Hold: 'Clock'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'Start'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'state.halt'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'state.weightInitiallize'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'state.readWeight'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Slow 1200mV 0C Model Metastability Report
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'Clock'
 63. Fast 1200mV 0C Model Setup: 'state.halt'
 64. Fast 1200mV 0C Model Setup: 'state.readWeight'
 65. Fast 1200mV 0C Model Setup: 'state.weightInitiallize'
 66. Fast 1200mV 0C Model Setup: 'Start'
 67. Fast 1200mV 0C Model Hold: 'Start'
 68. Fast 1200mV 0C Model Hold: 'state.halt'
 69. Fast 1200mV 0C Model Hold: 'state.weightInitiallize'
 70. Fast 1200mV 0C Model Hold: 'state.readWeight'
 71. Fast 1200mV 0C Model Hold: 'Clock'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'Start'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'state.weightInitiallize'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'state.halt'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'state.readWeight'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Fast 1200mV 0C Model Metastability Report
 82. Multicorner Timing Analysis Summary
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; DrowsinessDetector                               ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                   ;
; Start                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Start }                   ;
; state.halt              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { state.halt }              ;
; state.readWeight        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { state.readWeight }        ;
; state.weightInitiallize ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { state.weightInitiallize } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                    ;
+------------+-----------------+-------------------------+-------------------------+
; 137.38 MHz ; 137.38 MHz      ; Clock                   ;                         ;
; 641.85 MHz ; 377.93 MHz      ; state.weightInitiallize ; limit due to hold check ;
; 1879.7 MHz ; 585.48 MHz      ; state.halt              ; limit due to hold check ;
+------------+-----------------+-------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clock                   ; -6.517 ; -2731.337     ;
; state.readWeight        ; -0.739 ; -0.739        ;
; state.weightInitiallize ; -0.721 ; -1.629        ;
; state.halt              ; -0.713 ; -0.908        ;
; Start                   ; 3.763  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Start                   ; -5.588 ; -15.727       ;
; state.weightInitiallize ; -1.200 ; -7.837        ;
; state.halt              ; -0.980 ; -2.801        ;
; state.readWeight        ; -0.204 ; -0.204        ;
; Clock                   ; 0.339  ; 0.000         ;
+-------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; Clock                   ; -3.000 ; -883.225       ;
; Start                   ; -3.000 ; -3.000         ;
; state.weightInitiallize ; 0.363  ; 0.000          ;
; state.halt              ; 0.416  ; 0.000          ;
; state.readWeight        ; 0.455  ; 0.000          ;
+-------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                           ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -6.517 ; nextState.readWeight_158        ; state.readWeight              ; Start        ; Clock       ; 0.500        ; -6.891     ; 0.104      ;
; -6.344 ; nextState.weightInitiallize_168 ; state.weightInitiallize       ; Start        ; Clock       ; 0.500        ; -6.718     ; 0.104      ;
; -6.331 ; nextState.halt1_148             ; state.halt1                   ; Start        ; Clock       ; 0.500        ; -6.705     ; 0.104      ;
; -6.279 ; WeightRAM:ram|REGISTER[16][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.090     ; 7.187      ;
; -6.012 ; counter:count65|count[1]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.909      ;
; -5.944 ; counter:count65|count[4]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.841      ;
; -5.868 ; counter:count65|count[2]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.765      ;
; -5.856 ; counter:count65|count[0]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.753      ;
; -5.808 ; counter:count65|count[1]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.705      ;
; -5.791 ; WeightRAM:ram|REGISTER[6][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 6.713      ;
; -5.788 ; counter:count65|count[1]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.685      ;
; -5.766 ; counter:count65|count[5]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.663      ;
; -5.755 ; WeightRAM:ram|REGISTER[34][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.104     ; 6.649      ;
; -5.673 ; counter:count65|count[0]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.570      ;
; -5.649 ; counter:count65|count[2]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.546      ;
; -5.648 ; counter:count65|count[5]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.545      ;
; -5.625 ; counter:count65|count[4]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.522      ;
; -5.624 ; WeightRAM:ram|REGISTER[18][1]   ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.106     ; 6.516      ;
; -5.613 ; counter:count65|count[0]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.510      ;
; -5.610 ; counter:count65|count[5]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.507      ;
; -5.609 ; counter:count65|count[3]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.506      ;
; -5.599 ; WeightRAM:ram|REGISTER[53][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.501      ;
; -5.598 ; counter:count65|count[2]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.495      ;
; -5.579 ; counter:count65|count[2]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.476      ;
; -5.561 ; counter:count65|count[5]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.458      ;
; -5.533 ; WeightRAM:ram|REGISTER[24][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.435      ;
; -5.532 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 6.426      ;
; -5.532 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 6.426      ;
; -5.532 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 6.426      ;
; -5.532 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 6.426      ;
; -5.530 ; counter:count65|count[1]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.427      ;
; -5.526 ; counter:count65|count[3]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.423      ;
; -5.499 ; counter:count65|count[4]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.396      ;
; -5.491 ; counter:count65|count[3]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.388      ;
; -5.472 ; counter:count65|count[0]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.369      ;
; -5.468 ; counter:count65|count[3]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.365      ;
; -5.466 ; WeightRAM:ram|REGISTER[6][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 6.388      ;
; -5.451 ; WeightRAM:ram|REGISTER[17][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.337      ;
; -5.431 ; counter:count65|count[3]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.328      ;
; -5.413 ; counter:count65|count[5]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.310      ;
; -5.413 ; WeightRAM:ram|REGISTER[25][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 6.322      ;
; -5.400 ; counter:count65|count[0]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.297      ;
; -5.380 ; counter:count65|count[4]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.277      ;
; -5.374 ; WeightRAM:ram|REGISTER[24][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.276      ;
; -5.366 ; WeightRAM:ram|REGISTER[56][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.085     ; 6.279      ;
; -5.353 ; WeightRAM:ram|REGISTER[30][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.075     ; 6.276      ;
; -5.333 ; counter:count65|count[5]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.230      ;
; -5.333 ; WeightRAM:ram|REGISTER[1][7]    ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.105     ; 6.226      ;
; -5.329 ; WeightRAM:ram|REGISTER[43][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.090     ; 6.237      ;
; -5.320 ; counter:count65|count[4]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.217      ;
; -5.316 ; WeightRAM:ram|REGISTER[22][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.218      ;
; -5.315 ; WeightRAM:ram|REGISTER[37][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.201      ;
; -5.303 ; WeightRAM:ram|REGISTER[4][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.098     ; 6.203      ;
; -5.302 ; WeightRAM:ram|REGISTER[20][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.204      ;
; -5.290 ; counter:count65|count[2]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.187      ;
; -5.287 ; WeightRAM:ram|REGISTER[37][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.173      ;
; -5.282 ; WeightRAM:ram|REGISTER[30][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.075     ; 6.205      ;
; -5.280 ; WeightRAM:ram|REGISTER[40][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.166      ;
; -5.280 ; counter:count65|count[1]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 6.176      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][3] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][5] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][6] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][7] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][8] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.278 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][9] ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.175      ;
; -5.267 ; WeightRAM:ram|REGISTER[4][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.098     ; 6.167      ;
; -5.264 ; WeightRAM:ram|REGISTER[21][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.150      ;
; -5.264 ; counter:count65|count[4]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.161      ;
; -5.260 ; WeightRAM:ram|REGISTER[26][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.070     ; 6.188      ;
; -5.259 ; WeightRAM:ram|REGISTER[40][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.145      ;
; -5.259 ; WeightRAM:ram|REGISTER[22][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.161      ;
; -5.258 ; WeightRAM:ram|REGISTER[41][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.113     ; 6.143      ;
; -5.254 ; WeightRAM:ram|REGISTER[22][6]   ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.156      ;
; -5.247 ; WeightRAM:ram|REGISTER[21][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 6.133      ;
; -5.221 ; WeightRAM:ram|REGISTER[53][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.123      ;
; -5.190 ; counter:count65|count[1]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.101     ; 6.087      ;
; -5.169 ; WeightRAM:ram|REGISTER[58][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.072     ; 6.095      ;
; -5.149 ; WeightRAM:ram|REGISTER[44][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.105     ; 6.042      ;
; -5.133 ; WeightRAM:ram|REGISTER[6][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 6.055      ;
; -5.115 ; WeightRAM:ram|REGISTER[6][8]    ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 6.037      ;
; -5.114 ; WeightRAM:ram|REGISTER[53][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 6.016      ;
; -5.112 ; WeightRAM:ram|REGISTER[40][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.112     ; 5.998      ;
; -5.112 ; WeightRAM:ram|REGISTER[17][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.075     ; 6.035      ;
; -5.084 ; WeightRAM:ram|REGISTER[23][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.094     ; 5.988      ;
; -5.077 ; WeightRAM:ram|REGISTER[25][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.986      ;
; -5.074 ; WeightRAM:ram|REGISTER[34][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.115     ; 5.957      ;
; -5.065 ; WeightRAM:ram|REGISTER[52][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.965      ;
; -5.055 ; counter:count65|count[0]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 5.951      ;
; -5.045 ; WeightRAM:ram|REGISTER[25][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.100     ; 5.943      ;
; -5.027 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.921      ;
; -5.027 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.921      ;
; -5.027 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.921      ;
; -5.027 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.921      ;
; -5.023 ; counter:count65|count[1]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.917      ;
; -5.023 ; counter:count65|count[1]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.917      ;
; -5.023 ; counter:count65|count[1]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.917      ;
; -5.023 ; counter:count65|count[1]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.917      ;
; -5.021 ; WeightRAM:ram|REGISTER[4][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.921      ;
; -5.019 ; WeightRAM:ram|REGISTER[2][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 5.915      ;
; -5.008 ; WeightRAM:ram|REGISTER[42][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.104     ; 5.902      ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'state.readWeight'                                                                                  ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.739 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.500        ; 1.042      ; 1.173      ;
; -0.225 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 1.000        ; 1.042      ; 1.159      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'state.weightInitiallize'                                                                                                          ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.721 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.328      ; 0.641      ;
; -0.389 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.964      ; 1.835      ;
; -0.279 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.500        ; 5.183      ; 4.525      ;
; -0.187 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.330      ; 0.661      ;
; -0.053 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.415      ; 0.894      ;
; 0.071  ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.328      ; 0.661      ;
; 0.090  ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.328      ; 0.641      ;
; 0.093  ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 1.000        ; 5.183      ; 4.653      ;
; 0.104  ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.329      ; 0.641      ;
; 0.113  ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.331      ; 0.641      ;
; 0.118  ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.328      ; 0.641      ;
; 0.189  ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.441      ; 1.030      ;
; 0.259  ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.331      ; 0.661      ;
; 0.536  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.500        ; 5.016      ; 4.518      ;
; 1.040  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 1.000        ; 5.016      ; 4.514      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'state.halt'                                                                                                           ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.713 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.500        ; 4.877      ; 4.653      ;
; -0.195 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 1.000        ; 1.658      ; 1.835      ;
; -0.085 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 1.000        ; 4.877      ; 4.525      ;
; 0.097  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.500        ; 1.258      ; 0.853      ;
; 0.234  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.500        ; 4.710      ; 4.514      ;
; 0.533  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 1.000        ; 1.258      ; 0.917      ;
; 0.730  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 1.000        ; 4.710      ; 4.518      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Start'                                                                                                               ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; 3.763 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; 0.500        ; 6.126      ; 1.835      ;
; 3.873 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.500        ; 9.345      ; 4.525      ;
; 4.245 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 1.000        ; 9.345      ; 4.653      ;
; 4.688 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.500        ; 9.178      ; 4.518      ;
; 5.192 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 1.000        ; 9.178      ; 4.514      ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Start'                                                                                                                 ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -5.588 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.000        ; 9.803      ; 4.477      ;
; -5.585 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.000        ; 9.629      ; 4.306      ;
; -5.211 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; -0.500       ; 9.803      ; 4.354      ;
; -5.068 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; -0.500       ; 9.629      ; 4.323      ;
; -4.554 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; -0.500       ; 6.704      ; 1.690      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'state.weightInitiallize'                                                                                                           ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.200 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.000        ; 5.425      ; 4.477      ;
; -1.197 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.000        ; 5.251      ; 4.306      ;
; -0.823 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; -0.500       ; 5.425      ; 4.354      ;
; -0.680 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; -0.500       ; 5.251      ; 4.323      ;
; -0.561 ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.624      ; 0.593      ;
; -0.558 ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.621      ; 0.593      ;
; -0.558 ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.621      ; 0.593      ;
; -0.557 ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.620      ; 0.593      ;
; -0.557 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.620      ; 0.593      ;
; -0.549 ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.624      ; 0.605      ;
; -0.548 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.623      ; 0.605      ;
; -0.545 ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.620      ; 0.605      ;
; -0.427 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.711      ; 0.814      ;
; -0.414 ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.738      ; 0.854      ;
; -0.166 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; -0.500       ; 2.326      ; 1.690      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'state.halt'                                                                                                            ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.980 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.000        ; 5.082      ; 4.354      ;
; -0.837 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.000        ; 4.908      ; 4.323      ;
; -0.661 ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.000        ; 1.308      ; 0.889      ;
; -0.357 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; -0.500       ; 5.082      ; 4.477      ;
; -0.354 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; -0.500       ; 4.908      ; 4.306      ;
; -0.323 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 0.000        ; 1.983      ; 1.690      ;
; -0.222 ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; -0.500       ; 1.308      ; 0.828      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'state.readWeight'                                                                                   ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.204 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.000        ; 1.084      ; 1.122      ;
; 0.310  ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; -0.500       ; 1.084      ; 1.136      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; 0.339 ; state.halt                    ; counter:count65|count[6]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[5]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[4]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[3]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[2]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[1]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[0]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[7]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[8]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.339 ; state.halt                    ; counter:count65|count[9]      ; state.halt       ; Clock       ; 0.000        ; 3.044      ; 3.831      ;
; 0.401 ; LFSR:rndnm|data[9]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.686      ;
; 0.401 ; LFSR:rndnm|data[3]            ; LFSR:rndnm|data[4]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.686      ;
; 0.414 ; counter:count65|stop          ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.049      ; 0.669      ;
; 0.423 ; counter:count65|count[9]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.708      ;
; 0.474 ; on                            ; LFSR:rndnm|data[0]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[6]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[9]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[5]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[8]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[4]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[7]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[3]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[2]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.474 ; on                            ; LFSR:rndnm|data[1]            ; state.readWeight ; Clock       ; 0.000        ; 1.992      ; 2.672      ;
; 0.519 ; state.halt                    ; counter:count65|stop          ; state.halt       ; Clock       ; 0.000        ; 3.217      ; 4.184      ;
; 0.532 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.817      ;
; 0.583 ; LFSR:rndnm|data[5]            ; LFSR:rndnm|data[6]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.868      ;
; 0.583 ; LFSR:rndnm|data[8]            ; LFSR:rndnm|data[9]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.868      ;
; 0.583 ; LFSR:rndnm|data[1]            ; LFSR:rndnm|data[2]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.868      ;
; 0.584 ; LFSR:rndnm|data[7]            ; LFSR:rndnm|data[8]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.869      ;
; 0.588 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[7]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.873      ;
; 0.619 ; WeightRAM:ram|REGISTER[64][6] ; WeightRAM:ram|Q[6]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.904      ;
; 0.620 ; WeightRAM:ram|REGISTER[64][8] ; WeightRAM:ram|Q[8]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.905      ;
; 0.621 ; WeightRAM:ram|REGISTER[64][3] ; WeightRAM:ram|Q[3]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.906      ;
; 0.621 ; WeightRAM:ram|REGISTER[64][5] ; WeightRAM:ram|Q[5]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.906      ;
; 0.640 ; counter:count65|count[8]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.925      ;
; 0.641 ; counter:count65|count[7]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.926      ;
; 0.660 ; counter:count65|count[3]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.945      ;
; 0.662 ; counter:count65|count[2]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.947      ;
; 0.662 ; counter:count65|count[1]      ; counter:count65|count[1]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.947      ;
; 0.663 ; counter:count65|count[5]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.948      ;
; 0.666 ; counter:count65|count[6]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.951      ;
; 0.666 ; counter:count65|count[4]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 0.951      ;
; 0.712 ; state.halt1                   ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.049      ; 0.967      ;
; 0.750 ; LFSR:rndnm|data[2]            ; LFSR:rndnm|data[3]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.035      ;
; 0.772 ; LFSR:rndnm|data[0]            ; LFSR:rndnm|data[1]            ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.057      ;
; 0.814 ; WE                            ; WeightRAM:ram|REGISTER[21][0] ; state.halt       ; Clock       ; -0.500       ; 1.784      ; 2.314      ;
; 0.830 ; WE                            ; WeightRAM:ram|REGISTER[25][0] ; state.halt       ; Clock       ; -0.500       ; 1.785      ; 2.331      ;
; 0.830 ; WE                            ; WeightRAM:ram|REGISTER[25][1] ; state.halt       ; Clock       ; -0.500       ; 1.785      ; 2.331      ;
; 0.830 ; WE                            ; WeightRAM:ram|REGISTER[25][2] ; state.halt       ; Clock       ; -0.500       ; 1.785      ; 2.331      ;
; 0.830 ; WE                            ; WeightRAM:ram|REGISTER[25][9] ; state.halt       ; Clock       ; -0.500       ; 1.785      ; 2.331      ;
; 0.892 ; WE                            ; WeightRAM:ram|REGISTER[33][4] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.404      ;
; 0.892 ; WE                            ; WeightRAM:ram|REGISTER[33][5] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.404      ;
; 0.892 ; WE                            ; WeightRAM:ram|REGISTER[33][7] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.404      ;
; 0.892 ; WE                            ; WeightRAM:ram|REGISTER[33][8] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.404      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][1] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][2] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][3] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][4] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][5] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][6] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.900 ; WE                            ; WeightRAM:ram|REGISTER[17][9] ; state.halt       ; Clock       ; -0.500       ; 1.797      ; 2.413      ;
; 0.915 ; WeightRAM:ram|REGISTER[64][2] ; WeightRAM:ram|Q[2]            ; Clock            ; Clock       ; 0.000        ; 0.082      ; 1.203      ;
; 0.944 ; state.halt                    ; counter:count65|count[6]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[5]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[4]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[3]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[2]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[1]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[0]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[7]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[8]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.944 ; state.halt                    ; counter:count65|count[9]      ; state.halt       ; Clock       ; -0.500       ; 3.044      ; 3.936      ;
; 0.958 ; counter:count65|count[7]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.243      ;
; 0.962 ; WE                            ; WeightRAM:ram|REGISTER[32][4] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.474      ;
; 0.962 ; WE                            ; WeightRAM:ram|REGISTER[32][5] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.474      ;
; 0.962 ; WE                            ; WeightRAM:ram|REGISTER[32][7] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.474      ;
; 0.962 ; WE                            ; WeightRAM:ram|REGISTER[32][8] ; state.halt       ; Clock       ; -0.500       ; 1.796      ; 2.474      ;
; 0.967 ; counter:count65|count[8]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.252      ;
; 0.978 ; counter:count65|count[3]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.263      ;
; 0.979 ; counter:count65|count[1]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.264      ;
; 0.980 ; counter:count65|count[5]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.265      ;
; 0.989 ; counter:count65|count[2]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.274      ;
; 0.990 ; state.halt                    ; counter:count65|stop          ; state.halt       ; Clock       ; -0.500       ; 3.217      ; 4.155      ;
; 0.993 ; counter:count65|count[6]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.278      ;
; 0.993 ; counter:count65|count[4]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.278      ;
; 0.994 ; counter:count65|count[2]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.079      ; 1.279      ;
; 0.994 ; WE                            ; WeightRAM:ram|REGISTER[49][2] ; state.halt       ; Clock       ; -0.500       ; 1.764      ; 2.474      ;
; 0.994 ; WE                            ; WeightRAM:ram|REGISTER[49][5] ; state.halt       ; Clock       ; -0.500       ; 1.764      ; 2.474      ;
; 0.994 ; WE                            ; WeightRAM:ram|REGISTER[49][7] ; state.halt       ; Clock       ; -0.500       ; 1.764      ; 2.474      ;
; 0.994 ; WE                            ; WeightRAM:ram|REGISTER[49][8] ; state.halt       ; Clock       ; -0.500       ; 1.764      ; 2.474      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][0] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][1] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][2] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][3] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][4] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][5] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][6] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][7] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
; 0.996 ; WE                            ; WeightRAM:ram|REGISTER[57][8] ; state.halt       ; Clock       ; -0.500       ; 1.792      ; 2.504      ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'                                                       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clock ; Rise       ; Clock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][8] ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Start'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Start ; Rise       ; Start                                 ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.halt1_148|datac             ;
; 0.024  ; 0.024        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; 0.027  ; 0.027        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; 0.027  ; 0.027        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; 0.028  ; 0.028        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.halt1_148                   ;
; 0.030  ; 0.030        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.readWeight_158              ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|datad                     ;
; 0.065  ; 0.065        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|combout                   ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|dataa                     ;
; 0.074  ; 0.074        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|combout                   ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|i                         ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|o                         ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|combout                   ;
; 0.890  ; 0.890        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|combout                   ;
; 0.892  ; 0.892        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; 0.912  ; 0.912        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|datad                     ;
; 0.915  ; 0.915        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|dataa                     ;
; 0.921  ; 0.921        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.readWeight_158              ;
; 0.928  ; 0.928        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.halt1_148                   ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; 0.931  ; 0.931        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; 0.932  ; 0.932        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.halt1_148|datac             ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'state.weightInitiallize'                                                                       ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.612 ; 0.612        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.620 ; 0.620        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.631 ; 0.631        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'state.halt'                                                                    ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; startCounter~2|datac                  ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE                                    ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE|datac                              ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.readWeight_158              ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; state.halt|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; state.halt|q                          ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.readWeight_158              ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE|datac                              ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE                                    ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; startCounter~2|datac                  ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'state.readWeight'                                                 ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target             ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on|datac           ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on                 ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on|datac           ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Rst       ; Clock      ; 2.123 ; 2.076 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Rst       ; Clock      ; -1.212 ; -1.184 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 11.475 ; 11.364 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 9.268  ; 9.146  ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 9.018  ; 8.915  ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 9.586  ; 9.445  ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 7.484  ; 7.486  ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 8.607  ; 8.680  ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 11.475 ; 11.364 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 9.344  ; 9.220  ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 8.689  ; 8.633  ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 11.063 ; 10.983 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 7.976  ; 7.976  ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 12.206 ; 11.834 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 10.166 ; 10.071 ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 10.784 ; 10.642 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 9.158  ; 9.129  ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 12.206 ; 11.834 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 10.906 ; 10.939 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 9.566  ; 9.608  ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 10.171 ; 10.107 ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 10.442 ; 10.433 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 10.345 ; 10.257 ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 9.928  ; 9.847  ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 7.230  ; 7.230  ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 8.943  ; 8.824  ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 8.703  ; 8.602  ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 9.247  ; 9.111  ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 7.230  ; 7.230  ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 8.310  ; 8.378  ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 11.111 ; 11.007 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 9.015  ; 8.896  ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 8.386  ; 8.331  ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 10.667 ; 10.588 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 7.702  ; 7.700  ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 8.819  ; 8.791  ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 9.788  ; 9.695  ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 10.379 ; 10.241 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 8.819  ; 8.791  ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 11.743 ; 11.386 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 10.497 ; 10.528 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 9.210  ; 9.249  ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 9.790  ; 9.727  ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 10.052 ; 10.042 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 9.958  ; 9.872  ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 9.558  ; 9.478  ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+-------------+-----------------+-------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name              ; Note                    ;
+-------------+-----------------+-------------------------+-------------------------+
; 147.51 MHz  ; 147.51 MHz      ; Clock                   ;                         ;
; 526.32 MHz  ; 498.5 MHz       ; state.weightInitiallize ; limit due to hold check ;
; 1773.05 MHz ; 673.85 MHz      ; state.halt              ; limit due to hold check ;
+-------------+-----------------+-------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clock                   ; -5.779 ; -2462.341     ;
; state.weightInitiallize ; -0.722 ; -1.879        ;
; state.halt              ; -0.680 ; -0.883        ;
; state.readWeight        ; -0.624 ; -0.624        ;
; Start                   ; 3.183  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Start                   ; -4.880 ; -13.592       ;
; state.weightInitiallize ; -1.035 ; -5.715        ;
; state.halt              ; -0.711 ; -2.117        ;
; state.readWeight        ; -0.182 ; -0.182        ;
; Clock                   ; 0.290  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clock                   ; -3.000 ; -883.225      ;
; Start                   ; -3.000 ; -3.000        ;
; state.halt              ; 0.354  ; 0.000         ;
; state.weightInitiallize ; 0.427  ; 0.000         ;
; state.readWeight        ; 0.492  ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                            ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -5.779 ; WeightRAM:ram|REGISTER[16][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.082     ; 6.696      ;
; -5.635 ; nextState.readWeight_158        ; state.readWeight              ; Start        ; Clock       ; 0.500        ; -6.024     ; 0.090      ;
; -5.480 ; counter:count65|count[1]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.386      ;
; -5.478 ; nextState.weightInitiallize_168 ; state.weightInitiallize       ; Start        ; Clock       ; 0.500        ; -5.867     ; 0.090      ;
; -5.432 ; nextState.halt1_148             ; state.halt1                   ; Start        ; Clock       ; 0.500        ; -5.821     ; 0.090      ;
; -5.387 ; counter:count65|count[4]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.293      ;
; -5.347 ; counter:count65|count[0]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.253      ;
; -5.335 ; WeightRAM:ram|REGISTER[6][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.067     ; 6.267      ;
; -5.331 ; counter:count65|count[2]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.237      ;
; -5.295 ; counter:count65|count[1]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.201      ;
; -5.285 ; WeightRAM:ram|REGISTER[34][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.094     ; 6.190      ;
; -5.271 ; counter:count65|count[5]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.177      ;
; -5.266 ; counter:count65|count[1]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.172      ;
; -5.157 ; WeightRAM:ram|REGISTER[53][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.087     ; 6.069      ;
; -5.156 ; counter:count65|count[5]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.062      ;
; -5.142 ; WeightRAM:ram|REGISTER[18][1]   ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.097     ; 6.044      ;
; -5.139 ; counter:count65|count[2]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.045      ;
; -5.131 ; counter:count65|count[5]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.037      ;
; -5.111 ; counter:count65|count[4]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.017      ;
; -5.104 ; counter:count65|count[2]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.010      ;
; -5.099 ; counter:count65|count[0]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.005      ;
; -5.095 ; counter:count65|count[2]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 6.001      ;
; -5.084 ; counter:count65|count[3]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.990      ;
; -5.080 ; WeightRAM:ram|REGISTER[24][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.087     ; 5.992      ;
; -5.045 ; WeightRAM:ram|REGISTER[6][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.067     ; 5.977      ;
; -5.038 ; counter:count65|count[3]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.944      ;
; -5.028 ; counter:count65|count[5]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.934      ;
; -5.010 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.911      ;
; -5.010 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.911      ;
; -5.010 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.911      ;
; -5.010 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.911      ;
; -5.008 ; counter:count65|count[3]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.914      ;
; -5.003 ; counter:count65|count[0]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.909      ;
; -4.998 ; counter:count65|count[1]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.904      ;
; -4.990 ; counter:count65|count[4]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.896      ;
; -4.985 ; counter:count65|count[0]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.891      ;
; -4.966 ; counter:count65|count[3]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.872      ;
; -4.963 ; WeightRAM:ram|REGISTER[25][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.080     ; 5.882      ;
; -4.942 ; counter:count65|count[3]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.848      ;
; -4.937 ; WeightRAM:ram|REGISTER[17][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 5.834      ;
; -4.936 ; WeightRAM:ram|REGISTER[24][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.087     ; 5.848      ;
; -4.923 ; counter:count65|count[5]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.829      ;
; -4.910 ; WeightRAM:ram|REGISTER[30][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.065     ; 5.844      ;
; -4.906 ; WeightRAM:ram|REGISTER[37][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.802      ;
; -4.897 ; WeightRAM:ram|REGISTER[43][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.081     ; 5.815      ;
; -4.894 ; counter:count65|count[0]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.800      ;
; -4.879 ; counter:count65|count[4]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.785      ;
; -4.871 ; WeightRAM:ram|REGISTER[56][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 5.794      ;
; -4.866 ; WeightRAM:ram|REGISTER[37][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.762      ;
; -4.863 ; WeightRAM:ram|REGISTER[40][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.759      ;
; -4.861 ; WeightRAM:ram|REGISTER[22][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.086     ; 5.774      ;
; -4.858 ; counter:count65|count[2]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.764      ;
; -4.853 ; counter:count65|count[5]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.759      ;
; -4.844 ; WeightRAM:ram|REGISTER[30][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.065     ; 5.778      ;
; -4.842 ; WeightRAM:ram|REGISTER[4][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.752      ;
; -4.841 ; WeightRAM:ram|REGISTER[1][7]    ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 5.744      ;
; -4.838 ; counter:count65|count[4]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.744      ;
; -4.838 ; WeightRAM:ram|REGISTER[4][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.748      ;
; -4.837 ; WeightRAM:ram|REGISTER[40][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.733      ;
; -4.834 ; WeightRAM:ram|REGISTER[20][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.086     ; 5.747      ;
; -4.826 ; WeightRAM:ram|REGISTER[21][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 5.723      ;
; -4.824 ; WeightRAM:ram|REGISTER[53][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.087     ; 5.736      ;
; -4.817 ; WeightRAM:ram|REGISTER[22][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.086     ; 5.730      ;
; -4.811 ; WeightRAM:ram|REGISTER[26][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.060     ; 5.750      ;
; -4.804 ; counter:count65|count[4]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.710      ;
; -4.802 ; WeightRAM:ram|REGISTER[41][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.698      ;
; -4.790 ; WeightRAM:ram|REGISTER[22][6]   ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.086     ; 5.703      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][3] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][5] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][6] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][7] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][8] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.779 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][9] ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.685      ;
; -4.759 ; counter:count65|count[1]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.094     ; 5.664      ;
; -4.753 ; WeightRAM:ram|REGISTER[58][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.061     ; 5.691      ;
; -4.742 ; WeightRAM:ram|REGISTER[17][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.064     ; 5.677      ;
; -4.714 ; WeightRAM:ram|REGISTER[6][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.067     ; 5.646      ;
; -4.708 ; WeightRAM:ram|REGISTER[44][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.096     ; 5.611      ;
; -4.705 ; WeightRAM:ram|REGISTER[53][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.087     ; 5.617      ;
; -4.698 ; WeightRAM:ram|REGISTER[21][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.102     ; 5.595      ;
; -4.683 ; WeightRAM:ram|REGISTER[23][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.085     ; 5.597      ;
; -4.670 ; WeightRAM:ram|REGISTER[34][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.106     ; 5.563      ;
; -4.667 ; WeightRAM:ram|REGISTER[6][8]    ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.067     ; 5.599      ;
; -4.657 ; WeightRAM:ram|REGISTER[52][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.567      ;
; -4.643 ; counter:count65|count[1]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.549      ;
; -4.638 ; WeightRAM:ram|REGISTER[40][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.103     ; 5.534      ;
; -4.632 ; WeightRAM:ram|REGISTER[25][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.080     ; 5.551      ;
; -4.613 ; WeightRAM:ram|REGISTER[25][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.092     ; 5.520      ;
; -4.603 ; WeightRAM:ram|REGISTER[19][6]   ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.078     ; 5.524      ;
; -4.602 ; WeightRAM:ram|REGISTER[4][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.512      ;
; -4.586 ; WeightRAM:ram|REGISTER[43][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.081     ; 5.504      ;
; -4.581 ; WeightRAM:ram|REGISTER[2][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.093     ; 5.487      ;
; -4.575 ; WeightRAM:ram|REGISTER[30][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.092     ; 5.482      ;
; -4.574 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.475      ;
; -4.574 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.475      ;
; -4.574 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.475      ;
; -4.574 ; counter:count65|count[3]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.475      ;
; -4.564 ; WeightRAM:ram|REGISTER[4][9]    ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.089     ; 5.474      ;
; -4.559 ; counter:count65|count[0]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.094     ; 5.464      ;
; -4.559 ; counter:count65|count[1]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.098     ; 5.460      ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'state.weightInitiallize'                                                                                                           ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.722 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.136      ; 0.579      ;
; -0.450 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.500        ; 4.615      ; 4.219      ;
; -0.442 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.662      ; 1.679      ;
; -0.205 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.139      ; 0.593      ;
; -0.060 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.220      ; 0.805      ;
; 0.055  ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.136      ; 0.593      ;
; 0.066  ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.136      ; 0.579      ;
; 0.078  ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.137      ; 0.579      ;
; 0.081  ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 1.000        ; 4.615      ; 4.188      ;
; 0.089  ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.140      ; 0.579      ;
; 0.092  ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.137      ; 0.579      ;
; 0.145  ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.241      ; 0.929      ;
; 0.219  ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.140      ; 0.593      ;
; 0.324  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.500        ; 4.463      ; 4.211      ;
; 0.979  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 1.000        ; 4.463      ; 4.056      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'state.halt'                                                                                                            ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.680 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.500        ; 4.354      ; 4.188      ;
; -0.211 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 1.000        ; 4.354      ; 4.219      ;
; -0.203 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 1.000        ; 1.401      ; 1.679      ;
; 0.132  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.500        ; 1.160      ; 0.791      ;
; 0.218  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.500        ; 4.202      ; 4.056      ;
; 0.563  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 1.000        ; 4.202      ; 4.211      ;
; 0.600  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 1.000        ; 1.160      ; 0.823      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'state.readWeight'                                                                                   ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.624 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.500        ; 0.966      ; 1.056      ;
; -0.149 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 1.000        ; 0.966      ; 1.081      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Start'                                                                                                                ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; 3.183 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.500        ; 8.258      ; 4.219      ;
; 3.191 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; 0.500        ; 5.305      ; 1.679      ;
; 3.714 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 1.000        ; 8.258      ; 4.188      ;
; 3.957 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.500        ; 8.106      ; 4.211      ;
; 4.612 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 1.000        ; 8.106      ; 4.056      ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Start'                                                                                                                  ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -4.880 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.000        ; 8.665      ; 4.028      ;
; -4.879 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.000        ; 8.507      ; 3.871      ;
; -4.348 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; -0.500       ; 8.665      ; 4.060      ;
; -4.216 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; -0.500       ; 8.507      ; 4.034      ;
; -3.833 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; -0.500       ; 5.820      ; 1.527      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'state.weightInitiallize'                                                                                                            ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.035 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.000        ; 4.830      ; 4.028      ;
; -1.034 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.000        ; 4.672      ; 3.871      ;
; -0.503 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; -0.500       ; 4.830      ; 4.060      ;
; -0.399 ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.401      ; 0.532      ;
; -0.396 ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.398      ; 0.532      ;
; -0.396 ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.398      ; 0.532      ;
; -0.395 ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.397      ; 0.532      ;
; -0.395 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.397      ; 0.532      ;
; -0.385 ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.401      ; 0.546      ;
; -0.384 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.400      ; 0.546      ;
; -0.381 ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.397      ; 0.546      ;
; -0.371 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; -0.500       ; 4.672      ; 4.034      ;
; -0.259 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.483      ; 0.754      ;
; -0.256 ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.506      ; 0.780      ;
; 0.012  ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.985      ; 1.527      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'state.halt'                                                                                                             ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.711 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.000        ; 4.538      ; 4.060      ;
; -0.631 ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.000        ; 1.207      ; 0.799      ;
; -0.579 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.000        ; 4.380      ; 4.034      ;
; -0.243 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; -0.500       ; 4.538      ; 4.028      ;
; -0.242 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; -0.500       ; 4.380      ; 3.871      ;
; -0.196 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 0.000        ; 1.693      ; 1.527      ;
; -0.162 ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; -0.500       ; 1.207      ; 0.768      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'state.readWeight'                                                                                    ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.182 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.000        ; 1.006      ; 1.047      ;
; 0.293  ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; -0.500       ; 1.006      ; 1.022      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; 0.290 ; state.halt                    ; counter:count65|count[6]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[5]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[4]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[3]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[2]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[1]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[0]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[7]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[8]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.290 ; state.halt                    ; counter:count65|count[9]      ; state.halt       ; Clock       ; 0.000        ; 2.762      ; 3.466      ;
; 0.362 ; LFSR:rndnm|data[9]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.623      ;
; 0.362 ; LFSR:rndnm|data[3]            ; LFSR:rndnm|data[4]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.623      ;
; 0.362 ; counter:count65|stop          ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.044      ; 0.597      ;
; 0.381 ; counter:count65|count[9]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.643      ;
; 0.443 ; on                            ; LFSR:rndnm|data[0]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[6]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[9]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[5]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[8]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[4]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[7]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[3]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[2]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.443 ; on                            ; LFSR:rndnm|data[1]            ; state.readWeight ; Clock       ; 0.000        ; 1.785      ; 2.419      ;
; 0.481 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.742      ;
; 0.531 ; LFSR:rndnm|data[5]            ; LFSR:rndnm|data[6]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.792      ;
; 0.532 ; LFSR:rndnm|data[8]            ; LFSR:rndnm|data[9]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.793      ;
; 0.532 ; LFSR:rndnm|data[1]            ; LFSR:rndnm|data[2]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.793      ;
; 0.533 ; LFSR:rndnm|data[7]            ; LFSR:rndnm|data[8]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.794      ;
; 0.536 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[7]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.797      ;
; 0.541 ; state.halt                    ; counter:count65|stop          ; state.halt       ; Clock       ; 0.000        ; 2.951      ; 3.906      ;
; 0.564 ; WeightRAM:ram|REGISTER[64][6] ; WeightRAM:ram|Q[6]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.825      ;
; 0.564 ; WeightRAM:ram|REGISTER[64][8] ; WeightRAM:ram|Q[8]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.825      ;
; 0.566 ; WeightRAM:ram|REGISTER[64][5] ; WeightRAM:ram|Q[5]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.827      ;
; 0.568 ; WeightRAM:ram|REGISTER[64][3] ; WeightRAM:ram|Q[3]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.829      ;
; 0.582 ; counter:count65|count[8]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.844      ;
; 0.585 ; counter:count65|count[7]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.847      ;
; 0.600 ; counter:count65|count[3]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.862      ;
; 0.600 ; counter:count65|count[2]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.862      ;
; 0.603 ; counter:count65|count[5]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.865      ;
; 0.603 ; counter:count65|count[1]      ; counter:count65|count[1]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.865      ;
; 0.605 ; counter:count65|count[6]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.867      ;
; 0.605 ; counter:count65|count[4]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 0.867      ;
; 0.648 ; state.halt1                   ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.044      ; 0.883      ;
; 0.696 ; LFSR:rndnm|data[2]            ; LFSR:rndnm|data[3]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.957      ;
; 0.715 ; LFSR:rndnm|data[0]            ; LFSR:rndnm|data[1]            ; Clock            ; Clock       ; 0.000        ; 0.070      ; 0.976      ;
; 0.781 ; WE                            ; WeightRAM:ram|REGISTER[21][0] ; state.halt       ; Clock       ; -0.500       ; 1.600      ; 2.082      ;
; 0.805 ; WE                            ; WeightRAM:ram|REGISTER[25][0] ; state.halt       ; Clock       ; -0.500       ; 1.601      ; 2.107      ;
; 0.805 ; WE                            ; WeightRAM:ram|REGISTER[25][1] ; state.halt       ; Clock       ; -0.500       ; 1.601      ; 2.107      ;
; 0.805 ; WE                            ; WeightRAM:ram|REGISTER[25][2] ; state.halt       ; Clock       ; -0.500       ; 1.601      ; 2.107      ;
; 0.805 ; WE                            ; WeightRAM:ram|REGISTER[25][9] ; state.halt       ; Clock       ; -0.500       ; 1.601      ; 2.107      ;
; 0.849 ; WeightRAM:ram|REGISTER[64][2] ; WeightRAM:ram|Q[2]            ; Clock            ; Clock       ; 0.000        ; 0.075      ; 1.115      ;
; 0.865 ; WE                            ; WeightRAM:ram|REGISTER[33][4] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.176      ;
; 0.865 ; WE                            ; WeightRAM:ram|REGISTER[33][5] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.176      ;
; 0.865 ; WE                            ; WeightRAM:ram|REGISTER[33][7] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.176      ;
; 0.865 ; WE                            ; WeightRAM:ram|REGISTER[33][8] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.176      ;
; 0.867 ; state.halt                    ; counter:count65|stop          ; state.halt       ; Clock       ; -0.500       ; 2.951      ; 3.732      ;
; 0.870 ; counter:count65|count[8]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.132      ;
; 0.872 ; counter:count65|count[7]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.134      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][1] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][2] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][3] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][4] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][5] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][6] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.873 ; WE                            ; WeightRAM:ram|REGISTER[17][9] ; state.halt       ; Clock       ; -0.500       ; 1.611      ; 2.185      ;
; 0.886 ; counter:count65|count[3]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.148      ;
; 0.888 ; counter:count65|count[2]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.150      ;
; 0.890 ; counter:count65|count[1]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.152      ;
; 0.890 ; counter:count65|count[5]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.152      ;
; 0.893 ; counter:count65|count[6]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.155      ;
; 0.893 ; counter:count65|count[4]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.155      ;
; 0.899 ; counter:count65|count[2]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.161      ;
; 0.904 ; counter:count65|count[6]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.166      ;
; 0.904 ; counter:count65|count[4]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.071      ; 1.166      ;
; 0.927 ; WE                            ; WeightRAM:ram|REGISTER[32][4] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.238      ;
; 0.927 ; WE                            ; WeightRAM:ram|REGISTER[32][5] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.238      ;
; 0.927 ; WE                            ; WeightRAM:ram|REGISTER[32][7] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.238      ;
; 0.927 ; WE                            ; WeightRAM:ram|REGISTER[32][8] ; state.halt       ; Clock       ; -0.500       ; 1.610      ; 2.238      ;
; 0.948 ; WE                            ; WeightRAM:ram|REGISTER[49][2] ; state.halt       ; Clock       ; -0.500       ; 1.579      ; 2.228      ;
; 0.948 ; WE                            ; WeightRAM:ram|REGISTER[49][5] ; state.halt       ; Clock       ; -0.500       ; 1.579      ; 2.228      ;
; 0.948 ; WE                            ; WeightRAM:ram|REGISTER[49][7] ; state.halt       ; Clock       ; -0.500       ; 1.579      ; 2.228      ;
; 0.948 ; WE                            ; WeightRAM:ram|REGISTER[49][8] ; state.halt       ; Clock       ; -0.500       ; 1.579      ; 2.228      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][0] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][1] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][2] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][3] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][4] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][5] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][6] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][7] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][8] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.953 ; WE                            ; WeightRAM:ram|REGISTER[57][9] ; state.halt       ; Clock       ; -0.500       ; 1.607      ; 2.261      ;
; 0.963 ; WE                            ; WeightRAM:ram|REGISTER[7][4]  ; state.halt       ; Clock       ; -0.500       ; 1.576      ; 2.240      ;
; 0.963 ; WE                            ; WeightRAM:ram|REGISTER[7][7]  ; state.halt       ; Clock       ; -0.500       ; 1.576      ; 2.240      ;
; 0.966 ; WE                            ; WeightRAM:ram|REGISTER[52][0] ; state.halt       ; Clock       ; -0.500       ; 1.598      ; 2.265      ;
; 0.966 ; WE                            ; WeightRAM:ram|REGISTER[52][1] ; state.halt       ; Clock       ; -0.500       ; 1.598      ; 2.265      ;
; 0.966 ; WE                            ; WeightRAM:ram|REGISTER[52][2] ; state.halt       ; Clock       ; -0.500       ; 1.598      ; 2.265      ;
; 0.966 ; WE                            ; WeightRAM:ram|REGISTER[52][3] ; state.halt       ; Clock       ; -0.500       ; 1.598      ; 2.265      ;
; 0.966 ; WE                            ; WeightRAM:ram|REGISTER[52][4] ; state.halt       ; Clock       ; -0.500       ; 1.598      ; 2.265      ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clock ; Rise       ; Clock                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][8] ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Start'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Start ; Rise       ; Start                                 ;
; 0.189  ; 0.189        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|datad                     ;
; 0.205  ; 0.205        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|dataa                     ;
; 0.208  ; 0.208        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|combout                   ;
; 0.223  ; 0.223        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|combout                   ;
; 0.229  ; 0.229        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; 0.229  ; 0.229        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.halt1_148|datac             ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.halt1_148                   ;
; 0.253  ; 0.253        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; 0.256  ; 0.256        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.readWeight_158              ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|i                         ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|o                         ;
; 0.672  ; 0.672        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; 0.704  ; 0.704        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.readWeight_158              ;
; 0.706  ; 0.706        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.halt1_148                   ;
; 0.706  ; 0.706        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; 0.715  ; 0.715        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; 0.716  ; 0.716        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.halt1_148|datac             ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|combout                   ;
; 0.752  ; 0.752        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|combout                   ;
; 0.769  ; 0.769        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|datad                     ;
; 0.785  ; 0.785        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|dataa                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'state.halt'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.readWeight_158              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.399 ; 0.399        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE                                    ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE|datac                              ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; startCounter~2|datac                  ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; state.halt|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; state.halt|q                          ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; startCounter~2|datac                  ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE|datac                              ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE                                    ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.611 ; 0.611        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.611 ; 0.611        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.readWeight_158              ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'state.weightInitiallize'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'state.readWeight'                                                  ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target             ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on|datac           ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on|datac           ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Rst       ; Clock      ; 1.997 ; 1.973 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Rst       ; Clock      ; -1.161 ; -1.172 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 10.409 ; 10.129 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 8.533  ; 8.187  ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 8.289  ; 7.978  ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 8.824  ; 8.453  ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 6.753  ; 6.717  ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 7.805  ; 7.795  ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 10.409 ; 10.129 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 8.598  ; 8.255  ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 7.950  ; 7.729  ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 10.102 ; 9.886  ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 7.262  ; 7.147  ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 11.090 ; 10.554 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 9.150  ; 9.002  ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 9.833  ; 9.466  ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 8.222  ; 8.144  ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 11.090 ; 10.554 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 9.882  ; 9.749  ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 8.616  ; 8.561  ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 9.205  ; 9.001  ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 9.408  ; 9.301  ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 9.383  ; 9.133  ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 8.932  ; 8.783  ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 6.508  ; 6.472  ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 8.220  ; 7.886  ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 7.985  ; 7.686  ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 8.499  ; 8.141  ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 6.508  ; 6.472  ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 7.519  ; 7.509  ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 10.063 ; 9.796  ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 8.283  ; 7.952  ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 7.660  ; 7.446  ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 9.723  ; 9.515  ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 6.999  ; 6.887  ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 7.899  ; 7.823  ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 8.791  ; 8.648  ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 9.446  ; 9.093  ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 7.899  ; 7.823  ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 10.654 ; 10.138 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 9.495  ; 9.366  ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 8.278  ; 8.224  ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 8.844  ; 8.646  ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 9.037  ; 8.933  ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 9.015  ; 8.774  ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 8.578  ; 8.435  ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clock                   ; -3.612 ; -1064.303     ;
; state.halt              ; -0.240 ; -0.240        ;
; state.readWeight        ; -0.180 ; -0.180        ;
; state.weightInitiallize ; 0.031  ; 0.000         ;
; Start                   ; 2.644  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Start                   ; -3.259 ; -9.109        ;
; state.halt              ; -0.646 ; -1.853        ;
; state.weightInitiallize ; -0.568 ; -3.127        ;
; state.readWeight        ; -0.099 ; -0.099        ;
; Clock                   ; 0.069  ; 0.000         ;
+-------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clock                   ; -3.000 ; -1345.818     ;
; Start                   ; -3.000 ; -6.153        ;
; state.weightInitiallize ; 0.265  ; 0.000         ;
; state.halt              ; 0.366  ; 0.000         ;
; state.readWeight        ; 0.423  ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                            ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.612 ; nextState.readWeight_158        ; state.readWeight              ; Start        ; Clock       ; 0.500        ; -4.029     ; 0.050      ;
; -3.533 ; nextState.weightInitiallize_168 ; state.weightInitiallize       ; Start        ; Clock       ; 0.500        ; -3.950     ; 0.050      ;
; -3.489 ; nextState.halt1_148             ; state.halt1                   ; Start        ; Clock       ; 0.500        ; -3.906     ; 0.050      ;
; -2.707 ; WeightRAM:ram|REGISTER[16][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.643      ;
; -2.574 ; counter:count65|count[1]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.499      ;
; -2.536 ; counter:count65|count[4]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.461      ;
; -2.527 ; counter:count65|count[2]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.452      ;
; -2.492 ; counter:count65|count[0]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.417      ;
; -2.464 ; counter:count65|count[0]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.389      ;
; -2.457 ; counter:count65|count[5]        ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.382      ;
; -2.444 ; WeightRAM:ram|REGISTER[34][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.369      ;
; -2.442 ; WeightRAM:ram|REGISTER[6][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.394      ;
; -2.437 ; counter:count65|count[1]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.362      ;
; -2.411 ; counter:count65|count[2]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.336      ;
; -2.408 ; counter:count65|count[4]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.333      ;
; -2.405 ; WeightRAM:ram|REGISTER[18][1]   ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.070     ; 3.322      ;
; -2.401 ; counter:count65|count[1]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.326      ;
; -2.384 ; WeightRAM:ram|REGISTER[53][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.059     ; 3.312      ;
; -2.383 ; WeightRAM:ram|REGISTER[24][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.313      ;
; -2.362 ; counter:count65|count[2]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.287      ;
; -2.358 ; counter:count65|count[5]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.283      ;
; -2.357 ; counter:count65|count[3]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.282      ;
; -2.354 ; counter:count65|count[5]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.279      ;
; -2.345 ; WeightRAM:ram|REGISTER[17][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.071     ; 3.261      ;
; -2.345 ; counter:count65|count[3]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.270      ;
; -2.345 ; counter:count65|count[1]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.270      ;
; -2.344 ; counter:count65|count[2]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.269      ;
; -2.330 ; counter:count65|count[0]        ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.255      ;
; -2.324 ; counter:count65|count[5]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.249      ;
; -2.320 ; counter:count65|count[3]        ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.245      ;
; -2.315 ; counter:count65|count[4]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.240      ;
; -2.307 ; WeightRAM:ram|REGISTER[40][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.222      ;
; -2.294 ; counter:count65|count[5]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.219      ;
; -2.283 ; WeightRAM:ram|REGISTER[6][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.235      ;
; -2.279 ; WeightRAM:ram|REGISTER[43][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.050     ; 3.216      ;
; -2.275 ; counter:count65|count[0]        ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.200      ;
; -2.273 ; counter:count65|count[0]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.198      ;
; -2.271 ; counter:count65|count[3]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.196      ;
; -2.269 ; counter:count65|count[4]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.194      ;
; -2.262 ; WeightRAM:ram|REGISTER[25][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.052     ; 3.197      ;
; -2.257 ; WeightRAM:ram|REGISTER[24][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.187      ;
; -2.252 ; WeightRAM:ram|REGISTER[30][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.205      ;
; -2.250 ; counter:count65|count[3]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.175      ;
; -2.249 ; WeightRAM:ram|REGISTER[21][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.071     ; 3.165      ;
; -2.244 ; counter:count65|count[5]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.169      ;
; -2.243 ; counter:count65|count[4]        ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.168      ;
; -2.241 ; counter:count65|count[2]        ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.166      ;
; -2.228 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][0] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 3.151      ;
; -2.228 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][1] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 3.151      ;
; -2.228 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][2] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 3.151      ;
; -2.228 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][4] ; Clock        ; Clock       ; 1.000        ; -0.064     ; 3.151      ;
; -2.227 ; WeightRAM:ram|REGISTER[30][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.034     ; 3.180      ;
; -2.222 ; counter:count65|count[1]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.065     ; 3.144      ;
; -2.218 ; WeightRAM:ram|REGISTER[56][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.045     ; 3.160      ;
; -2.215 ; WeightRAM:ram|REGISTER[41][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.073     ; 3.129      ;
; -2.207 ; WeightRAM:ram|REGISTER[37][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.073     ; 3.121      ;
; -2.201 ; counter:count65|count[4]        ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.126      ;
; -2.200 ; WeightRAM:ram|REGISTER[22][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.056     ; 3.131      ;
; -2.199 ; WeightRAM:ram|REGISTER[20][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.056     ; 3.130      ;
; -2.197 ; WeightRAM:ram|REGISTER[22][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.056     ; 3.128      ;
; -2.185 ; WeightRAM:ram|REGISTER[1][7]    ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.105      ;
; -2.184 ; WeightRAM:ram|REGISTER[58][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.033     ; 3.138      ;
; -2.179 ; WeightRAM:ram|REGISTER[21][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.071     ; 3.095      ;
; -2.177 ; counter:count65|count[1]        ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.102      ;
; -2.175 ; WeightRAM:ram|REGISTER[4][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.058     ; 3.104      ;
; -2.174 ; WeightRAM:ram|REGISTER[26][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.030     ; 3.131      ;
; -2.173 ; WeightRAM:ram|REGISTER[22][6]   ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.056     ; 3.104      ;
; -2.165 ; WeightRAM:ram|REGISTER[37][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.073     ; 3.079      ;
; -2.164 ; WeightRAM:ram|REGISTER[40][9]   ; WeightRAM:ram|Q[9]            ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.079      ;
; -2.163 ; WeightRAM:ram|REGISTER[4][6]    ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.058     ; 3.092      ;
; -2.157 ; WeightRAM:ram|REGISTER[44][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.063     ; 3.081      ;
; -2.146 ; WeightRAM:ram|REGISTER[53][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.059     ; 3.074      ;
; -2.131 ; WeightRAM:ram|REGISTER[23][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.054     ; 3.064      ;
; -2.128 ; WeightRAM:ram|REGISTER[6][8]    ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.080      ;
; -2.127 ; WeightRAM:ram|REGISTER[34][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.076     ; 3.038      ;
; -2.124 ; WeightRAM:ram|REGISTER[25][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.052     ; 3.059      ;
; -2.119 ; WeightRAM:ram|REGISTER[53][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.059     ; 3.047      ;
; -2.117 ; WeightRAM:ram|REGISTER[6][3]    ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.035     ; 3.069      ;
; -2.102 ; counter:count65|count[0]        ; WeightRAM:ram|Q[1]            ; Clock        ; Clock       ; 1.000        ; -0.065     ; 3.024      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][3] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][5] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][6] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][8] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.101 ; counter:count65|count[2]        ; WeightRAM:ram|REGISTER[64][9] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.026      ;
; -2.098 ; WeightRAM:ram|REGISTER[33][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.070     ; 3.015      ;
; -2.089 ; WeightRAM:ram|REGISTER[42][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.014      ;
; -2.086 ; WeightRAM:ram|REGISTER[25][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.061     ; 3.012      ;
; -2.084 ; WeightRAM:ram|REGISTER[40][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.072     ; 2.999      ;
; -2.082 ; WeightRAM:ram|REGISTER[43][3]   ; WeightRAM:ram|Q[3]            ; Clock        ; Clock       ; 1.000        ; -0.050     ; 3.019      ;
; -2.081 ; WeightRAM:ram|REGISTER[19][6]   ; WeightRAM:ram|Q[6]            ; Clock        ; Clock       ; 1.000        ; -0.047     ; 3.021      ;
; -2.077 ; WeightRAM:ram|REGISTER[41][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.073     ; 2.991      ;
; -2.076 ; WeightRAM:ram|REGISTER[42][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.062     ; 3.001      ;
; -2.075 ; WeightRAM:ram|REGISTER[52][4]   ; WeightRAM:ram|Q[4]            ; Clock        ; Clock       ; 1.000        ; -0.059     ; 3.003      ;
; -2.071 ; WeightRAM:ram|REGISTER[17][7]   ; WeightRAM:ram|Q[7]            ; Clock        ; Clock       ; 1.000        ; -0.037     ; 3.021      ;
; -2.070 ; WeightRAM:ram|REGISTER[32][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.070     ; 2.987      ;
; -2.061 ; WeightRAM:ram|REGISTER[21][5]   ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.071     ; 2.977      ;
; -2.060 ; WeightRAM:ram|REGISTER[30][2]   ; WeightRAM:ram|Q[2]            ; Clock        ; Clock       ; 1.000        ; -0.064     ; 2.983      ;
; -2.059 ; WeightRAM:ram|REGISTER[5][5]    ; WeightRAM:ram|Q[5]            ; Clock        ; Clock       ; 1.000        ; -0.058     ; 2.988      ;
; -2.050 ; WeightRAM:ram|REGISTER[35][8]   ; WeightRAM:ram|Q[8]            ; Clock        ; Clock       ; 1.000        ; -0.033     ; 3.004      ;
+--------+---------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'state.halt'                                                                                                            ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.240 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.500        ; 2.583      ; 2.605      ;
; 0.287  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.500        ; 0.574      ; 0.386      ;
; 0.301  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.500        ; 2.507      ; 2.476      ;
; 0.415  ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 1.000        ; 0.863      ; 0.947      ;
; 0.607  ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 1.000        ; 2.583      ; 2.258      ;
; 0.730  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 1.000        ; 0.574      ; 0.443      ;
; 1.089  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 1.000        ; 2.507      ; 2.188      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'state.readWeight'                                                                                   ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.180 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.500        ; 0.479      ; 0.596      ;
; 0.384  ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 1.000        ; 0.479      ; 0.532      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'state.weightInitiallize'                                                                                                          ;
+-------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.031 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.805      ; 0.300      ;
; 0.081 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; 0.500        ; 1.029      ; 0.947      ;
; 0.273 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.500        ; 2.749      ; 2.258      ;
; 0.304 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.807      ; 0.309      ;
; 0.381 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.842      ; 0.430      ;
; 0.426 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 1.000        ; 2.749      ; 2.605      ;
; 0.439 ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.805      ; 0.309      ;
; 0.448 ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.805      ; 0.300      ;
; 0.460 ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.806      ; 0.300      ;
; 0.462 ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.808      ; 0.300      ;
; 0.464 ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.806      ; 0.300      ;
; 0.514 ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.855      ; 0.491      ;
; 0.542 ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; 0.500        ; 0.808      ; 0.309      ;
; 0.755 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.500        ; 2.673      ; 2.188      ;
; 0.967 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 1.000        ; 2.673      ; 2.476      ;
+-------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Start'                                                                                                                ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; 2.644 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; 0.500        ; 3.602      ; 0.947      ;
; 2.836 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.500        ; 5.322      ; 2.258      ;
; 2.989 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 1.000        ; 5.322      ; 2.605      ;
; 3.318 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.500        ; 5.246      ; 2.188      ;
; 3.530 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 1.000        ; 5.246      ; 2.476      ;
+-------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Start'                                                                                                                  ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -3.259 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; 0.000        ; 5.482      ; 2.358      ;
; -3.192 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; 0.000        ; 5.562      ; 2.505      ;
; -3.026 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; Start       ; -0.500       ; 5.562      ; 2.171      ;
; -3.025 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; Start       ; -0.500       ; 5.482      ; 2.092      ;
; -2.658 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; Start       ; -0.500       ; 3.905      ; 0.787      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'state.halt'                                                                                                             ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.646 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; 0.000        ; 2.692      ; 2.171      ;
; -0.645 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; 0.000        ; 2.612      ; 2.092      ;
; -0.284 ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; 0.000        ; 0.598      ; 0.429      ;
; -0.278 ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.halt  ; 0.000        ; 1.035      ; 0.787      ;
; 0.121  ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.halt  ; -0.500       ; 2.612      ; 2.358      ;
; 0.162  ; state.readWeight        ; WE                              ; state.readWeight        ; state.halt  ; -0.500       ; 0.598      ; 0.375      ;
; 0.188  ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.halt  ; -0.500       ; 2.692      ; 2.505      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'state.weightInitiallize'                                                                                                            ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.568 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; 0.000        ; 2.801      ; 2.358      ;
; -0.501 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; 0.000        ; 2.881      ; 2.505      ;
; -0.335 ; state.weightInitiallize ; nextState.halt1_148             ; state.weightInitiallize ; state.weightInitiallize ; -0.500       ; 2.881      ; 2.171      ;
; -0.334 ; state.halt              ; nextState.weightInitiallize_168 ; state.halt              ; state.weightInitiallize ; -0.500       ; 2.801      ; 2.092      ;
; -0.222 ; LFSR:rndnm|data[8]      ; dataIn[8]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.968      ; 0.276      ;
; -0.220 ; LFSR:rndnm|data[5]      ; dataIn[5]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.966      ; 0.276      ;
; -0.219 ; LFSR:rndnm|data[6]      ; dataIn[6]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.965      ; 0.276      ;
; -0.219 ; LFSR:rndnm|data[7]      ; dataIn[7]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.965      ; 0.276      ;
; -0.219 ; LFSR:rndnm|data[9]      ; dataIn[9]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.965      ; 0.276      ;
; -0.215 ; LFSR:rndnm|data[2]      ; dataIn[2]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.968      ; 0.283      ;
; -0.214 ; LFSR:rndnm|data[3]      ; dataIn[3]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.967      ; 0.283      ;
; -0.212 ; LFSR:rndnm|data[1]      ; dataIn[1]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 0.965      ; 0.283      ;
; -0.165 ; LFSR:rndnm|data[0]      ; dataIn[0]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.003      ; 0.368      ;
; -0.153 ; LFSR:rndnm|data[4]      ; dataIn[4]$latch                 ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.017      ; 0.394      ;
; 0.033  ; state.halt1             ; nextState.readWeight_158        ; Clock                   ; state.weightInitiallize ; -0.500       ; 1.224      ; 0.787      ;
+--------+-------------------------+---------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'state.readWeight'                                                                                    ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+
; -0.099 ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; 0.000        ; 0.499      ; 0.515      ;
; 0.463  ; state.weightInitiallize ; on      ; state.weightInitiallize ; state.readWeight ; -0.500       ; 0.499      ; 0.577      ;
+--------+-------------------------+---------+-------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+
; 0.069 ; on                            ; LFSR:rndnm|data[0]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[6]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[9]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[5]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[8]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[4]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[7]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[3]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[2]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.069 ; on                            ; LFSR:rndnm|data[1]            ; state.readWeight ; Clock       ; 0.000        ; 1.127      ; 1.300      ;
; 0.085 ; state.halt                    ; counter:count65|stop          ; state.halt       ; Clock       ; 0.000        ; 1.720      ; 2.024      ;
; 0.154 ; state.halt                    ; counter:count65|count[6]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[5]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[4]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[3]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[2]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[1]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[0]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[7]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[8]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.154 ; state.halt                    ; counter:count65|count[9]      ; state.halt       ; Clock       ; 0.000        ; 1.616      ; 1.989      ;
; 0.170 ; LFSR:rndnm|data[9]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.314      ;
; 0.174 ; LFSR:rndnm|data[3]            ; LFSR:rndnm|data[4]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.318      ;
; 0.179 ; counter:count65|stop          ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.181 ; counter:count65|count[9]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.325      ;
; 0.233 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[0]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.377      ;
; 0.244 ; LFSR:rndnm|data[5]            ; LFSR:rndnm|data[6]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.388      ;
; 0.245 ; LFSR:rndnm|data[8]            ; LFSR:rndnm|data[9]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.389      ;
; 0.245 ; LFSR:rndnm|data[1]            ; LFSR:rndnm|data[2]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.389      ;
; 0.246 ; LFSR:rndnm|data[7]            ; LFSR:rndnm|data[8]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.390      ;
; 0.247 ; LFSR:rndnm|data[6]            ; LFSR:rndnm|data[7]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.391      ;
; 0.272 ; WeightRAM:ram|REGISTER[64][6] ; WeightRAM:ram|Q[6]            ; Clock            ; Clock       ; 0.000        ; 0.039      ; 0.415      ;
; 0.272 ; WeightRAM:ram|REGISTER[64][8] ; WeightRAM:ram|Q[8]            ; Clock            ; Clock       ; 0.000        ; 0.039      ; 0.415      ;
; 0.273 ; WeightRAM:ram|REGISTER[64][3] ; WeightRAM:ram|Q[3]            ; Clock            ; Clock       ; 0.000        ; 0.039      ; 0.416      ;
; 0.273 ; WeightRAM:ram|REGISTER[64][5] ; WeightRAM:ram|Q[5]            ; Clock            ; Clock       ; 0.000        ; 0.039      ; 0.416      ;
; 0.282 ; counter:count65|count[8]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.426      ;
; 0.283 ; counter:count65|count[7]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.427      ;
; 0.293 ; counter:count65|count[3]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.437      ;
; 0.294 ; counter:count65|count[5]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.438      ;
; 0.294 ; counter:count65|count[2]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.438      ;
; 0.294 ; counter:count65|count[1]      ; counter:count65|count[1]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.438      ;
; 0.295 ; counter:count65|count[6]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.439      ;
; 0.295 ; counter:count65|count[4]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.439      ;
; 0.311 ; LFSR:rndnm|data[2]            ; LFSR:rndnm|data[3]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.455      ;
; 0.319 ; state.halt1                   ; counter:count65|stop          ; Clock            ; Clock       ; 0.000        ; 0.024      ; 0.447      ;
; 0.324 ; LFSR:rndnm|data[0]            ; LFSR:rndnm|data[1]            ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.468      ;
; 0.399 ; WeightRAM:ram|REGISTER[64][2] ; WeightRAM:ram|Q[2]            ; Clock            ; Clock       ; 0.000        ; 0.041      ; 0.544      ;
; 0.432 ; counter:count65|count[7]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.576      ;
; 0.439 ; WE                            ; WeightRAM:ram|REGISTER[21][0] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.092      ;
; 0.440 ; counter:count65|count[8]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.584      ;
; 0.442 ; counter:count65|count[3]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.586      ;
; 0.443 ; counter:count65|count[1]      ; counter:count65|count[2]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.587      ;
; 0.443 ; counter:count65|count[5]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.587      ;
; 0.450 ; WE                            ; WeightRAM:ram|REGISTER[25][0] ; state.halt       ; Clock       ; -0.500       ; 1.041      ; 1.105      ;
; 0.450 ; WE                            ; WeightRAM:ram|REGISTER[25][1] ; state.halt       ; Clock       ; -0.500       ; 1.041      ; 1.105      ;
; 0.450 ; WE                            ; WeightRAM:ram|REGISTER[25][2] ; state.halt       ; Clock       ; -0.500       ; 1.041      ; 1.105      ;
; 0.450 ; WE                            ; WeightRAM:ram|REGISTER[25][9] ; state.halt       ; Clock       ; -0.500       ; 1.041      ; 1.105      ;
; 0.452 ; counter:count65|count[2]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.596      ;
; 0.453 ; counter:count65|count[6]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.597      ;
; 0.453 ; counter:count65|count[4]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.597      ;
; 0.455 ; counter:count65|count[2]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.599      ;
; 0.456 ; counter:count65|count[6]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.600      ;
; 0.456 ; counter:count65|count[4]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.600      ;
; 0.479 ; counter:count65|count[0]      ; counter:count65|count[0]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.623      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][1] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][2] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][3] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][4] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][5] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][6] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.482 ; WE                            ; WeightRAM:ram|REGISTER[17][9] ; state.halt       ; Clock       ; -0.500       ; 1.051      ; 1.147      ;
; 0.483 ; WE                            ; WeightRAM:ram|REGISTER[33][4] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.147      ;
; 0.483 ; WE                            ; WeightRAM:ram|REGISTER[33][5] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.147      ;
; 0.483 ; WE                            ; WeightRAM:ram|REGISTER[33][7] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.147      ;
; 0.483 ; WE                            ; WeightRAM:ram|REGISTER[33][8] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.147      ;
; 0.495 ; counter:count65|count[7]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.639      ;
; 0.505 ; counter:count65|count[3]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.649      ;
; 0.506 ; counter:count65|count[1]      ; counter:count65|count[3]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.650      ;
; 0.506 ; counter:count65|count[5]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.650      ;
; 0.508 ; counter:count65|count[3]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.652      ;
; 0.509 ; counter:count65|count[1]      ; counter:count65|count[4]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.653      ;
; 0.509 ; counter:count65|count[5]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.653      ;
; 0.509 ; WE                            ; WeightRAM:ram|REGISTER[32][4] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.173      ;
; 0.509 ; WE                            ; WeightRAM:ram|REGISTER[32][5] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.173      ;
; 0.509 ; WE                            ; WeightRAM:ram|REGISTER[32][7] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.173      ;
; 0.509 ; WE                            ; WeightRAM:ram|REGISTER[32][8] ; state.halt       ; Clock       ; -0.500       ; 1.050      ; 1.173      ;
; 0.518 ; counter:count65|count[2]      ; counter:count65|count[5]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.662      ;
; 0.519 ; counter:count65|count[6]      ; counter:count65|count[9]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.663      ;
; 0.519 ; counter:count65|count[4]      ; counter:count65|count[7]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.663      ;
; 0.521 ; counter:count65|count[2]      ; counter:count65|count[6]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.665      ;
; 0.522 ; counter:count65|count[4]      ; counter:count65|count[8]      ; Clock            ; Clock       ; 0.000        ; 0.040      ; 0.666      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][0] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][1] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][2] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][3] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][4] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][5] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][6] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][7] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
; 0.525 ; WE                            ; WeightRAM:ram|REGISTER[52][8] ; state.halt       ; Clock       ; -0.500       ; 1.039      ; 1.178      ;
+-------+-------------------------------+-------------------------------+------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clock ; Rise       ; Clock                         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[0]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[1]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[2]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[3]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[4]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[5]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[6]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[7]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[8]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; LFSR:rndnm|data[9]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[0]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[1]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[2]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[3]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[4]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[5]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[6]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[7]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[8]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|Q[9]            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][0]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][1]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][2]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][3]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][4]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][5]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][6]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][7]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][8]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[0][9]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[10][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[11][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[12][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[13][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[14][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][8] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[15][9] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][7] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; Clock ; Rise       ; WeightRAM:ram|REGISTER[16][8] ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Start'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Start ; Rise       ; Start                                 ;
; -0.327 ; -0.327       ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.halt1_148                   ;
; -0.327 ; -0.327       ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.readWeight_158              ;
; -0.324 ; -0.324       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.halt1_148|datac             ;
; -0.324 ; -0.324       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; -0.318 ; -0.318       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; -0.313 ; -0.313       ; 0.000          ; High Pulse Width ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; -0.288 ; -0.288       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; -0.288 ; -0.288       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; -0.173 ; -0.173       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|datad                     ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~1|combout                   ;
; -0.156 ; -0.156       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|combout                   ;
; -0.147 ; -0.147       ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Selector6~0|dataa                     ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start ; Rise       ; Start~input|i                         ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Start~input|o                         ;
; 1.130  ; 1.130        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|combout                   ;
; 1.136  ; 1.136        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~0|dataa                     ;
; 1.143  ; 1.143        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|combout                   ;
; 1.147  ; 1.147        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1|datad                     ;
; 1.258  ; 1.258        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|inclk[0]           ;
; 1.258  ; 1.258        ; 0.000          ; High Pulse Width ; Start ; Rise       ; Selector6~1clkctrl|outclk             ;
; 1.283  ; 1.283        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.weightInitiallize_168       ;
; 1.287  ; 1.287        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.weightInitiallize_168|datad ;
; 1.292  ; 1.292        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.halt1_148|datac             ;
; 1.293  ; 1.293        ; 0.000          ; High Pulse Width ; Start ; Rise       ; nextState.readWeight_158|datac        ;
; 1.295  ; 1.295        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.halt1_148                   ;
; 1.296  ; 1.296        ; 0.000          ; Low Pulse Width  ; Start ; Fall       ; nextState.readWeight_158              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'state.weightInitiallize'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; 0.265 ; 0.265        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.265 ; 0.265        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.274 ; 0.274        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.279 ; 0.279        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
; 0.288 ; 0.288        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Rise       ; state.weightInitiallize|q                ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|combout                      ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~0|datab                        ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|combout                      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1|datad                        ;
; 0.672 ; 0.672        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|inclk[0] ;
; 0.672 ; 0.672        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; state.weightInitiallize~clkctrl|outclk   ;
; 0.677 ; 0.677        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|inclk[0]              ;
; 0.677 ; 0.677        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; Selector6~1clkctrl|outclk                ;
; 0.702 ; 0.702        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.weightInitiallize_168          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[1]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[2]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[3]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[5]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[6]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[7]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[8]$latch                          ;
; 0.703 ; 0.703        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[9]$latch                          ;
; 0.704 ; 0.704        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[0]$latch|datac                    ;
; 0.706 ; 0.706        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[4]$latch|datac                    ;
; 0.706 ; 0.706        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.weightInitiallize_168|datad    ;
; 0.707 ; 0.707        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[0]$latch                          ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[1]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[2]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[3]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[5]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[6]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[7]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[8]$latch|datad                    ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; dataIn[9]$latch|datad                    ;
; 0.709 ; 0.709        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; dataIn[4]$latch                          ;
; 0.711 ; 0.711        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.halt1_148|datac                ;
; 0.712 ; 0.712        ; 0.000          ; High Pulse Width ; state.weightInitiallize ; Rise       ; nextState.readWeight_158|datac           ;
; 0.714 ; 0.714        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.halt1_148                      ;
; 0.715 ; 0.715        ; 0.000          ; Low Pulse Width  ; state.weightInitiallize ; Fall       ; nextState.readWeight_158                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'state.halt'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.readWeight_158              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; startCounter~2|datac                  ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE                                    ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; WE|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; state.halt|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; state.halt|q                          ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE|datac                              ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; WE                                    ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|datad                     ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~1|combout                   ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; Selector6~0|combout                   ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; state.halt ; Fall       ; startCounter~2|combout                ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; Selector6~0|datac                     ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; state.halt ; Rise       ; startCounter~2|datac                  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|inclk[0]           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; Selector6~1clkctrl|outclk             ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.weightInitiallize_168       ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.weightInitiallize_168|datad ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.halt1_148|datac             ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; state.halt ; Fall       ; nextState.readWeight_158|datac        ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.halt1_148                   ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; state.halt ; Rise       ; nextState.readWeight_158              ;
+-------+--------------+----------------+------------------+------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'state.readWeight'                                                  ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target             ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on|datac           ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; on                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; state.readWeight ; Rise       ; state.readWeight|q ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on                 ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; state.readWeight ; Rise       ; on|datac           ;
+-------+--------------+----------------+------------------+------------------+------------+--------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Rst       ; Clock      ; 1.027 ; 1.310 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Rst       ; Clock      ; -0.593 ; -0.833 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 6.110 ; 6.379 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 4.786 ; 4.985 ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 4.661 ; 4.853 ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 4.927 ; 5.147 ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 3.940 ; 4.050 ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 4.537 ; 4.742 ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 6.110 ; 6.379 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 4.821 ; 5.032 ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 4.498 ; 4.694 ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 5.772 ; 6.085 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 4.179 ; 4.341 ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 6.388 ; 6.600 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 5.452 ; 5.624 ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 5.713 ; 5.920 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 4.980 ; 5.104 ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 6.388 ; 6.600 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 5.825 ; 6.099 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 5.187 ; 5.373 ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 5.415 ; 5.634 ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 5.590 ; 5.809 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 5.520 ; 5.723 ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 5.310 ; 5.480 ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 3.810 ; 3.915 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 4.626 ; 4.817 ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 4.506 ; 4.691 ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 4.762 ; 4.974 ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 3.810 ; 3.915 ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 4.384 ; 4.581 ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 5.931 ; 6.192 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 4.661 ; 4.864 ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 4.349 ; 4.538 ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 5.569 ; 5.870 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 4.043 ; 4.199 ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 4.802 ; 4.920 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 5.255 ; 5.420 ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 5.507 ; 5.707 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 4.802 ; 4.920 ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 6.157 ; 6.361 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 5.616 ; 5.880 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 5.002 ; 5.182 ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 5.220 ; 5.432 ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 5.388 ; 5.598 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 5.323 ; 5.519 ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 5.117 ; 5.280 ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+-----------+---------+----------+---------+---------------------+
; Clock                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack         ; -6.517    ; -5.588  ; N/A      ; N/A     ; -3.000              ;
;  Clock                   ; -6.517    ; 0.069   ; N/A      ; N/A     ; -3.000              ;
;  Start                   ; 2.644     ; -5.588  ; N/A      ; N/A     ; -3.000              ;
;  state.halt              ; -0.713    ; -0.980  ; N/A      ; N/A     ; 0.354               ;
;  state.readWeight        ; -0.739    ; -0.204  ; N/A      ; N/A     ; 0.423               ;
;  state.weightInitiallize ; -0.722    ; -1.200  ; N/A      ; N/A     ; 0.265               ;
; Design-wide TNS          ; -2734.613 ; -26.569 ; 0.0      ; 0.0     ; -1351.971           ;
;  Clock                   ; -2731.337 ; 0.000   ; N/A      ; N/A     ; -1345.818           ;
;  Start                   ; 0.000     ; -15.727 ; N/A      ; N/A     ; -6.153              ;
;  state.halt              ; -0.908    ; -2.801  ; N/A      ; N/A     ; 0.000               ;
;  state.readWeight        ; -0.739    ; -0.204  ; N/A      ; N/A     ; 0.000               ;
;  state.weightInitiallize ; -1.879    ; -7.837  ; N/A      ; N/A     ; 0.000               ;
+--------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Rst       ; Clock      ; 2.123 ; 2.076 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Rst       ; Clock      ; -0.593 ; -0.833 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+--------+--------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 11.475 ; 11.364 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 9.268  ; 9.146  ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 9.018  ; 8.915  ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 9.586  ; 9.445  ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 7.484  ; 7.486  ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 8.607  ; 8.680  ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 11.475 ; 11.364 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 9.344  ; 9.220  ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 8.689  ; 8.633  ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 11.063 ; 10.983 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 7.976  ; 7.976  ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 12.206 ; 11.834 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 10.166 ; 10.071 ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 10.784 ; 10.642 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 9.158  ; 9.129  ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 12.206 ; 11.834 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 10.906 ; 10.939 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 9.566  ; 9.608  ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 10.171 ; 10.107 ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 10.442 ; 10.433 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 10.345 ; 10.257 ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 9.928  ; 9.847  ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port    ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+--------------+-------------------------+-------+-------+------------+-------------------------+
; dataRead[*]  ; Clock                   ; 3.810 ; 3.915 ; Rise       ; Clock                   ;
;  dataRead[0] ; Clock                   ; 4.626 ; 4.817 ; Rise       ; Clock                   ;
;  dataRead[1] ; Clock                   ; 4.506 ; 4.691 ; Rise       ; Clock                   ;
;  dataRead[2] ; Clock                   ; 4.762 ; 4.974 ; Rise       ; Clock                   ;
;  dataRead[3] ; Clock                   ; 3.810 ; 3.915 ; Rise       ; Clock                   ;
;  dataRead[4] ; Clock                   ; 4.384 ; 4.581 ; Rise       ; Clock                   ;
;  dataRead[5] ; Clock                   ; 5.931 ; 6.192 ; Rise       ; Clock                   ;
;  dataRead[6] ; Clock                   ; 4.661 ; 4.864 ; Rise       ; Clock                   ;
;  dataRead[7] ; Clock                   ; 4.349 ; 4.538 ; Rise       ; Clock                   ;
;  dataRead[8] ; Clock                   ; 5.569 ; 5.870 ; Rise       ; Clock                   ;
;  dataRead[9] ; Clock                   ; 4.043 ; 4.199 ; Rise       ; Clock                   ;
; dataIn[*]    ; state.weightInitiallize ; 4.802 ; 4.920 ; Fall       ; state.weightInitiallize ;
;  dataIn[0]   ; state.weightInitiallize ; 5.255 ; 5.420 ; Fall       ; state.weightInitiallize ;
;  dataIn[1]   ; state.weightInitiallize ; 5.507 ; 5.707 ; Fall       ; state.weightInitiallize ;
;  dataIn[2]   ; state.weightInitiallize ; 4.802 ; 4.920 ; Fall       ; state.weightInitiallize ;
;  dataIn[3]   ; state.weightInitiallize ; 6.157 ; 6.361 ; Fall       ; state.weightInitiallize ;
;  dataIn[4]   ; state.weightInitiallize ; 5.616 ; 5.880 ; Fall       ; state.weightInitiallize ;
;  dataIn[5]   ; state.weightInitiallize ; 5.002 ; 5.182 ; Fall       ; state.weightInitiallize ;
;  dataIn[6]   ; state.weightInitiallize ; 5.220 ; 5.432 ; Fall       ; state.weightInitiallize ;
;  dataIn[7]   ; state.weightInitiallize ; 5.388 ; 5.598 ; Fall       ; state.weightInitiallize ;
;  dataIn[8]   ; state.weightInitiallize ; 5.323 ; 5.519 ; Fall       ; state.weightInitiallize ;
;  dataIn[9]   ; state.weightInitiallize ; 5.117 ; 5.280 ; Fall       ; state.weightInitiallize ;
+--------------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; dataRead[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataRead[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dataIn[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataRead[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataRead[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataRead[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; dataRead[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataRead[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataIn[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataIn[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dataIn[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataRead[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; dataRead[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataRead[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataRead[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataRead[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataRead[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dataRead[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataRead[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataRead[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataRead[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dataIn[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dataIn[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; Clock                   ; Clock                   ; 6098     ; 0        ; 0        ; 0        ;
; Start                   ; Clock                   ; 0        ; 3        ; 0        ; 0        ;
; state.halt              ; Clock                   ; 14       ; 671      ; 0        ; 0        ;
; state.readWeight        ; Clock                   ; 10       ; 0        ; 0        ; 0        ;
; state.weightInitiallize ; Clock                   ; 0        ; 653      ; 0        ; 0        ;
; Clock                   ; Start                   ; 0        ; 0        ; 1        ; 0        ;
; state.halt              ; Start                   ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; Start                   ; 0        ; 0        ; 1        ; 1        ;
; Clock                   ; state.halt              ; 1        ; 0        ; 0        ; 0        ;
; state.halt              ; state.halt              ; 1        ; 1        ; 0        ; 0        ;
; state.readWeight        ; state.halt              ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; state.halt              ; 1        ; 1        ; 0        ; 0        ;
; state.weightInitiallize ; state.readWeight        ; 1        ; 1        ; 0        ; 0        ;
; Clock                   ; state.weightInitiallize ; 0        ; 0        ; 11       ; 0        ;
; state.halt              ; state.weightInitiallize ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; state.weightInitiallize ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; Clock                   ; Clock                   ; 6098     ; 0        ; 0        ; 0        ;
; Start                   ; Clock                   ; 0        ; 3        ; 0        ; 0        ;
; state.halt              ; Clock                   ; 14       ; 671      ; 0        ; 0        ;
; state.readWeight        ; Clock                   ; 10       ; 0        ; 0        ; 0        ;
; state.weightInitiallize ; Clock                   ; 0        ; 653      ; 0        ; 0        ;
; Clock                   ; Start                   ; 0        ; 0        ; 1        ; 0        ;
; state.halt              ; Start                   ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; Start                   ; 0        ; 0        ; 1        ; 1        ;
; Clock                   ; state.halt              ; 1        ; 0        ; 0        ; 0        ;
; state.halt              ; state.halt              ; 1        ; 1        ; 0        ; 0        ;
; state.readWeight        ; state.halt              ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; state.halt              ; 1        ; 1        ; 0        ; 0        ;
; state.weightInitiallize ; state.readWeight        ; 1        ; 1        ; 0        ; 0        ;
; Clock                   ; state.weightInitiallize ; 0        ; 0        ; 11       ; 0        ;
; state.halt              ; state.weightInitiallize ; 0        ; 0        ; 1        ; 1        ;
; state.weightInitiallize ; state.weightInitiallize ; 0        ; 0        ; 1        ; 1        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 674   ; 674  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Dec 15 14:02:18 2017
Info: Command: quartus_sta DrowsinessDetector -c DrowsinessDetector
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "nextState.halt1_148|combout" is a latch
    Warning: Node "nextState.weightInitiallize_168|combout" is a latch
    Warning: Node "WE|combout" is a latch
    Warning: Node "dataIn[0]$latch|combout" is a latch
    Warning: Node "nextState.readWeight_158|combout" is a latch
    Warning: Node "on|combout" is a latch
    Warning: Node "dataIn[1]$latch|combout" is a latch
    Warning: Node "dataIn[2]$latch|combout" is a latch
    Warning: Node "dataIn[3]$latch|combout" is a latch
    Warning: Node "dataIn[4]$latch|combout" is a latch
    Warning: Node "dataIn[5]$latch|combout" is a latch
    Warning: Node "dataIn[6]$latch|combout" is a latch
    Warning: Node "dataIn[7]$latch|combout" is a latch
    Warning: Node "dataIn[8]$latch|combout" is a latch
    Warning: Node "dataIn[9]$latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'DrowsinessDetector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Clock Clock
    Info: create_clock -period 1.000 -name Start Start
    Info: create_clock -period 1.000 -name state.halt state.halt
    Info: create_clock -period 1.000 -name state.weightInitiallize state.weightInitiallize
    Info: create_clock -period 1.000 -name state.readWeight state.readWeight
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.517
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.517     -2731.337 Clock 
    Info:    -0.739        -0.739 state.readWeight 
    Info:    -0.721        -1.629 state.weightInitiallize 
    Info:    -0.713        -0.908 state.halt 
    Info:     3.763         0.000 Start 
Info: Worst-case hold slack is -5.588
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.588       -15.727 Start 
    Info:    -1.200        -7.837 state.weightInitiallize 
    Info:    -0.980        -2.801 state.halt 
    Info:    -0.204        -0.204 state.readWeight 
    Info:     0.339         0.000 Clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -883.225 Clock 
    Info:    -3.000        -3.000 Start 
    Info:     0.363         0.000 state.weightInitiallize 
    Info:     0.416         0.000 state.halt 
    Info:     0.455         0.000 state.readWeight 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.779
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.779     -2462.341 Clock 
    Info:    -0.722        -1.879 state.weightInitiallize 
    Info:    -0.680        -0.883 state.halt 
    Info:    -0.624        -0.624 state.readWeight 
    Info:     3.183         0.000 Start 
Info: Worst-case hold slack is -4.880
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.880       -13.592 Start 
    Info:    -1.035        -5.715 state.weightInitiallize 
    Info:    -0.711        -2.117 state.halt 
    Info:    -0.182        -0.182 state.readWeight 
    Info:     0.290         0.000 Clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -883.225 Clock 
    Info:    -3.000        -3.000 Start 
    Info:     0.354         0.000 state.halt 
    Info:     0.427         0.000 state.weightInitiallize 
    Info:     0.492         0.000 state.readWeight 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.weightInitiallize}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {state.halt}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.readWeight}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.readWeight}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {state.halt}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Start}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -rise_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {state.halt}] -fall_to [get_clocks {Clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {state.readWeight}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -rise_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Start}] -fall_to [get_clocks {Clock}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.weightInitiallize}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {state.halt}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Start}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -rise_to [get_clocks {Clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clock}] -fall_to [get_clocks {Clock}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.612
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.612     -1064.303 Clock 
    Info:    -0.240        -0.240 state.halt 
    Info:    -0.180        -0.180 state.readWeight 
    Info:     0.031         0.000 state.weightInitiallize 
    Info:     2.644         0.000 Start 
Info: Worst-case hold slack is -3.259
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.259        -9.109 Start 
    Info:    -0.646        -1.853 state.halt 
    Info:    -0.568        -3.127 state.weightInitiallize 
    Info:    -0.099        -0.099 state.readWeight 
    Info:     0.069         0.000 Clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000     -1345.818 Clock 
    Info:    -3.000        -6.153 Start 
    Info:     0.265         0.000 state.weightInitiallize 
    Info:     0.366         0.000 state.halt 
    Info:     0.423         0.000 state.readWeight 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 371 megabytes
    Info: Processing ended: Fri Dec 15 14:02:22 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


