

================================================================
== Vitis HLS Report for 'ProcessingElement_21_Pipeline_2'
================================================================
* Date:           Mon Nov 11 16:41:12 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1025|     1025|  10.250 us|  10.250 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1023|     1023|         1|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       34|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       27|     -|
|Register             |        -|      -|       12|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       12|       61|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_57_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln26_fu_63_p2  |      icmp|   0|  0|  17|          10|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  34|          20|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv306_load  |   9|          2|   10|         20|
    |indvars_iv306_fu_26                  |   9|          2|   10|         20|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  27|          6|   21|         42|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   1|   0|    1|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |indvars_iv306_fu_26  |  10|   0|   10|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  12|   0|   12|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  ProcessingElement.21_Pipeline_2|  return value|
|cBuffer_address0  |  out|   10|   ap_memory|                          cBuffer|         array|
|cBuffer_ce0       |  out|    1|   ap_memory|                          cBuffer|         array|
|cBuffer_we0       |  out|    1|   ap_memory|                          cBuffer|         array|
|cBuffer_d0        |  out|  256|   ap_memory|                          cBuffer|         array|
+------------------+-----+-----+------------+---------------------------------+--------------+

