import "primitives/core.futil";
import "primitives/pipelined.futil";

component main () -> () {
  cells {
    @external p = std_mem_d1(3,1,1);
    incr = std_add(3);
    l = std_lt(3);
  }

  wires {
    static group A<1> {
      incr.left = p.read_data;
      incr.right = 3'd1;
      p.write_data = incr.out;
      p.write_en = %0 ? 1'd1;
      p.addr0 = 1'd0;
    } 

    l.left = p.read_data;
    l.right = 3'd6;
  }

  control {
    while l.out {
      A;
    }
  }
}