

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Fri Sep 11 16:08:54 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F43K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F43K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTAbits	set	3968
    48  0000                     _TRISAbits	set	3986
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  001FCE                     __pcinit:
    54                           	callstack 0
    55  001FCE                     start_initialization:
    56                           	callstack 0
    57  001FCE                     __initialization:
    58                           	callstack 0
    59  001FCE                     end_of_initialization:
    60                           	callstack 0
    61  001FCE                     __end_of__initialization:
    62                           	callstack 0
    63  001FCE  0100               	movlb	0
    64  001FD0  EFEA  F00F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 72 in file "newmain.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		None
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1
    90 ;;      Params:         0       0       0
    91 ;;      Locals:         0       0       0
    92 ;;      Temps:          0       0       0
    93 ;;      Totals:         0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103  001FD4                     __ptext0:
   104                           	callstack 0
   105  001FD4                     _main:
   106                           	callstack 31
   107  001FD4                     
   108                           ;newmain.c: 73:     TRISAbits.RA5 = 1;
   109  001FD4  8A92               	bsf	146,5,c	;volatile
   110                           
   111                           ;newmain.c: 74:     TRISAbits.RA7 = 0;
   112  001FD6  9E92               	bcf	146,7,c	;volatile
   113  001FD8                     l9:
   114                           
   115                           ;newmain.c: 80:         if (PORTAbits.RA5 == 1){
   116  001FD8  AA80               	btfss	128,5,c	;volatile
   117  001FDA  EFF1  F00F         	goto	u11
   118  001FDE  EFF3  F00F         	goto	u10
   119  001FE2                     u11:
   120  001FE2  EFF4  F00F         	goto	l10
   121  001FE6                     u10:
   122  001FE6                     
   123                           ;newmain.c: 81:         PORTAbits.RA7 = 1;
   124  001FE6  8E80               	bsf	128,7,c	;volatile
   125  001FE8                     l10:
   126                           
   127                           ;newmain.c: 83:         if (PORTAbits.RA5 == 0){
   128  001FE8  BA80               	btfsc	128,5,c	;volatile
   129  001FEA  EFF9  F00F         	goto	u21
   130  001FEE  EFFB  F00F         	goto	u20
   131  001FF2                     u21:
   132  001FF2  EFEC  F00F         	goto	l9
   133  001FF6                     u20:
   134  001FF6                     
   135                           ;newmain.c: 84:         PORTAbits.RA7 = 0;
   136  001FF6  9E80               	bcf	128,7,c	;volatile
   137  001FF8  EFEC  F00F         	goto	l9
   138  001FFC  EF00  F000         	goto	start
   139  002000                     __end_of_main:
   140                           	callstack 0
   141  0000                     
   142                           	psect	rparam
   143  0000                     
   144                           	psect	idloc
   145                           
   146                           ;Config register IDLOC0 @ 0x200000
   147                           ;	unspecified, using default values
   148  200000                     	org	2097152
   149  200000  FF                 	db	255
   150                           
   151                           ;Config register IDLOC1 @ 0x200001
   152                           ;	unspecified, using default values
   153  200001                     	org	2097153
   154  200001  FF                 	db	255
   155                           
   156                           ;Config register IDLOC2 @ 0x200002
   157                           ;	unspecified, using default values
   158  200002                     	org	2097154
   159  200002  FF                 	db	255
   160                           
   161                           ;Config register IDLOC3 @ 0x200003
   162                           ;	unspecified, using default values
   163  200003                     	org	2097155
   164  200003  FF                 	db	255
   165                           
   166                           ;Config register IDLOC4 @ 0x200004
   167                           ;	unspecified, using default values
   168  200004                     	org	2097156
   169  200004  FF                 	db	255
   170                           
   171                           ;Config register IDLOC5 @ 0x200005
   172                           ;	unspecified, using default values
   173  200005                     	org	2097157
   174  200005  FF                 	db	255
   175                           
   176                           ;Config register IDLOC6 @ 0x200006
   177                           ;	unspecified, using default values
   178  200006                     	org	2097158
   179  200006  FF                 	db	255
   180                           
   181                           ;Config register IDLOC7 @ 0x200007
   182                           ;	unspecified, using default values
   183  200007                     	org	2097159
   184  200007  FF                 	db	255
   185                           
   186                           	psect	config
   187                           
   188                           ; Padding undefined space
   189  300000                     	org	3145728
   190  300000  FF                 	db	255
   191                           
   192                           ;Config register CONFIG1H @ 0x300001
   193                           ;	Oscillator Selection bits
   194                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on OSC2
   195                           ;	4X PLL Enable
   196                           ;	PLLCFG = OFF, Oscillator used directly
   197                           ;	Primary clock enable bit
   198                           ;	PRICLKEN = ON, Primary clock is always enabled
   199                           ;	Fail-Safe Clock Monitor Enable bit
   200                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   201                           ;	Internal/External Oscillator Switchover bit
   202                           ;	IESO = OFF, Oscillator Switchover mode disabled
   203  300001                     	org	3145729
   204  300001  29                 	db	41
   205                           
   206                           ;Config register CONFIG2L @ 0x300002
   207                           ;	Power-up Timer Enable bit
   208                           ;	PWRTEN = OFF, Power up timer disabled
   209                           ;	Brown-out Reset Enable bits
   210                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   211                           ;	Brown Out Reset Voltage bits
   212                           ;	BORV = 190, VBOR set to 1.90 V nominal
   213  300002                     	org	3145730
   214  300002  1F                 	db	31
   215                           
   216                           ;Config register CONFIG2H @ 0x300003
   217                           ;	Watchdog Timer Enable bits
   218                           ;	WDTEN = ON, WDT is always enabled. SWDTEN bit has no effect
   219                           ;	Watchdog Timer Postscale Select bits
   220                           ;	WDTPS = 32768, 1:32768
   221  300003                     	org	3145731
   222  300003  3F                 	db	63
   223                           
   224                           ; Padding undefined space
   225  300004                     	org	3145732
   226  300004  FF                 	db	255
   227                           
   228                           ;Config register CONFIG3H @ 0x300005
   229                           ;	CCP2 MUX bit
   230                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   231                           ;	PORTB A/D Enable bit
   232                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   233                           ;	P3A/CCP3 Mux bit
   234                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   235                           ;	HFINTOSC Fast Start-up
   236                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   237                           ;	Timer3 Clock input mux bit
   238                           ;	T3CMX = PORTC0, T3CKI is on RC0
   239                           ;	ECCP2 B output mux bit
   240                           ;	P2BMX = PORTD2, P2B is on RD2
   241                           ;	MCLR Pin Enable bit
   242                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   243  300005                     	org	3145733
   244  300005  BF                 	db	191
   245                           
   246                           ;Config register CONFIG4L @ 0x300006
   247                           ;	Stack Full/Underflow Reset Enable bit
   248                           ;	STVREN = ON, Stack full/underflow will cause Reset
   249                           ;	Single-Supply ICSP Enable bit
   250                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   251                           ;	Extended Instruction Set Enable bit
   252                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   253                           ;	Background Debug
   254                           ;	DEBUG = 0x1, unprogrammed default
   255  300006                     	org	3145734
   256  300006  85                 	db	133
   257                           
   258                           ; Padding undefined space
   259  300007                     	org	3145735
   260  300007  FF                 	db	255
   261                           
   262                           ;Config register CONFIG5L @ 0x300008
   263                           ;	Code Protection Block 0
   264                           ;	CP0 = OFF, Block 0 (000200-000FFFh) not code-protected
   265                           ;	Code Protection Block 1
   266                           ;	CP1 = OFF, Block 1 (001000-001FFFh) not code-protected
   267  300008                     	org	3145736
   268  300008  03                 	db	3
   269                           
   270                           ;Config register CONFIG5H @ 0x300009
   271                           ;	Boot Block Code Protection bit
   272                           ;	CPB = OFF, Boot block (000000-0001FFh) not code-protected
   273                           ;	Data EEPROM Code Protection bit
   274                           ;	CPD = OFF, Data EEPROM not code-protected
   275  300009                     	org	3145737
   276  300009  C0                 	db	192
   277                           
   278                           ;Config register CONFIG6L @ 0x30000A
   279                           ;	Write Protection Block 0
   280                           ;	WRT0 = OFF, Block 0 (000200-000FFFh) not write-protected
   281                           ;	Write Protection Block 1
   282                           ;	WRT1 = OFF, Block 1 (001000-001FFFh) not write-protected
   283  30000A                     	org	3145738
   284  30000A  03                 	db	3
   285                           
   286                           ;Config register CONFIG6H @ 0x30000B
   287                           ;	Configuration Register Write Protection bit
   288                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   289                           ;	Boot Block Write Protection bit
   290                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write-protected
   291                           ;	Data EEPROM Write Protection bit
   292                           ;	WRTD = OFF, Data EEPROM not write-protected
   293  30000B                     	org	3145739
   294  30000B  E0                 	db	224
   295                           
   296                           ;Config register CONFIG7L @ 0x30000C
   297                           ;	Table Read Protection Block 0
   298                           ;	EBTR0 = OFF, Block 0 (000200-000FFFh) not protected from table reads executed in other
      +                           blocks
   299                           ;	Table Read Protection Block 1
   300                           ;	EBTR1 = OFF, Block 1 (001000-001FFFh) not protected from table reads executed in other
      +                           blocks
   301  30000C                     	org	3145740
   302  30000C  03                 	db	3
   303                           
   304                           ;Config register CONFIG7H @ 0x30000D
   305                           ;	Boot Block Table Read Protection bit
   306                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from table reads executed in ot
      +                          her blocks
   307  30000D                     	org	3145741
   308  30000D  40                 	db	64
   309                           tosu	equ	0xFFF
   310                           tosh	equ	0xFFE
   311                           tosl	equ	0xFFD
   312                           stkptr	equ	0xFFC
   313                           pclatu	equ	0xFFB
   314                           pclath	equ	0xFFA
   315                           pcl	equ	0xFF9
   316                           tblptru	equ	0xFF8
   317                           tblptrh	equ	0xFF7
   318                           tblptrl	equ	0xFF6
   319                           tablat	equ	0xFF5
   320                           prodh	equ	0xFF4
   321                           prodl	equ	0xFF3
   322                           indf0	equ	0xFEF
   323                           postinc0	equ	0xFEE
   324                           postdec0	equ	0xFED
   325                           preinc0	equ	0xFEC
   326                           plusw0	equ	0xFEB
   327                           fsr0h	equ	0xFEA
   328                           fsr0l	equ	0xFE9
   329                           wreg	equ	0xFE8
   330                           indf1	equ	0xFE7
   331                           postinc1	equ	0xFE6
   332                           postdec1	equ	0xFE5
   333                           preinc1	equ	0xFE4
   334                           plusw1	equ	0xFE3
   335                           fsr1h	equ	0xFE2
   336                           fsr1l	equ	0xFE1
   337                           bsr	equ	0xFE0
   338                           indf2	equ	0xFDF
   339                           postinc2	equ	0xFDE
   340                           postdec2	equ	0xFDD
   341                           preinc2	equ	0xFDC
   342                           plusw2	equ	0xFDB
   343                           fsr2h	equ	0xFDA
   344                           fsr2l	equ	0xFD9
   345                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BANK1              100      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Fri Sep 11 16:08:54 2020

                      l9 1FD8                       l10 1FE8                       u10 1FE6  
                     u11 1FE2                       u20 1FF6                       u21 1FF2  
                    l690 1FD4                      l692 1FE6                      l694 1FF6  
                   _main 1FD4                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 1FCE             __end_of_main 2000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 1FCE            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 1FCE  
                __ramtop 0200                  __ptext0 1FD4     end_of_initialization 1FCE  
              _PORTAbits 000F80                _TRISAbits 000F92      start_initialization 1FCE  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 002C  
