<stg><name>awgn</name>


<trans_list>

<trans id="460" from="1" to="156">
<condition id="172">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="1" to="2">
<condition id="173">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="1" to="14">
<condition id="188">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="2" to="3">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="3" to="4">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="4" to="5">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="5" to="6">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="6" to="7">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="8">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="8" to="9">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="9" to="10">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="10" to="11">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="11" to="12">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="12" to="13">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="13" to="156">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="14" to="15">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="15" to="16">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="16" to="17">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="17" to="18">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="18" to="19">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="19" to="20">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="20" to="21">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="21" to="22">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="22" to="23">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="23" to="24">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="24" to="25">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="25" to="26">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="26" to="27">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="27" to="28">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="28" to="29">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="29" to="30">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="30" to="31">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="31" to="32">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="32" to="33">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="33" to="34">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="34" to="35">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="35" to="36">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="36" to="37">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="37" to="38">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="38" to="39">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="39" to="40">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="40" to="41">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="41" to="42">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="42" to="14">
<condition id="218">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="42" to="43">
<condition id="219">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="43" to="44">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="44" to="45">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="45" to="46">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="46" to="47">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="47" to="48">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="48" to="49">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="49" to="50">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="50" to="51">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="51" to="52">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="52" to="53">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="53" to="54">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="54" to="55">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="55" to="56">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="56" to="57">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="57" to="58">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="58" to="59">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="59" to="60">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="60" to="61">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="61" to="62">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="62" to="63">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="63" to="64">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="64" to="65">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="65" to="66">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="66" to="67">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="67" to="68">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="68" to="69">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="69" to="70">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="70" to="71">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="71" to="72">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="72" to="73">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="73" to="74">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="74" to="75">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="75" to="76">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="76" to="77">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="77" to="78">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="78" to="79">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="79" to="80">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="80" to="81">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="81" to="82">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="82" to="83">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="83" to="84">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="84" to="85">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="85" to="86">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="86" to="87">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="87" to="88">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="88" to="89">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="89" to="90">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="90" to="91">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="91" to="92">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="92" to="93">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="93" to="94">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="94" to="95">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="95" to="96">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="96" to="97">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="97" to="98">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="98" to="99">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="99" to="100">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="100" to="101">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="101" to="102">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="102" to="103">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="103" to="104">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="104" to="105">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="105" to="106">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="106" to="107">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="107" to="108">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="108" to="109">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="109" to="110">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="110" to="111">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="111" to="112">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="112" to="113">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="113" to="114">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="114" to="115">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="115" to="116">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="116" to="117">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="117" to="118">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="118" to="119">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="119" to="120">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="120" to="121">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="121" to="122">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="122" to="123">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="123" to="124">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="124" to="125">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="125" to="126">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="126" to="127">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="127" to="128">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="128" to="129">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="129" to="130">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="130" to="131">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="131" to="132">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="132" to="133">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="133" to="134">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="134" to="135">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="135" to="136">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="136" to="137">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="137" to="138">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="138" to="139">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="139" to="140">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="140" to="141">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="141" to="142">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="142" to="143">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="143" to="144">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="144" to="145">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="145" to="146">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="146" to="147">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="147" to="148">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="148" to="149">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="149" to="150">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="150" to="151">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="151" to="152">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="152" to="153">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="153" to="154">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="154" to="155">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="155" to="156">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_axis) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_axis) nounwind, !map !26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stdd) nounwind, !map !30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable) nounwind, !map !34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @awgn_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %input_axis_read = call i16 @_ssdm_op_Read.axis.i16(i16 %input_axis) nounwind

]]></node>
<StgValue><ssdm name="input_axis_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16 %input_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %output_axis, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %stdd, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %enable, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %enable_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %enable) nounwind

]]></node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %enable_read, label %1, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.i16P(i16* %output_axis, i16 %input_axis_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="1">
<![CDATA[
:0  %store_val_load = load i1* @store_val, align 1

]]></node>
<StgValue><ssdm name="store_val_load"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %store_val_load, label %.preheader.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_1 = sext i16 %input_axis_read to i32

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader:0  %cur_load = load i16* @cur, align 2

]]></node>
<StgValue><ssdm name="cur_load"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="178" st_id="2" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = sitofp i32 %tmp_1 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %store_g_load = load float* @store_g, align 4

]]></node>
<StgValue><ssdm name="store_g_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %x_assign_2 = fadd float %tmp_s, %store_g_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="185" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %x_assign_2 = fadd float %tmp_s, %store_g_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %x_assign_2 = fadd float %tmp_s, %store_g_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %x_assign_2 = fadd float %tmp_s, %store_g_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %x_assign_2 = fadd float %tmp_s, %store_g_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %p_Val2_s = bitcast float %x_assign_2 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:7  %loc_V_5 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:8  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_5) nounwind

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="62" op_0_bw="24">
<![CDATA[
_ifconv:9  %tmp_i_i1 = zext i24 %p_Result_3 to i62

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:10  %tmp_i_i_i1_cast5 = zext i8 %loc_V_4 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i1_cast5"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:11  %sh_assign = add i9 -127, %tmp_i_i_i1_cast5

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:12  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp_1_i_i1 = sub i8 127, %loc_V_4

]]></node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:14  %tmp_1_i_i1_cast = sext i8 %tmp_1_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_i1_cast"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:15  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i1_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:16  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:17  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="62" op_0_bw="32">
<![CDATA[
_ifconv:18  %tmp_2_i_i1 = zext i32 %sh_assign_1_cast to i62

]]></node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:19  %tmp_3_i_i1 = lshr i24 %p_Result_3, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv:20  %tmp_5_i_i1 = shl i62 %tmp_i_i1, %tmp_2_i_i1

]]></node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv:21  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:22  %tmp_20 = zext i1 %tmp to i16

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="16" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %tmp_5_i_i1, i32 23, i32 38)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %p_Val2_3 = select i1 %isNeg, i16 %tmp_20, i16 %tmp_24

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:25  %p_Val2_7_i_i1 = sub i16 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:26  %p_Val2_5 = select i1 %p_Result_2, i16 %p_Val2_7_i_i1, i16 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:27  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %ret = phi i16 [ %cur_load, %.preheader.preheader ], [ %tmp_8_i, %.preheader ]

]]></node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:1  %tmp_i = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %ret, i32 2, i32 15)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:2  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 3)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 5)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:4  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 2)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="16">
<![CDATA[
.preheader:5  %tmp_28 = trunc i16 %ret to i1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6  %tmp2 = xor i1 %tmp_25, %tmp_26

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7  %tmp_29 = xor i1 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:8  %tmp_6_i = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ret, i32 1, i32 15)

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:9  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 1)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10  %tmp_i_8 = xor i1 %tmp2, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
.preheader:11  %ret_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %tmp_i_8, i15 %tmp_6_i)

]]></node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="16">
<![CDATA[
.preheader:12  %tmp_33 = zext i16 %ret to i32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:15  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 4)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader:16  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ret, i32 6)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:17  %tmp3 = xor i1 %tmp_25, %tmp_30

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18  %tmp4 = xor i1 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19  %tmp_5_i7 = xor i1 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="tmp_5_i7"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="16">
<![CDATA[
.preheader:21  %tmp_36 = zext i16 %ret_1 to i32

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="238" st_id="17" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="240" st_id="18" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader:13  %tmp_2 = uitofp i32 %tmp_33 to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader:22  %tmp_3 = uitofp i32 %tmp_36 to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="244" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %u1 = fmul float %tmp_2, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:23  %u2 = fmul float %tmp_3, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="246" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %u1 = fmul float %tmp_2, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:23  %u2 = fmul float %tmp_3, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="248" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %u1 = fmul float %tmp_2, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:23  %u2 = fmul float %tmp_3, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="250" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %u1 = fmul float %tmp_2, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:23  %u2 = fmul float %tmp_3, 0x3EF0000000000000

]]></node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="252" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_4 = fmul float %u1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:26  %tmp_5 = fmul float %u2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="254" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_4 = fmul float %u1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:26  %tmp_5 = fmul float %u2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="256" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_4 = fmul float %u1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:26  %tmp_5 = fmul float %u2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="258" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_4 = fmul float %u1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:26  %tmp_5 = fmul float %u2, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="260" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  %u1_1 = fadd float %tmp_4, -1.000000e+00

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  %u2_1 = fadd float %tmp_5, -1.000000e+00

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  %u1_1 = fadd float %tmp_4, -1.000000e+00

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  %u2_1 = fadd float %tmp_5, -1.000000e+00

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="264" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  %u1_1 = fadd float %tmp_4, -1.000000e+00

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  %u2_1 = fadd float %tmp_5, -1.000000e+00

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="266" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  %u1_1 = fadd float %tmp_4, -1.000000e+00

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  %u2_1 = fadd float %tmp_5, -1.000000e+00

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="268" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  %u1_1 = fadd float %tmp_4, -1.000000e+00

]]></node>
<StgValue><ssdm name="u1_1"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  %u2_1 = fadd float %tmp_5, -1.000000e+00

]]></node>
<StgValue><ssdm name="u2_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="270" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:28  %tmp_6 = fmul float %u1_1, %u1_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="271" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:29  %tmp_7 = fmul float %u2_1, %u2_1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="272" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:28  %tmp_6 = fmul float %u1_1, %u1_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:29  %tmp_7 = fmul float %u2_1, %u2_1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="274" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:28  %tmp_6 = fmul float %u1_1, %u1_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="275" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:29  %tmp_7 = fmul float %u2_1, %u2_1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="276" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:28  %tmp_6 = fmul float %u1_1, %u1_1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:29  %tmp_7 = fmul float %u2_1, %u2_1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="278" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %w = fadd float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="279" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %w = fadd float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="280" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %w = fadd float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="281" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %w = fadd float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="282" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %w = fadd float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="283" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="14">
<![CDATA[
.preheader:20  %tmp_8_i = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14(i1 %tmp_5_i7, i1 %tmp_i_8, i14 %tmp_i)

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="284" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
.preheader:31  %w_to_int = bitcast float %w to i32

]]></node>
<StgValue><ssdm name="w_to_int"/></StgValue>
</operation>

<operation id="285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:32  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="23" op_0_bw="32">
<![CDATA[
.preheader:33  %tmp_37 = trunc i32 %w_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:34  %notlhs = icmp ne i8 %tmp_8, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader:35  %notrhs = icmp eq i23 %tmp_37, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:36  %tmp_21 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:37  %tmp_22 = fcmp oge float %w, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:38  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:39  br i1 %tmp_23, label %.preheader, label %_ifconv1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:0  store i16 %tmp_8_i, i16* @cur, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:1  %tmp_9 = fpext float %w to double

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="295" st_id="43" stage="31" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="296" st_id="44" stage="30" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="297" st_id="45" stage="29" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="298" st_id="46" stage="28" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="299" st_id="47" stage="27" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="300" st_id="48" stage="26" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="301" st_id="49" stage="25" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="24" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="303" st_id="51" stage="23" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="304" st_id="52" stage="22" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="305" st_id="53" stage="21" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="306" st_id="54" stage="20" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="307" st_id="55" stage="19" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="308" st_id="56" stage="18" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="309" st_id="57" stage="17" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="310" st_id="58" stage="16" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="311" st_id="59" stage="15" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="312" st_id="60" stage="14" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="313" st_id="61" stage="13" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="314" st_id="62" stage="12" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="315" st_id="63" stage="11" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="316" st_id="64" stage="10" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="317" st_id="65" stage="9" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="318" st_id="66" stage="8" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="319" st_id="67" stage="7" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="320" st_id="68" stage="6" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="321" st_id="69" stage="5" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="322" st_id="70" stage="4" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="323" st_id="71" stage="3" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="324" st_id="72" stage="2" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="325" st_id="73" stage="1" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:2  %tmp_10 = call double @llvm.log.f64(double %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="326" st_id="74" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="327" st_id="75" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="328" st_id="76" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="329" st_id="77" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="330" st_id="78" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="331" st_id="79" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:3  %tmp_11 = fmul double %tmp_10, -2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="332" st_id="80" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="333" st_id="81" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="334" st_id="82" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="335" st_id="83" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="336" st_id="84" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="337" st_id="85" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="338" st_id="86" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="339" st_id="87" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="340" st_id="88" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="341" st_id="89" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="342" st_id="90" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="343" st_id="91" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="344" st_id="92" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="345" st_id="93" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="346" st_id="94" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="347" st_id="95" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="348" st_id="96" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="349" st_id="97" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="350" st_id="98" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="351" st_id="99" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="352" st_id="100" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="353" st_id="101" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="354" st_id="102" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="355" st_id="103" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="356" st_id="104" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="357" st_id="105" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="358" st_id="106" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="359" st_id="107" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="360" st_id="108" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="361" st_id="109" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="362" st_id="110" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:4  %tmp_12 = fdiv double %tmp_11, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="363" st_id="111" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="364" st_id="112" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="365" st_id="113" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="366" st_id="114" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="367" st_id="115" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="368" st_id="116" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="369" st_id="117" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="370" st_id="118" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="371" st_id="119" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="372" st_id="120" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="373" st_id="121" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="374" st_id="122" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="375" st_id="123" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="376" st_id="124" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="377" st_id="125" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="378" st_id="126" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="379" st_id="127" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="380" st_id="128" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="381" st_id="129" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="382" st_id="130" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="383" st_id="131" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="384" st_id="132" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="385" st_id="133" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="386" st_id="134" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="387" st_id="135" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="388" st_id="136" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="389" st_id="137" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="390" st_id="138" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="391" st_id="139" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="392" st_id="140" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:5  %tmp_13 = call double @llvm.sqrt.f64(double %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="393" st_id="140" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %stdd_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %stdd) nounwind

]]></node>
<StgValue><ssdm name="stdd_read"/></StgValue>
</operation>

<operation id="394" st_id="140" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="395" st_id="141" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="64">
<![CDATA[
_ifconv1:6  %w_1 = fptrunc double %tmp_13 to float

]]></node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="396" st_id="141" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="397" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_14 = fmul float %u1_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="398" st_id="142" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="399" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_17 = fmul float %u2_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="400" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_14 = fmul float %u1_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="401" st_id="143" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="402" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_17 = fmul float %u2_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="403" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_14 = fmul float %u1_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="404" st_id="144" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="405" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_17 = fmul float %u2_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="406" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:14  %tmp_38 = sext i16 %input_axis_read to i32

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="407" st_id="144" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="408" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_14 = fmul float %u1_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="409" st_id="145" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:9  %tmp_15 = uitofp i32 %stdd_read to float

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="410" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_17 = fmul float %u2_1, %w_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="411" st_id="145" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="412" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_16 = fmul float %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="413" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_18 = fmul float %tmp_17, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="414" st_id="146" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="415" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_16 = fmul float %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="416" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_18 = fmul float %tmp_17, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="417" st_id="147" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="418" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_16 = fmul float %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="419" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_18 = fmul float %tmp_17, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="420" st_id="148" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="421" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_16 = fmul float %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="422" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_18 = fmul float %tmp_17, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="423" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  store float %tmp_18, float* @store_g, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="149" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_19 = sitofp i32 %tmp_38 to float

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="425" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %x_assign = fadd float %tmp_19, %tmp_16

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="426" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %x_assign = fadd float %tmp_19, %tmp_16

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="427" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %x_assign = fadd float %tmp_19, %tmp_16

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="428" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %x_assign = fadd float %tmp_19, %tmp_16

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="429" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %x_assign = fadd float %tmp_19, %tmp_16

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="430" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:17  %p_Val2_6 = bitcast float %x_assign to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="431" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="432" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:19  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="433" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:20  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="434" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv1:21  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="435" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="62" op_0_bw="24">
<![CDATA[
_ifconv1:22  %tmp_i_i = zext i24 %p_Result_1 to i62

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="436" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:23  %tmp_i_i_i_cast6 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast6"/></StgValue>
</operation>

<operation id="437" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:24  %sh_assign_2 = add i9 -127, %tmp_i_i_i_cast6

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="438" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:25  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="439" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:26  %tmp_1_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="440" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:27  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="441" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv1:28  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_1_i_i_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="442" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="9">
<![CDATA[
_ifconv1:29  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="443" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="24" op_0_bw="9">
<![CDATA[
_ifconv1:30  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_3_cast_cast"/></StgValue>
</operation>

<operation id="444" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="62" op_0_bw="32">
<![CDATA[
_ifconv1:31  %tmp_2_i_i = zext i32 %sh_assign_3_cast to i62

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="445" st_id="155" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:32  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="446" st_id="155" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv1:33  %tmp_5_i_i = shl i62 %tmp_i_i, %tmp_2_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="447" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv1:34  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="448" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="16" op_0_bw="1">
<![CDATA[
_ifconv1:35  %tmp_31 = zext i1 %tmp_42 to i16

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="449" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="16" op_0_bw="16" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:36  %tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %tmp_5_i_i, i32 23, i32 38)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="450" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:37  %p_Val2_9 = select i1 %isNeg_1, i16 %tmp_31, i16 %tmp_32

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="451" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:38  %p_Val2_7_i_i = sub i16 0, %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="452" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:39  %p_Val2_11 = select i1 %p_Result_s, i16 %p_Val2_7_i_i, i16 %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="453" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="store_val_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:40  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %storemerge1 = phi i16 [ %p_Val2_11, %_ifconv1 ], [ %p_Val2_5, %_ifconv ]

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="455" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %storemerge = phi i1 [ false, %_ifconv1 ], [ true, %_ifconv ]

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="456" st_id="156" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.i16P(i16* %output_axis, i16 %storemerge1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 %storemerge, i1* @store_val, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
