// Copyright 2017 The Fuchsia Authors. All rights reserved.
// This is a GENERATED file. The license governing this file can be found in the LICENSE file.

m_syscall 1 mx_time_get 0
m_syscall 1 mx_nanosleep 1
m_syscall 1 mx_handle_close 7
m_syscall 3 mx_handle_duplicate 8
m_syscall 3 mx_handle_replace 9
m_syscall 4 mx_handle_wait_one 10
m_syscall 3 mx_handle_wait_many 11
m_syscall 3 mx_object_signal 12
m_syscall 3 mx_object_signal_peer 13
m_syscall 4 mx_object_get_property 14
m_syscall 4 mx_object_set_property 15
m_syscall 6 mx_object_get_info 16
m_syscall 4 mx_object_get_child 17
m_syscall 4 mx_object_bind_exception_port 18
m_syscall 3 mx_channel_create 19
m_syscall 8 mx_channel_read 20
m_syscall 6 mx_channel_write 21
m_syscall 7 mx_channel_call 22
m_syscall 3 mx_socket_create 23
m_syscall 5 mx_socket_write 24
m_syscall 5 mx_socket_read 25
m_syscall 0 mx_thread_exit 26
m_syscall 5 mx_thread_create 27
m_syscall 5 mx_thread_start 28
m_syscall 5 mx_thread_read_state 29
m_syscall 4 mx_thread_write_state 30
m_syscall 1 mx_process_exit 31
m_syscall 6 mx_process_create 32
m_syscall 6 mx_process_start 33
m_syscall 5 mx_process_read_memory 34
m_syscall 5 mx_process_write_memory 35
m_syscall 3 mx_job_create 36
m_syscall 2 mx_task_resume 37
m_syscall 1 mx_task_kill 38
m_syscall 2 mx_event_create 39
m_syscall 3 mx_eventpair_create 40
m_syscall 3 mx_futex_wait 41
m_syscall 2 mx_futex_wake 42
m_syscall 5 mx_futex_requeue 43
m_syscall 2 mx_waitset_create 44
m_syscall 4 mx_waitset_add 45
m_syscall 2 mx_waitset_remove 46
m_syscall 4 mx_waitset_wait 47
m_syscall 2 mx_port_create 48
m_syscall 3 mx_port_queue 49
m_syscall 4 mx_port_wait 50
m_syscall 4 mx_port_bind 51
m_syscall 3 mx_vmo_create 52
m_syscall 5 mx_vmo_read 53
m_syscall 5 mx_vmo_write 54
m_syscall 2 mx_vmo_get_size 55
m_syscall 2 mx_vmo_set_size 56
m_syscall 6 mx_vmo_op_range 57
m_syscall 3 mx_cprng_draw 58
m_syscall 2 mx_cprng_add_entropy 59
m_syscall 2 mx_fifo_create 60
m_syscall 4 mx_fifo_op 61
m_syscall 2 mx_log_create 62
m_syscall 4 mx_log_write 63
m_syscall 4 mx_log_read 64
m_syscall 5 mx_ktrace_read 65
m_syscall 4 mx_ktrace_control 66
m_syscall 4 mx_ktrace_write 67
m_syscall 2 mx_debug_transfer_handle 68
m_syscall 3 mx_debug_read 69
m_syscall 2 mx_debug_write 70
m_syscall 3 mx_debug_send_command 71
m_syscall 3 mx_interrupt_create 72
m_syscall 1 mx_interrupt_complete 73
m_syscall 1 mx_interrupt_wait 74
m_syscall 3 mx_mmap_device_io 75
m_syscall 5 mx_mmap_device_memory 76
m_syscall 3 mx_io_mapping_get_info 77
m_syscall 3 mx_vmo_create_contiguous 78
m_syscall 6 mx_vmar_allocate 79
m_syscall 1 mx_vmar_destroy 80
m_syscall 7 mx_vmar_map 81
m_syscall 3 mx_vmar_unmap 82
m_syscall 4 mx_vmar_protect 83
m_syscall 4 mx_bootloader_fb_get_info 84
m_syscall 7 mx_set_framebuffer 85
m_syscall 3 mx_clock_adjust 86
m_syscall 3 mx_pci_get_nth_device 87
m_syscall 1 mx_pci_claim_device 88
m_syscall 2 mx_pci_enable_bus_master 89
m_syscall 2 mx_pci_enable_pio 90
m_syscall 1 mx_pci_reset_device 91
m_syscall 3 mx_pci_map_mmio 92
m_syscall 5 mx_pci_io_write 93
m_syscall 5 mx_pci_io_read 94
m_syscall 2 mx_pci_map_interrupt 95
m_syscall 1 mx_pci_map_config 96
m_syscall 3 mx_pci_query_irq_mode_caps 97
m_syscall 3 mx_pci_set_irq_mode 98
m_syscall 3 mx_pci_init 99
m_syscall 5 mx_pci_add_subtract_io_range 100
m_syscall 1 mx_acpi_uefi_rsdp 101
m_syscall 1 mx_acpi_cache_flush 102
m_syscall 4 mx_resource_create 103
m_syscall 4 mx_resource_get_handle 104
m_syscall 5 mx_resource_do_action 105
m_syscall 2 mx_resource_connect 106
m_syscall 2 mx_resource_accept 107
m_syscall 0 mx_syscall_test_0 108
m_syscall 1 mx_syscall_test_1 109
m_syscall 2 mx_syscall_test_2 110
m_syscall 3 mx_syscall_test_3 111
m_syscall 4 mx_syscall_test_4 112
m_syscall 5 mx_syscall_test_5 113
m_syscall 6 mx_syscall_test_6 114
m_syscall 7 mx_syscall_test_7 115
m_syscall 8 mx_syscall_test_8 116

