0.6
2017.3
Oct  4 2017
20:11:37
F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v,1628091039,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v,,clk_wiz_0,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v,1628091039,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v,,clk_wiz_0_clk_wiz,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v,1628162432,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v,,draw_background,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v,1628091039,verilog,,F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v,,draw_rect,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v,1628162432,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v,,vga_example,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v,1628162432,verilog,,F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v,,vga_timing,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v,1628091039,verilog,,,,testbench,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v,1628091039,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v,,tiff_writer,,,,,,,,
