#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 11 14:30:40 2023
# Process ID: 27032
# Current directory: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10436 C:\Users\ryana\CPE333\cpe333\lab4_pipeline_hazards\vivado_pipeline\vivado_pipeline.xpr
# Log file: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado.log
# Journal file: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline\vivado.jou
# Running On: LAPTOP-I3MDA0LJ, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16497 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.xpr
INFO: [Project 1-313] Project file moved from '/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.gen/sources_1', nor could it be found using path 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.ip_user_files', nor could it be found using path 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/media/danny/exSSD/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/impl_1'.
WARNING: [Project 1-231] Project 'vivado_pipeline.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as lab4 C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4 -force
add_files -norecurse C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:232]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:235]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:239]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:267]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:270]
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
ERROR: [VRFC 10-8530] module 'OTTER_MCU' is ignored due to previous errors [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov 11 14:38:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov 11 14:39:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov 11 14:44:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov 11 14:45:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/OTTER_MCU.dcp to C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Sat Nov 11 14:51:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 201 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.539 ; gain = 0.000
open_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 201 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 261 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 261 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs1_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rs2_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 62 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:237]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'MEM_DIN2' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:146]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:234]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:238]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:241]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 122 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:269]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 125 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 120 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:272]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 187 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:303]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.539 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.539 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
WARNING: [Wavedata 42-489] Can't add object "/test_pipeline/my_otter/OTTER_MEMORY/memory" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.539 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
open_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:222]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp with file C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/OTTER_MCU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'stall_D' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'flush_E' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv:49]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv:50]
[Sat Nov 11 16:21:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:22:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:23:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:25:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:27:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:32:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:33:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/vivado_pipeline/vivado_pipeline.srcs/utils_1/imports/synth_1/OTTER_MCU.dcp with file C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/OTTER_MCU.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov 11 16:37:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1240.648 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:271]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:274]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:305]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.648 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
ERROR: [VRFC 10-4982] syntax error near 'output' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:39]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'output' used in incorrect context [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:39]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.648 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:275]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:276]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.648 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1240.648 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:275]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:276]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:275]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:276]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'PC_target_addr_E' is already implicitly declared on line 43 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:147]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 59 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:236]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 61 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:240]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 68 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:243]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 123 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:273]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 126 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:275]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 121 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:276]
WARNING: [VRFC 10-2938] 'forwardA_E' is already implicitly declared on line 189 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:307]
WARNING: [VRFC 10-2938] 'stall_F' is already implicitly declared on line 49 [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:308]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
save_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_pipeline'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_pipeline_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_pipeline_behav -key {Behavioral:sim_1:Functional:test_pipeline} -tclbatch {test_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 301 ns : File "C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/test_pipeline.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1240.648 ; gain = 0.000
open_wave_config {C:/Users/ryana/CPE333/cpe333/lab3_basic_pipeline/basic_pipeline/test_pipeline_behav1.wcfg}
relaunch_sim
