// Seed: 1021383900
module module_0 ();
  assign id_1[1] = id_1;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output tri1 id_2,
    input logic id_3,
    output wire id_4,
    input logic id_5#(.id_8("")),
    output wire id_6
);
  always begin
    id_0 <= id_3;
    id_0 <= id_5;
  end
  xnor (id_0, id_3, id_5, id_8);
  module_0();
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    output tri1 id_2,
    output wor  id_3
);
  supply0 id_5;
  wire id_6;
  module_0();
  assign id_2 = id_5;
endmodule
