<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___n_v_i_c" xml:lang="en-US">
<title>Nested Vectored Interrupt Controller (NVIC)</title>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary></indexterm>
<para>

<para>Type definitions for the NVIC Registers. </para>
 
</para>
Collaboration diagram for Nested Vectored Interrupt Controller (NVIC):<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___n_v_i_c.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___s_c_b">System Control Block (SCB)</link></para>

<para>Type definitions for the System Control Block Registers. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_n_v_i_c___type">NVIC_Type</link></para>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the NVIC Registers. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00496">496</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00489">489</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00364">364</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00489">489</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00489">489</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00430">430</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00498">498</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00445">445</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00515">515</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00364">364</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae4060c4dfcebb08871ca4244176ce752"/><section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk&#160;&#160;&#160;(0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00495">495</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00495">495</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00488">488</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00363">363</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00488">488</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00488">488</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00429">429</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00497">497</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00444">444</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00514">514</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00363">363</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9eebe495e2e48d302211108837a2b3e8"/><section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00494">494</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s___s_c_b.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
