#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n511_.in[1] (.names)                                                                                      1.338    24.509
$abc$2125$new_n511_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n522_.in[4] (.names)                                                                                      1.338    26.108
$abc$2125$new_n522_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n525_.in[5] (.names)                                                                                      1.338    27.706
$abc$2125$new_n525_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][31].in[1] (.names)                                                                                       1.338    29.305
$0\uport[31:0][31].out[0] (.names)                                                                                      0.261    29.566
uport[31].D[0] (.latch)                                                                                                 1.338    30.904
data arrival time                                                                                                                30.904

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[31].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.632


#Path 2
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n511_.in[1] (.names)                                                                                      1.338    24.509
$abc$2125$new_n511_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n516_.in[5] (.names)                                                                                      1.338    26.108
$abc$2125$new_n516_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n520_.in[0] (.names)                                                                                      1.338    27.706
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][30].in[2] (.names)                                                                                       1.338    29.305
$0\uport[31:0][30].out[0] (.names)                                                                                      0.261    29.566
uport[30].D[0] (.latch)                                                                                                 1.338    30.904
data arrival time                                                                                                                30.904

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[30].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.632


#Path 3
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n511_.in[1] (.names)                                                                                      1.338    24.509
$abc$2125$new_n511_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n516_.in[5] (.names)                                                                                      1.338    26.108
$abc$2125$new_n516_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n515_.in[0] (.names)                                                                                      1.338    27.706
$abc$2125$new_n515_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][29].in[4] (.names)                                                                                       1.338    29.305
$0\uport[31:0][29].out[0] (.names)                                                                                      0.261    29.566
uport[29].D[0] (.latch)                                                                                                 1.338    30.904
data arrival time                                                                                                                30.904

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[29].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.632


#Path 4
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n497_.in[4] (.names)                                                                                      1.338    22.910
$abc$2125$new_n497_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n496_.in[2] (.names)                                                                                      1.338    24.509
$abc$2125$new_n496_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n499_.in[1] (.names)                                                                                      1.338    26.108
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.261    26.369
$abc$2125$new_n505_.in[1] (.names)                                                                                      1.338    27.706
$abc$2125$new_n505_.out[0] (.names)                                                                                     0.261    27.967
$0\uport[31:0][27].in[4] (.names)                                                                                       1.338    29.305
$0\uport[31:0][27].out[0] (.names)                                                                                      0.261    29.566
uport[27].D[0] (.latch)                                                                                                 1.338    30.904
data arrival time                                                                                                                30.904

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[27].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -30.904
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.632


#Path 5
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n501_.in[5] (.names)                                                                                      1.338    22.910
$abc$2125$new_n501_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n511_.in[1] (.names)                                                                                      1.338    24.509
$abc$2125$new_n511_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n513_.in[5] (.names)                                                                                      1.338    26.108
$abc$2125$new_n513_.out[0] (.names)                                                                                     0.261    26.369
$0\uport[31:0][28].in[2] (.names)                                                                                       1.338    27.706
$0\uport[31:0][28].out[0] (.names)                                                                                      0.261    27.967
uport[28].D[0] (.latch)                                                                                                 1.338    29.305
data arrival time                                                                                                                29.305

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[28].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -29.305
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.033


#Path 6
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n497_.in[4] (.names)                                                                                      1.338    22.910
$abc$2125$new_n497_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n496_.in[2] (.names)                                                                                      1.338    24.509
$abc$2125$new_n496_.out[0] (.names)                                                                                     0.261    24.770
$abc$2125$new_n499_.in[1] (.names)                                                                                      1.338    26.108
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.261    26.369
$0\uport[31:0][26].in[2] (.names)                                                                                       1.338    27.706
$0\uport[31:0][26].out[0] (.names)                                                                                      0.261    27.967
uport[26].D[0] (.latch)                                                                                                 1.338    29.305
data arrival time                                                                                                                29.305

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[26].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -29.305
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.033


#Path 7
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.648
$abc$2125$new_n591_.out[0] (.names)                              0.261    21.909
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.247
$abc$2125$new_n595_.out[0] (.names)                              0.261    23.508
$abc$2125$new_n599_.in[4] (.names)                               1.338    24.846
$abc$2125$new_n599_.out[0] (.names)                              0.261    25.107
$0\yport[31:0][31].in[3] (.names)                                1.338    26.444
$0\yport[31:0][31].out[0] (.names)                               0.261    26.705
yport[31].D[0] (.latch)                                          1.338    28.043
data arrival time                                                         28.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.771


#Path 8
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.648
$abc$2125$new_n591_.out[0] (.names)                              0.261    21.909
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.247
$abc$2125$new_n595_.out[0] (.names)                              0.261    23.508
$abc$2125$new_n597_.in[2] (.names)                               1.338    24.846
$abc$2125$new_n597_.out[0] (.names)                              0.261    25.107
$0\yport[31:0][30].in[3] (.names)                                1.338    26.444
$0\yport[31:0][30].out[0] (.names)                               0.261    26.705
yport[30].D[0] (.latch)                                          1.338    28.043
data arrival time                                                         28.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.771


#Path 9
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n497_.in[4] (.names)                                                                                      1.338    22.910
$abc$2125$new_n497_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n496_.in[2] (.names)                                                                                      1.338    24.509
$abc$2125$new_n496_.out[0] (.names)                                                                                     0.261    24.770
$0\uport[31:0][25].in[3] (.names)                                                                                       1.338    26.108
$0\uport[31:0][25].out[0] (.names)                                                                                      0.261    26.369
uport[25].D[0] (.latch)                                                                                                 1.338    27.706
data arrival time                                                                                                                27.706

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[25].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.435


#Path 10
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n491_.in[2] (.names)                                                                                      1.338    22.910
$abc$2125$new_n491_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n490_.in[0] (.names)                                                                                      1.338    24.509
$abc$2125$new_n490_.out[0] (.names)                                                                                     0.261    24.770
$0\uport[31:0][24].in[2] (.names)                                                                                       1.338    26.108
$0\uport[31:0][24].out[0] (.names)                                                                                      0.261    26.369
uport[24].D[0] (.latch)                                                                                                 1.338    27.706
data arrival time                                                                                                                27.706

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[24].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.435


#Path 11
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n466_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n466_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n473_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n475_.in[1] (.names)                                                                                      1.338    22.910
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.261    23.171
$abc$2125$new_n479_.in[1] (.names)                                                                                      1.338    24.509
$abc$2125$new_n479_.out[0] (.names)                                                                                     0.261    24.770
$0\uport[31:0][22].in[3] (.names)                                                                                       1.338    26.108
$0\uport[31:0][22].out[0] (.names)                                                                                      0.261    26.369
uport[22].D[0] (.latch)                                                                                                 1.338    27.706
data arrival time                                                                                                                27.706

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[22].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -27.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.435


#Path 12
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.648
$abc$2125$new_n591_.out[0] (.names)                              0.261    21.909
$abc$2125$new_n595_.in[4] (.names)                               1.338    23.247
$abc$2125$new_n595_.out[0] (.names)                              0.261    23.508
$0\yport[31:0][29].in[3] (.names)                                1.338    24.846
$0\yport[31:0][29].out[0] (.names)                               0.261    25.107
yport[29].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 13
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.648
$abc$2125$new_n591_.out[0] (.names)                              0.261    21.909
$abc$2125$new_n593_.in[2] (.names)                               1.338    23.247
$abc$2125$new_n593_.out[0] (.names)                              0.261    23.508
$0\yport[31:0][28].in[3] (.names)                                1.338    24.846
$0\yport[31:0][28].out[0] (.names)                               0.261    25.107
yport[28].D[0] (.latch)                                          1.338    26.444
data arrival time                                                         26.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.173


#Path 14
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n471_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n488_.in[3] (.names)                                                                                      1.338    21.311
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n487_.in[3] (.names)                                                                                      1.338    22.910
$abc$2125$new_n487_.out[0] (.names)                                                                                     0.261    23.171
$0\uport[31:0][23].in[2] (.names)                                                                                       1.338    24.509
$0\uport[31:0][23].out[0] (.names)                                                                                      0.261    24.770
uport[23].D[0] (.latch)                                                                                                 1.338    26.108
data arrival time                                                                                                                26.108

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[23].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -26.108
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.836


#Path 15
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n466_.in[5] (.names)                                                                                      1.338    19.712
$abc$2125$new_n466_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n473_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n475_.in[1] (.names)                                                                                      1.338    22.910
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.261    23.171
$0\uport[31:0][21].in[2] (.names)                                                                                       1.338    24.509
$0\uport[31:0][21].out[0] (.names)                                                                                      0.261    24.770
uport[21].D[0] (.latch)                                                                                                 1.338    26.108
data arrival time                                                                                                                26.108

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[21].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -26.108
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.836


#Path 16
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n470_.in[4] (.names)                                                                                      1.338    19.712
$abc$2125$new_n470_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n469_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n469_.out[0] (.names)                                                                                     0.261    21.572
$abc$2125$new_n468_.in[1] (.names)                                                                                      1.338    22.910
$abc$2125$new_n468_.out[0] (.names)                                                                                     0.261    23.171
$0\uport[31:0][20].in[2] (.names)                                                                                       1.338    24.509
$0\uport[31:0][20].out[0] (.names)                                                                                      0.261    24.770
uport[20].D[0] (.latch)                                                                                                 1.338    26.108
data arrival time                                                                                                                26.108

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[20].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -26.108
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -24.836


#Path 17
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.787
$abc$2125$new_n663_.out[0] (.names)                              0.261    19.048
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.386
$abc$2125$new_n667_.out[0] (.names)                              0.261    20.647
$abc$2125$new_n671_.in[4] (.names)                               1.338    21.985
$abc$2125$new_n671_.out[0] (.names)                              0.261    22.246
$0\xport[31:0][31].in[3] (.names)                                1.338    23.584
$0\xport[31:0][31].out[0] (.names)                               0.261    23.845
xport[31].D[0] (.latch)                                          1.338    25.182
data arrival time                                                         25.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[31].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 18
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.787
$abc$2125$new_n663_.out[0] (.names)                              0.261    19.048
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.386
$abc$2125$new_n667_.out[0] (.names)                              0.261    20.647
$abc$2125$new_n669_.in[2] (.names)                               1.338    21.985
$abc$2125$new_n669_.out[0] (.names)                              0.261    22.246
$0\xport[31:0][30].in[3] (.names)                                1.338    23.584
$0\xport[31:0][30].out[0] (.names)                               0.261    23.845
xport[30].D[0] (.latch)                                          1.338    25.182
data arrival time                                                         25.182

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[30].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 19
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n591_.in[4] (.names)                               1.338    21.648
$abc$2125$new_n591_.out[0] (.names)                              0.261    21.909
$0\yport[31:0][27].in[3] (.names)                                1.338    23.247
$0\yport[31:0][27].out[0] (.names)                               0.261    23.508
yport[27].D[0] (.latch)                                          1.338    24.846
data arrival time                                                         24.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.574


#Path 20
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n589_.in[2] (.names)                               1.338    21.648
$abc$2125$new_n589_.out[0] (.names)                              0.261    21.909
$0\yport[31:0][26].in[3] (.names)                                1.338    23.247
$0\yport[31:0][26].out[0] (.names)                               0.261    23.508
yport[26].D[0] (.latch)                                          1.338    24.846
data arrival time                                                         24.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.574


#Path 21
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n580_.in[1] (.names)                               1.338    20.049
$abc$2125$new_n580_.out[0] (.names)                              0.261    20.310
$abc$2125$new_n585_.in[2] (.names)                               1.338    21.648
$abc$2125$new_n585_.out[0] (.names)                              0.261    21.909
$0\yport[31:0][24].in[3] (.names)                                1.338    23.247
$0\yport[31:0][24].out[0] (.names)                               0.261    23.508
yport[24].D[0] (.latch)                                          1.338    24.846
data arrival time                                                         24.846

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.574


#Path 22
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n445_.in[4] (.names)                                                                                      1.338    16.515
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n444_.in[2] (.names)                                                                                      1.338    18.114
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n447_.in[1] (.names)                                                                                      1.338    19.712
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n453_.in[4] (.names)                                                                                      1.338    21.311
$abc$2125$new_n453_.out[0] (.names)                                                                                     0.261    21.572
$0\uport[31:0][17].in[2] (.names)                                                                                       1.338    22.910
$0\uport[31:0][17].out[0] (.names)                                                                                      0.261    23.171
uport[17].D[0] (.latch)                                                                                                 1.338    24.509
data arrival time                                                                                                                24.509

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[17].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.509
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -23.237


#Path 23
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n464_.in[2] (.names)                                                                                      1.338    19.712
$abc$2125$new_n464_.out[0] (.names)                                                                                     0.261    19.973
$abc$2125$new_n463_.in[0] (.names)                                                                                      1.338    21.311
$abc$2125$new_n463_.out[0] (.names)                                                                                     0.261    21.572
$0\uport[31:0][19].in[2] (.names)                                                                                       1.338    22.910
$0\uport[31:0][19].out[0] (.names)                                                                                      0.261    23.171
uport[19].D[0] (.latch)                                                                                                 1.338    24.509
data arrival time                                                                                                                24.509

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[19].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -24.509
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -23.237


#Path 24
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.787
$abc$2125$new_n663_.out[0] (.names)                              0.261    19.048
$abc$2125$new_n667_.in[4] (.names)                               1.338    20.386
$abc$2125$new_n667_.out[0] (.names)                              0.261    20.647
$0\xport[31:0][29].in[3] (.names)                                1.338    21.985
$0\xport[31:0][29].out[0] (.names)                               0.261    22.246
xport[29].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[29].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 25
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.787
$abc$2125$new_n663_.out[0] (.names)                              0.261    19.048
$abc$2125$new_n665_.in[2] (.names)                               1.338    20.386
$abc$2125$new_n665_.out[0] (.names)                              0.261    20.647
$0\xport[31:0][28].in[3] (.names)                                1.338    21.985
$0\xport[31:0][28].out[0] (.names)                               0.261    22.246
xport[28].D[0] (.latch)                                          1.338    23.584
data arrival time                                                         23.584

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[28].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 26
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n587_.in[0] (.names)                               1.338    20.049
$abc$2125$new_n587_.out[0] (.names)                              0.261    20.310
$0\yport[31:0][25].in[3] (.names)                                1.338    21.648
$0\yport[31:0][25].out[0] (.names)                               0.261    21.909
yport[25].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 27
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n581_.in[5] (.names)                               1.338    18.450
$abc$2125$new_n581_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n580_.in[1] (.names)                               1.338    20.049
$abc$2125$new_n580_.out[0] (.names)                              0.261    20.310
$0\yport[31:0][23].in[3] (.names)                                1.338    21.648
$0\yport[31:0][23].out[0] (.names)                               0.261    21.909
yport[23].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 28
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n576_.in[2] (.names)                               1.338    18.450
$abc$2125$new_n576_.out[0] (.names)                              0.261    18.711
$abc$2125$new_n578_.in[2] (.names)                               1.338    20.049
$abc$2125$new_n578_.out[0] (.names)                              0.261    20.310
$0\yport[31:0][22].in[3] (.names)                                1.338    21.648
$0\yport[31:0][22].out[0] (.names)                               0.261    21.909
yport[22].D[0] (.latch)                                          1.338    23.247
data arrival time                                                         23.247

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.975


#Path 29
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n449_.in[5] (.names)                                                                                      1.338    16.515
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n460_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n459_.in[3] (.names)                                                                                      1.338    19.712
$abc$2125$new_n459_.out[0] (.names)                                                                                     0.261    19.973
$0\uport[31:0][18].in[2] (.names)                                                                                       1.338    21.311
$0\uport[31:0][18].out[0] (.names)                                                                                      0.261    21.572
uport[18].D[0] (.latch)                                                                                                 1.338    22.910
data arrival time                                                                                                                22.910

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[18].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.910
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.638


#Path 30
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n445_.in[4] (.names)                                                                                      1.338    16.515
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n444_.in[2] (.names)                                                                                      1.338    18.114
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    18.375
$abc$2125$new_n447_.in[1] (.names)                                                                                      1.338    19.712
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.261    19.973
$0\uport[31:0][16].in[3] (.names)                                                                                       1.338    21.311
$0\uport[31:0][16].out[0] (.names)                                                                                      0.261    21.572
uport[16].D[0] (.latch)                                                                                                 1.338    22.910
data arrival time                                                                                                                22.910

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[16].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -22.910
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -21.638


#Path 31
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n663_.in[4] (.names)                               1.338    18.787
$abc$2125$new_n663_.out[0] (.names)                              0.261    19.048
$0\xport[31:0][27].in[3] (.names)                                1.338    20.386
$0\xport[31:0][27].out[0] (.names)                               0.261    20.647
xport[27].D[0] (.latch)                                          1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 32
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n661_.in[2] (.names)                               1.338    18.787
$abc$2125$new_n661_.out[0] (.names)                              0.261    19.048
$0\xport[31:0][26].in[3] (.names)                                1.338    20.386
$0\xport[31:0][26].out[0] (.names)                               0.261    20.647
xport[26].D[0] (.latch)                                          1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 33
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n652_.in[1] (.names)                               1.338    17.188
$abc$2125$new_n652_.out[0] (.names)                              0.261    17.449
$abc$2125$new_n657_.in[2] (.names)                               1.338    18.787
$abc$2125$new_n657_.out[0] (.names)                              0.261    19.048
$0\xport[31:0][24].in[3] (.names)                                1.338    20.386
$0\xport[31:0][24].out[0] (.names)                               0.261    20.647
xport[24].D[0] (.latch)                                          1.338    21.985
data arrival time                                                         21.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[24].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 34
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$abc$2125$new_n576_.in[2] (.names)                               1.338    18.450
$abc$2125$new_n576_.out[0] (.names)                              0.261    18.711
$0\yport[31:0][21].in[3] (.names)                                1.338    20.049
$0\yport[31:0][21].out[0] (.names)                               0.261    20.310
yport[21].D[0] (.latch)                                          1.338    21.648
data arrival time                                                         21.648

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.648
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.376


#Path 35
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n445_.in[4] (.names)                                                                                      1.338    16.515
$abc$2125$new_n445_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n444_.in[2] (.names)                                                                                      1.338    18.114
$abc$2125$new_n444_.out[0] (.names)                                                                                     0.261    18.375
$0\uport[31:0][15].in[3] (.names)                                                                                       1.338    19.712
$0\uport[31:0][15].out[0] (.names)                                                                                      0.261    19.973
uport[15].D[0] (.latch)                                                                                                 1.338    21.311
data arrival time                                                                                                                21.311

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[15].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.311
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.039


#Path 36
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n439_.in[2] (.names)                                                                                      1.338    16.515
$abc$2125$new_n439_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n438_.in[0] (.names)                                                                                      1.338    18.114
$abc$2125$new_n438_.out[0] (.names)                                                                                     0.261    18.375
$0\uport[31:0][14].in[3] (.names)                                                                                       1.338    19.712
$0\uport[31:0][14].out[0] (.names)                                                                                      0.261    19.973
uport[14].D[0] (.latch)                                                                                                 1.338    21.311
data arrival time                                                                                                                21.311

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.311
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.039


#Path 37
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n412_.in[2] (.names)                                                                                      1.338    13.317
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n418_.in[2] (.names)                                                                                      1.338    14.916
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n422_.in[2] (.names)                                                                                      1.338    16.515
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.261    16.776
$abc$2125$new_n428_.in[3] (.names)                                                                                      1.338    18.114
$abc$2125$new_n428_.out[0] (.names)                                                                                     0.261    18.375
$0\uport[31:0][12].in[2] (.names)                                                                                       1.338    19.712
$0\uport[31:0][12].out[0] (.names)                                                                                      0.261    19.973
uport[12].D[0] (.latch)                                                                                                 1.338    21.311
data arrival time                                                                                                                21.311

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[12].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -21.311
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.039


#Path 38
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n659_.in[0] (.names)                               1.338    17.188
$abc$2125$new_n659_.out[0] (.names)                              0.261    17.449
$0\xport[31:0][25].in[3] (.names)                                1.338    18.787
$0\xport[31:0][25].out[0] (.names)                               0.261    19.048
xport[25].D[0] (.latch)                                          1.338    20.386
data arrival time                                                         20.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 39
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n653_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n653_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n652_.in[1] (.names)                               1.338    17.188
$abc$2125$new_n652_.out[0] (.names)                              0.261    17.449
$0\xport[31:0][23].in[3] (.names)                                1.338    18.787
$0\xport[31:0][23].out[0] (.names)                               0.261    19.048
xport[23].D[0] (.latch)                                          1.338    20.386
data arrival time                                                         20.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[23].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 40
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n648_.in[2] (.names)                               1.338    15.590
$abc$2125$new_n648_.out[0] (.names)                              0.261    15.851
$abc$2125$new_n650_.in[2] (.names)                               1.338    17.188
$abc$2125$new_n650_.out[0] (.names)                              0.261    17.449
$0\xport[31:0][22].in[3] (.names)                                1.338    18.787
$0\xport[31:0][22].out[0] (.names)                               0.261    19.048
xport[22].D[0] (.latch)                                          1.338    20.386
data arrival time                                                         20.386

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[22].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 41
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n574_.in[3] (.names)                               1.338    16.852
$abc$2125$new_n574_.out[0] (.names)                              0.261    17.113
$0\yport[31:0][20].in[3] (.names)                                1.338    18.450
$0\yport[31:0][20].out[0] (.names)                               0.261    18.711
yport[20].D[0] (.latch)                                          1.338    20.049
data arrival time                                                         20.049

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.777


#Path 42
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n572_.in[1] (.names)                               1.338    16.852
$abc$2125$new_n572_.out[0] (.names)                              0.261    17.113
$0\yport[31:0][19].in[3] (.names)                                1.338    18.450
$0\yport[31:0][19].out[0] (.names)                               0.261    18.711
yport[19].D[0] (.latch)                                          1.338    20.049
data arrival time                                                         20.049

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.777


#Path 43
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n564_.in[2] (.names)                               1.338    15.253
$abc$2125$new_n564_.out[0] (.names)                              0.261    15.514
$abc$2125$new_n566_.in[2] (.names)                               1.338    16.852
$abc$2125$new_n566_.out[0] (.names)                              0.261    17.113
$0\yport[31:0][17].in[3] (.names)                                1.338    18.450
$0\yport[31:0][17].out[0] (.names)                               0.261    18.711
yport[17].D[0] (.latch)                                          1.338    20.049
data arrival time                                                         20.049

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[17].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.049
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.777


#Path 44
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n412_.in[2] (.names)                                                                                      1.338    13.317
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n418_.in[2] (.names)                                                                                      1.338    14.916
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n422_.in[2] (.names)                                                                                      1.338    16.515
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.261    16.776
$0\uport[31:0][11].in[3] (.names)                                                                                       1.338    18.114
$0\uport[31:0][11].out[0] (.names)                                                                                      0.261    18.375
uport[11].D[0] (.latch)                                                                                                 1.338    19.712
data arrival time                                                                                                                19.712

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[11].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -19.712
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.441


#Path 45
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n424_.in[5] (.names)                                                                                      1.338    13.317
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n435_.in[3] (.names)                                                                                      1.338    14.916
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    15.177
$abc$2125$new_n434_.in[3] (.names)                                                                                      1.338    16.515
$abc$2125$new_n434_.out[0] (.names)                                                                                     0.261    16.776
$0\uport[31:0][13].in[2] (.names)                                                                                       1.338    18.114
$0\uport[31:0][13].out[0] (.names)                                                                                      0.261    18.375
uport[13].D[0] (.latch)                                                                                                 1.338    19.712
data arrival time                                                                                                                19.712

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[13].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -19.712
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.441


#Path 46
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n535_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n535_.out[0] (.names)                              0.261    15.851
$0\yport[31:0][4].in[1] (.names)                                 1.338    17.188
$0\yport[31:0][4].out[0] (.names)                                0.261    17.449
yport[4].D[0] (.latch)                                           1.338    18.787
data arrival time                                                         18.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 47
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n391_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n391_.out[0] (.names)                              0.261    15.851
$0\uport[31:0][3].in[1] (.names)                                 1.338    17.188
$0\uport[31:0][3].out[0] (.names)                                0.261    17.449
uport[3].D[0] (.latch)                                           1.338    18.787
data arrival time                                                         18.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 48
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n607_.in[5] (.names)                               1.338    15.590
$abc$2125$new_n607_.out[0] (.names)                              0.261    15.851
$0\xport[31:0][4].in[1] (.names)                                 1.338    17.188
$0\xport[31:0][4].out[0] (.names)                                0.261    17.449
xport[4].D[0] (.latch)                                           1.338    18.787
data arrival time                                                         18.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 49
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$abc$2125$new_n648_.in[2] (.names)                               1.338    15.590
$abc$2125$new_n648_.out[0] (.names)                              0.261    15.851
$0\xport[31:0][21].in[3] (.names)                                1.338    17.188
$0\xport[31:0][21].out[0] (.names)                               0.261    17.449
xport[21].D[0] (.latch)                                          1.338    18.787
data arrival time                                                         18.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[21].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 50
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n568_.in[5] (.names)                               1.338    15.253
$abc$2125$new_n568_.out[0] (.names)                              0.261    15.514
$0\yport[31:0][18].in[5] (.names)                                1.338    16.852
$0\yport[31:0][18].out[0] (.names)                               0.261    17.113
yport[18].D[0] (.latch)                                          1.338    18.450
data arrival time                                                         18.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.450
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.179


#Path 51
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
temp[0].A[35] (mult_36)                                          1.338     2.800
temp[0].Y[66] (mult_36)                                          1.523     4.323
$abc$2125$new_n540_.in[0] (.names)                               1.338     5.660
$abc$2125$new_n540_.out[0] (.names)                              0.261     5.921
$abc$2125$new_n539_.in[0] (.names)                               1.338     7.259
$abc$2125$new_n539_.out[0] (.names)                              0.261     7.520
$abc$2125$new_n545_.in[0] (.names)                               1.338     8.858
$abc$2125$new_n545_.out[0] (.names)                              0.261     9.119
$abc$2125$new_n552_.in[5] (.names)                               1.338    10.457
$abc$2125$new_n552_.out[0] (.names)                              0.261    10.718
$abc$2125$new_n558_.in[1] (.names)                               1.338    12.055
$abc$2125$new_n558_.out[0] (.names)                              0.261    12.316
$abc$2125$new_n562_.in[4] (.names)                               1.338    13.654
$abc$2125$new_n562_.out[0] (.names)                              0.261    13.915
$abc$2125$new_n564_.in[2] (.names)                               1.338    15.253
$abc$2125$new_n564_.out[0] (.names)                              0.261    15.514
$0\yport[31:0][16].in[3] (.names)                                1.338    16.852
$0\yport[31:0][16].out[0] (.names)                               0.261    17.113
yport[16].D[0] (.latch)                                          1.338    18.450
data arrival time                                                         18.450

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[16].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.450
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.179


#Path 52
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n412_.in[2] (.names)                                                                                      1.338    13.317
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n418_.in[2] (.names)                                                                                      1.338    14.916
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.261    15.177
$0\uport[31:0][10].in[4] (.names)                                                                                       1.338    16.515
$0\uport[31:0][10].out[0] (.names)                                                                                      0.261    16.776
uport[10].D[0] (.latch)                                                                                                 1.338    18.114
data arrival time                                                                                                                18.114

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[10].clk[0] (.latch)                                                                                               1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -18.114
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.842


#Path 53
Startpoint: uport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                1.338     1.338
uport[0].Q[0] (.latch) [clock-to-output]                                                                                0.124     1.462
temp[0].A[35] (mult_36)                                                                                                 1.338     2.800
temp[0].Y[71] (mult_36)                                                                                                 1.523     4.323
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[35] (mult_36)                       1.338     5.660
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     7.183
$abc$2125$new_n401_.in[0] (.names)                                                                                      1.338     8.521
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.261     8.782
$abc$2125$new_n405_.in[0] (.names)                                                                                      1.338    10.120
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261    10.381
$abc$2125$new_n413_.in[3] (.names)                                                                                      1.338    11.719
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261    11.980
$abc$2125$new_n412_.in[2] (.names)                                                                                      1.338    13.317
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.261    13.578
$abc$2125$new_n415_.in[1] (.names)                                                                                      1.338    14.916
$abc$2125$new_n415_.out[0] (.names)                                                                                     0.261    15.177
$0\uport[31:0][9].in[4] (.names)                                                                                        1.338    16.515
$0\uport[31:0][9].out[0] (.names)                                                                                       0.261    16.776
uport[9].D[0] (.latch)                                                                                                  1.338    18.114
data arrival time                                                                                                                18.114

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[9].clk[0] (.latch)                                                                                                1.338     1.338
clock uncertainty                                                                                                       0.000     1.338
cell setup time                                                                                                        -0.066     1.272
data required time                                                                                                                1.272
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                1.272
data arrival time                                                                                                               -18.114
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.842


#Path 54
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][3].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][3].out[0] (.names)                                0.261    15.851
yport[3].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 55
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][13].in[4] (.names)                                1.338    15.590
$0\yport[31:0][13].out[0] (.names)                               0.261    15.851
yport[13].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[13].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 56
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][12].in[4] (.names)                                1.338    15.590
$0\yport[31:0][12].out[0] (.names)                               0.261    15.851
yport[12].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[12].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 57
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][11].in[4] (.names)                                1.338    15.590
$0\yport[31:0][11].out[0] (.names)                               0.261    15.851
yport[11].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[11].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 58
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][10].in[4] (.names)                                1.338    15.590
$0\yport[31:0][10].out[0] (.names)                               0.261    15.851
yport[10].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[10].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 59
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][9].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][9].out[0] (.names)                                0.261    15.851
yport[9].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[9].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 60
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][8].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][8].out[0] (.names)                                0.261    15.851
yport[8].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 61
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][7].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][7].out[0] (.names)                                0.261    15.851
yport[7].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 62
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][6].in[3] (.names)                                 1.338    15.590
$0\yport[31:0][6].out[0] (.names)                                0.261    15.851
yport[6].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 63
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][5].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][5].out[0] (.names)                                0.261    15.851
yport[5].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 64
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][4].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][4].out[0] (.names)                                0.261    15.851
uport[4].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[4].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 65
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][2].in[4] (.names)                                 1.338    15.590
$0\yport[31:0][2].out[0] (.names)                                0.261    15.851
yport[2].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 66
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][1].in[5] (.names)                                 1.338    15.590
$0\yport[31:0][1].out[0] (.names)                                0.261    15.851
yport[1].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 67
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][0].in[3] (.names)                                 1.338    15.590
$0\yport[31:0][0].out[0] (.names)                                0.261    15.851
yport[0].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 68
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][1].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][1].out[0] (.names)                                0.261    15.851
uport[1].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 69
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][2].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][2].out[0] (.names)                                0.261    15.851
uport[2].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 70
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][8].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][8].out[0] (.names)                                0.261    15.851
uport[8].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 71
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][7].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][7].out[0] (.names)                                0.261    15.851
uport[7].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 72
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][6].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][6].out[0] (.names)                                0.261    15.851
uport[6].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 73
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][5].in[0] (.names)                                 1.338    15.590
$0\uport[31:0][5].out[0] (.names)                                0.261    15.851
uport[5].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 74
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][10].in[4] (.names)                                1.338    15.590
$0\xport[31:0][10].out[0] (.names)                               0.261    15.851
xport[10].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[10].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 75
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : uport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\uport[31:0][0].in[4] (.names)                                 1.338    15.590
$0\uport[31:0][0].out[0] (.names)                                0.261    15.851
uport[0].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 76
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n646_.in[3] (.names)                               1.338    13.991
$abc$2125$new_n646_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][20].in[3] (.names)                                1.338    15.590
$0\xport[31:0][20].out[0] (.names)                               0.261    15.851
xport[20].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[20].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 77
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n640_.in[5] (.names)                               1.338    12.392
$abc$2125$new_n640_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n644_.in[1] (.names)                               1.338    13.991
$abc$2125$new_n644_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][19].in[3] (.names)                                1.338    15.590
$0\xport[31:0][19].out[0] (.names)                               0.261    15.851
xport[19].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[19].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 78
Startpoint: xport[5].Q[0] (.latch clocked by clk)
Endpoint  : xport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
xport[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n612_.in[1] (.names)                               1.338     2.800
$abc$2125$new_n612_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n611_.in[0] (.names)                               1.338     4.398
$abc$2125$new_n611_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n617_.in[0] (.names)                               1.338     5.997
$abc$2125$new_n617_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n624_.in[5] (.names)                               1.338     7.596
$abc$2125$new_n624_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n630_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n630_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n634_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n634_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n636_.in[2] (.names)                               1.338    12.392
$abc$2125$new_n636_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n638_.in[2] (.names)                               1.338    13.991
$abc$2125$new_n638_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][17].in[3] (.names)                                1.338    15.590
$0\xport[31:0][17].out[0] (.names)                               0.261    15.851
xport[17].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[17].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 79
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][18].in[3] (.names)                                1.338    15.590
$0\xport[31:0][18].out[0] (.names)                               0.261    15.851
xport[18].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[18].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 80
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][16].in[4] (.names)                                1.338    15.590
$0\xport[31:0][16].out[0] (.names)                               0.261    15.851
xport[16].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[16].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 81
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][15].in[4] (.names)                                1.338    15.590
$0\xport[31:0][15].out[0] (.names)                               0.261    15.851
xport[15].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[15].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 82
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][14].in[4] (.names)                                1.338    15.590
$0\xport[31:0][14].out[0] (.names)                               0.261    15.851
xport[14].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[14].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 83
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][13].in[4] (.names)                                1.338    15.590
$0\xport[31:0][13].out[0] (.names)                               0.261    15.851
xport[13].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[13].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 84
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][12].in[4] (.names)                                1.338    15.590
$0\xport[31:0][12].out[0] (.names)                               0.261    15.851
xport[12].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[12].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 85
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][11].in[4] (.names)                                1.338    15.590
$0\xport[31:0][11].out[0] (.names)                               0.261    15.851
xport[11].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[11].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 86
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][14].in[4] (.names)                                1.338    15.590
$0\yport[31:0][14].out[0] (.names)                               0.261    15.851
yport[14].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[14].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 87
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][9].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][9].out[0] (.names)                                0.261    15.851
xport[9].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[9].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 88
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][8].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][8].out[0] (.names)                                0.261    15.851
xport[8].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[8].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 89
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][7].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][7].out[0] (.names)                                0.261    15.851
xport[7].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[7].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 90
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][6].in[3] (.names)                                 1.338    15.590
$0\xport[31:0][6].out[0] (.names)                                0.261    15.851
xport[6].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[6].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 91
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][5].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][5].out[0] (.names)                                0.261    15.851
xport[5].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 92
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][3].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][3].out[0] (.names)                                0.261    15.851
xport[3].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[3].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 93
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][2].in[4] (.names)                                 1.338    15.590
$0\xport[31:0][2].out[0] (.names)                                0.261    15.851
xport[2].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[2].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 94
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][1].in[5] (.names)                                 1.338    15.590
$0\xport[31:0][1].out[0] (.names)                                0.261    15.851
xport[1].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[1].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 95
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\xport[31:0][0].in[3] (.names)                                 1.338    15.590
$0\xport[31:0][0].out[0] (.names)                                0.261    15.851
xport[0].D[0] (.latch)                                           1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 96
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : yport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         1.338     1.338
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$2125$new_n363_.in[2] (.names)                               1.338     2.800
$abc$2125$new_n363_.out[0] (.names)                              0.261     3.061
$abc$2125$new_n362_.in[4] (.names)                               1.338     4.398
$abc$2125$new_n362_.out[0] (.names)                              0.261     4.659
$abc$2125$new_n361_.in[4] (.names)                               1.338     5.997
$abc$2125$new_n361_.out[0] (.names)                              0.261     6.258
$abc$2125$new_n360_.in[2] (.names)                               1.338     7.596
$abc$2125$new_n360_.out[0] (.names)                              0.261     7.857
$abc$2125$new_n359_.in[0] (.names)                               1.338     9.195
$abc$2125$new_n359_.out[0] (.names)                              0.261     9.456
$abc$2125$new_n358_.in[4] (.names)                               1.338    10.793
$abc$2125$new_n358_.out[0] (.names)                              0.261    11.054
$abc$2125$new_n357_.in[1] (.names)                               1.338    12.392
$abc$2125$new_n357_.out[0] (.names)                              0.261    12.653
$abc$2125$new_n673_.in[4] (.names)                               1.338    13.991
$abc$2125$new_n673_.out[0] (.names)                              0.261    14.252
$0\yport[31:0][15].in[4] (.names)                                1.338    15.590
$0\yport[31:0][15].out[0] (.names)                               0.261    15.851
yport[15].D[0] (.latch)                                          1.338    17.188
data arrival time                                                         17.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[15].clk[0] (.latch)                                        1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -17.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.917


#Path 97
Startpoint: yport[4].Q[0] (.latch clocked by clk)
Endpoint  : out:yport[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[4].clk[0] (.latch)                                         1.338     1.338
yport[4].Q[0] (.latch) [clock-to-output]                         0.124     1.462
out:yport[4].outpad[0] (.output)                                 1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 98
Startpoint: xport[25].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        1.338     1.338
xport[25].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[25].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 99
Startpoint: xport[26].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        1.338     1.338
xport[26].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[26].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#Path 100
Startpoint: xport[27].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        1.338     1.338
xport[27].Q[0] (.latch) [clock-to-output]                        0.124     1.462
out:xport[27].outpad[0] (.output)                                1.338     2.800
data arrival time                                                          2.800

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.800


#End of timing report
