{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679573462018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679573462019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 09:11:01 2023 " "Processing started: Thu Mar 23 09:11:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679573462019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679573462019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679573462019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679573462443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.sv" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDG Mod_Teste.v(42) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(42): object \"LEDG\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDR Mod_Teste.v(42) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(42): object \"LEDR\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDG Mod_Teste.v(43) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(43): object \"LEDG\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDR Mod_Teste.v(43) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(43): object \"LEDR\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDG Mod_Teste.v(44) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(44): object \"LEDG\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDR Mod_Teste.v(44) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(44): object \"LEDR\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDG Mod_Teste.v(45) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(45): object \"LEDG\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LEDR Mod_Teste.v(45) " "Verilog HDL Procedural Assignment error at Mod_Teste.v(45): object \"LEDR\" on left-hand side of assignment must have a variable data type" {  } { { "Mod_Teste.v" "" { Text "E:/LASD/2022.2/ARTHURHENRIQUE_119211079/Mod_Teste.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1679573462490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679573462599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 23 09:11:02 2023 " "Processing ended: Thu Mar 23 09:11:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679573462599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679573462599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679573462599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679573462599 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus II Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679573463162 ""}
