
---------- Begin Simulation Statistics ----------
final_tick                               7884637654541250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     17                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737460                       # Number of bytes of host memory used
host_op_rate                                       17                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23610.04                       # Real time elapsed on the host
host_tick_rate                           333952802804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      405973                       # Number of instructions simulated
sim_ops                                        406517                       # Number of ops (including micro ops) simulated
sim_seconds                               7884.637655                       # Number of seconds simulated
sim_ticks                                7884637654541250                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            71.253746                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  51354                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               72072                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            10005                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            77093                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7653                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          10758                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3105                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 105129                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2423                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             6543                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                     89689                       # Number of branches committed
system.cpu0.commit.bw_lim_events                12873                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          37821                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              384508                       # Number of instructions committed
system.cpu0.commit.committedOps                384698                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       731302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.526045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.329435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       547151     74.82%     74.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       113606     15.53%     90.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        24014      3.28%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        22727      3.11%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5828      0.80%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3119      0.43%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          896      0.12%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1088      0.15%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        12873      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       731302                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               12268                       # Number of function calls committed.
system.cpu0.commit.int_insts                   374797                       # Number of committed integer instructions.
system.cpu0.commit.loads                       107373                       # Number of loads committed
system.cpu0.commit.membars                        493                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          493      0.13%      0.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          219231     56.99%     57.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2150      0.56%     57.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             542      0.14%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         107582     27.97%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         54688     14.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           384698                       # Class of committed instruction
system.cpu0.commit.refs                        162282                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     384508                       # Number of Instructions Simulated
system.cpu0.committedOps                       384698                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.590516                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.590516                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                38815                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 3565                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               50831                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                438824                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  390858                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   303532                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  6679                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6811                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                  893                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     105129                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    77767                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       332869                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 4465                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        455884                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          116                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  20320                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.076148                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            397484                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             59007                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.330211                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            740777                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.944675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  424447     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  234534     31.66%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   45582      6.15%     95.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   26418      3.57%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    4297      0.58%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    2448      0.33%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     811      0.11%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1011      0.14%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1229      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              740777                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu0.idleCycles                         639805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                6756                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                   94647                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.299595                       # Inst execution rate
system.cpu0.iew.exec_refs                      175167                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     57390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   5219                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               117596                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               598                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             3713                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               58853                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             422511                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               117777                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5333                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               413616                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 2908                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  6679                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 2948                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          391                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6122                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1217                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        10223                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3944                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            53                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3194                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          3562                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   161381                       # num instructions consuming a value
system.cpu0.iew.wb_count                       408069                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883623                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   142600                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.295578                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        408416                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  500770                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 262991                       # number of integer regfile writes
system.cpu0.ipc                              0.278512                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.278512                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              604      0.14%      0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               238141     56.84%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2176      0.52%     57.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  545      0.13%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              119510     28.53%     86.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              57961     13.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                418949                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1344                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003208                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    166     12.35%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   619     46.06%     58.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  557     41.44%     99.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                419675                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           1580324                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       408057                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           460363                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    421372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   418949                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1139                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          37812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              331                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           107                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        14796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       740777                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.565553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.826146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             437858     59.11%     59.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             216782     29.26%     88.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              66328      8.95%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              13612      1.84%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               3816      0.52%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1167      0.16%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1021      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                 94      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 99      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         740777                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.303458                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             1383                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1052                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              117596                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              58853                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                     92                       # number of misc regfile reads
system.cpu0.numCycles                         1380582                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                   8287                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               246004                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   105                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  398198                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  4466                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups               523251                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                432273                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             279822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   297052                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  5130                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  6679                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                 9985                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   33818                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          523239                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         20576                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               393                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     2983                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           389                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     1139765                       # The number of ROB reads
system.cpu0.rob.rob_writes                     854517                       # The number of ROB writes
system.cpu0.timesIdled                          15050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            42.420153                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    943                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                2223                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              332                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             1397                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               296                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            441                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             145                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   2487                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                            79                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              230                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      1561                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  102                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1043                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6612                       # Number of instructions committed
system.cpu1.commit.committedOps                  6732                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        18260                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.368675                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.091019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        14977     82.02%     82.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1957     10.72%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          561      3.07%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          310      1.70%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          103      0.56%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           57      0.31%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          141      0.77%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           52      0.28%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          102      0.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        18260                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 502                       # Number of function calls committed.
system.cpu1.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu1.commit.loads                         1237                       # Number of loads committed
system.cpu1.commit.membars                        166                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          166      2.47%      2.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4251     63.15%     65.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              8      0.12%     65.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              16      0.24%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1316     19.55%     85.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           963     14.30%     99.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.18%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6732                       # Class of committed instruction
system.cpu1.commit.refs                          2291                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6612                       # Number of Instructions Simulated
system.cpu1.committedOps                         6732                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.142317                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.142317                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 4843                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  107                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 818                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  8766                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    8115                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     5264                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   283                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  172                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                   86                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       2487                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     1657                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         8622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  163                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                         10382                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    770                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073145                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              9583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              1239                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305344                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             18591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.572266                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.922513                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   11099     59.70%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    5697     30.64%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1067      5.74%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     407      2.19%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     125      0.67%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     158      0.85%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       2      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.02%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      33      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          15410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    1668                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217552                       # Inst execution rate
system.cpu1.iew.exec_refs                        2537                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      1103                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     48                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 1565                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               247                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              189                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                1164                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               7776                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 1434                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              121                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 7397                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                   23                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   283                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                   23                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          328                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          110                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          174                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            61                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     2584                       # num instructions consuming a value
system.cpu1.iew.wb_count                         7237                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.791022                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     2044                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212847                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          7290                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                    8606                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4890                       # number of integer regfile writes
system.cpu1.ipc                              0.194465                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.194465                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              219      2.91%      2.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4683     62.29%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   9      0.12%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   16      0.21%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1552     20.64%     86.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1027     13.66%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  7518                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         65                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008646                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     17     26.15%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    31     47.69%     73.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15     23.08%     96.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     96.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      3.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  7350                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             33667                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         7225                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             8807                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      7348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     7518                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                428                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            48                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        18591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.404389                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.835463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              13448     72.34%     72.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3771     20.28%     92.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                850      4.57%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                282      1.52%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                112      0.60%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 51      0.27%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 41      0.22%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 36      0.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18591                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.221111                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                1565                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1164                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     53                       # number of misc regfile reads
system.cpu1.numCycles                           34001                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1344821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                     78                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4368                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                     4                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                    8437                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     3                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                 8661                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  8099                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               5329                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     5030                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   199                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   283                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                  284                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     961                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups            8649                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          4479                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               165                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                      621                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           164                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       25634                       # The number of ROB reads
system.cpu1.rob.rob_writes                      15881                       # The number of ROB writes
system.cpu1.timesIdled                            289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            45.096322                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   1030                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                2284                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              331                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             1477                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               326                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            441                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             115                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   2581                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                            72                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              216                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      1650                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  183                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1161                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                7135                       # Number of instructions committed
system.cpu2.commit.committedOps                  7258                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        19229                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.377451                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.179678                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        15995     83.18%     83.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1849      9.62%     92.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          532      2.77%     95.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          320      1.66%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           91      0.47%     97.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           55      0.29%     97.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          146      0.76%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           58      0.30%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          183      0.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        19229                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 509                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6940                       # Number of committed integer instructions.
system.cpu2.commit.loads                         1402                       # Number of loads committed
system.cpu2.commit.membars                        171                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          171      2.36%      2.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4438     61.15%     63.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              9      0.12%     63.63% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              18      0.25%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1474     20.31%     84.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1136     15.65%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.17%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             7258                       # Class of committed instruction
system.cpu2.commit.refs                          2622                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       7135                       # Number of Instructions Simulated
system.cpu2.committedOps                         7258                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.864891                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.864891                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 5708                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  122                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 924                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  9347                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    8168                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     5320                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   262                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  202                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  109                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       2581                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     1702                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         9533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  149                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         10806                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    754                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.074357                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              9656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              1356                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.311313                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             19567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.564931                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.918515                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   11767     60.14%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    6006     30.69%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1003      5.13%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     409      2.09%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     187      0.96%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     162      0.83%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       2      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      28      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               19567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          15144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 226                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    1794                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.230071                       # Inst execution rate
system.cpu2.iew.exec_refs                        2869                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      1258                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    331                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 1714                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               245                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              191                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                1340                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               8420                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 1611                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              106                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 7986                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  143                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   262                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  148                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          312                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          120                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     3094                       # num instructions consuming a value
system.cpu2.iew.wb_count                         7841                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.770200                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     2383                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.225894                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          7887                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                    9345                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   5207                       # number of integer regfile writes
system.cpu2.ipc                              0.205554                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.205554                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              216      2.67%      2.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4934     60.97%     63.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   9      0.11%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   18      0.22%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                1717     21.22%     85.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1186     14.66%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  8092                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        106                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013099                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     18     16.98%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    42     39.62%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   44     41.51%     98.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     98.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      1.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  7968                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             35832                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         7829                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             9570                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      7965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     8092                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                455                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        19567                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.413553                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.866823                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              14201     72.58%     72.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3840     19.62%     92.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                920      4.70%     96.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                303      1.55%     98.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                137      0.70%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 83      0.42%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 41      0.21%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 42      0.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          19567                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.233125                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              235                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              45                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                1714                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1340                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     45                       # number of misc regfile reads
system.cpu2.numCycles                           34711                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1346886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    485                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4638                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                    98                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    8490                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                 9548                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  8725                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5655                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     5105                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   657                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   262                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                  775                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1017                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups            9536                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          4450                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               165                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                      690                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           164                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       27192                       # The number of ROB reads
system.cpu2.rob.rob_writes                      17176                       # The number of ROB writes
system.cpu2.timesIdled                            278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            39.750302                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    987                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                2483                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              365                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             1636                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               307                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            479                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             172                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   2831                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                            82                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              271                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      1779                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  146                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            978                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                7718                       # Number of instructions committed
system.cpu3.commit.committedOps                  7829                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        20599                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.380067                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.117468                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        16829     81.70%     81.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2225     10.80%     92.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          650      3.16%     95.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          365      1.77%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          111      0.54%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           86      0.42%     98.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          142      0.69%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           45      0.22%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          146      0.71%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        20599                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 556                       # Number of function calls committed.
system.cpu3.commit.int_insts                     7513                       # Number of committed integer instructions.
system.cpu3.commit.loads                         1465                       # Number of loads committed
system.cpu3.commit.membars                        156                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          156      1.99%      1.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4950     63.23%     65.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              9      0.11%     65.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              18      0.23%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     65.56% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1547     19.76%     85.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1137     14.52%     99.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.15%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             7829                       # Class of committed instruction
system.cpu3.commit.refs                          2696                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       7718                       # Number of Instructions Simulated
system.cpu3.committedOps                         7829                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.325214                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.325214                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 6508                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   99                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 896                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 10150                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    8012                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     6007                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   338                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  139                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  103                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       2831                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     1773                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        10289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  174                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         12053                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    864                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.084806                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             10246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              1294                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.361063                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             20968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.586704                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.952598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   12425     59.26%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    6463     30.82%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1220      5.82%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     430      2.05%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     207      0.99%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     164      0.78%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.02%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.01%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      52      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               20968                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          12414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 274                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    1857                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.251483                       # Inst execution rate
system.cpu3.iew.exec_refs                        2886                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      1255                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    416                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 1756                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               297                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              225                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                1337                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               8808                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 1631                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              171                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 8395                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    2                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   338                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    8                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          291                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          106                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          221                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     3054                       # num instructions consuming a value
system.cpu3.iew.wb_count                         8224                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.777669                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     2375                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246360                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          8291                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                    9959                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5609                       # number of integer regfile writes
system.cpu3.ipc                              0.231202                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.231202                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              222      2.59%      2.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 5351     62.47%     65.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   9      0.11%     65.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   18      0.21%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                1769     20.65%     86.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1185     13.83%     99.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  8566                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         96                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011207                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     16     16.67%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    34     35.42%     52.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   44     45.83%     97.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     97.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      2.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  8426                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             38170                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         8212                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             9775                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      8349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     8566                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                459                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved            67                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        20968                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.408527                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.833108                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              15059     71.82%     71.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               4381     20.89%     92.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                942      4.49%     97.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                308      1.47%     98.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                126      0.60%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 73      0.35%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 47      0.22%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 30      0.14%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          20968                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.256605                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              243                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              28                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                1756                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1337                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     66                       # number of misc regfile reads
system.cpu3.numCycles                           33382                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1348196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    432                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 5122                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   146                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    8398                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                10021                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  9236                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               6107                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     5741                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1155                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   338                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 1251                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     985                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10009                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          4808                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               216                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                      842                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           215                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       28857                       # The number of ROB reads
system.cpu3.rob.rob_writes                      17983                       # The number of ROB writes
system.cpu3.timesIdled                            256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3008                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          604                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6745                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1551                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6807                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              239                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            119                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1118                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7849                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              331                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9339                       # Request fanout histogram
system.membus.respLayer1.occupancy           47512000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            25863500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 47                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    328526553795281.250000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1609444777782915.250000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           23     95.83%     95.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      4.17%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        80000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 7884636963742750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      363454500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 7884637291086750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         1337                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1337                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         1337                       # number of overall hits
system.cpu2.icache.overall_hits::total           1337                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          365                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           365                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          365                       # number of overall misses
system.cpu2.icache.overall_misses::total          365                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     16823000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16823000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     16823000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16823000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         1702                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1702                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         1702                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1702                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.214454                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.214454                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.214454                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.214454                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 46090.410959                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46090.410959                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 46090.410959                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46090.410959                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu2.icache.writebacks::total              298                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           35                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          330                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          330                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     14886000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14886000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     14886000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14886000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.193890                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.193890                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.193890                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.193890                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 45109.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45109.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 45109.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45109.090909                       # average overall mshr miss latency
system.cpu2.icache.replacements                   298                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         1337                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1337                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     16823000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16823000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         1702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.214454                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.214454                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 46090.410959                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46090.410959                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          330                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     14886000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14886000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.193890                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.193890                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 45109.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45109.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1667                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              330                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             5.051515                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        346125000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             3734                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            3734                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         1632                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1632                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         1632                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1632                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          890                       # number of overall misses
system.cpu2.dcache.overall_misses::total          890                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     46682499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     46682499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     46682499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     46682499                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data         2522                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2522                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data         2522                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2522                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.352895                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.352895                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.352895                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.352895                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 52452.246067                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52452.246067                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 52452.246067                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52452.246067                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu2.dcache.writebacks::total               57                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          587                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          303                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      9380000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      9380000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      9380000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      9380000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.120143                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.120143                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.120143                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.120143                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 30957.095710                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30957.095710                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 30957.095710                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30957.095710                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    57                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data          915                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            915                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          550                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          550                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     22482000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     22482000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         1465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.375427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 40876.363636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40876.363636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          327                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          223                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      5732000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5732000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.152218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.152218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 25704.035874                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25704.035874                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data          717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          340                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     24200499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     24200499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         1057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.321665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.321665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71177.938235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71177.938235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          260                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           80                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      3648000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3648000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.075686                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.075686                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data        45600                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        45600                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           70                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           56                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       767500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       767500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 13705.357143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13705.357143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        59500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.134921                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.134921                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           47                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           28                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       180500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       180500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.373333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.373333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6446.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6446.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           28                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       155500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       155500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.373333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.373333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5553.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5553.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        37500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        37500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           18                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             18                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           54                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           54                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       338500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       338500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           72                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           72                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.750000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.750000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6268.518519                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6268.518519                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           54                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           54                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       284500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       284500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5268.518519                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5268.518519                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.999998                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2206                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              311                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.093248                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        346136500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.999998                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.875000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.875000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5901                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5901                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 69                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    225275350992164.281250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1332746893785271.250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           34     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      2.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 7884636963752250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      369815500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 7884637284725750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         1353                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1353                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         1353                       # number of overall hits
system.cpu3.icache.overall_hits::total           1353                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          420                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           420                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          420                       # number of overall misses
system.cpu3.icache.overall_misses::total          420                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     13967000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13967000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     13967000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13967000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         1773                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1773                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         1773                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1773                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.236887                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.236887                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.236887                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.236887                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33254.761905                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33254.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33254.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33254.761905                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          349                       # number of writebacks
system.cpu3.icache.writebacks::total              349                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           39                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           39                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          381                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     12828000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12828000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     12828000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12828000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.214890                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.214890                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.214890                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.214890                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33669.291339                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33669.291339                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33669.291339                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33669.291339                       # average overall mshr miss latency
system.cpu3.icache.replacements                   349                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         1353                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1353                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          420                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          420                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     13967000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13967000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         1773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.236887                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.236887                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33254.761905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33254.761905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           39                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     12828000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12828000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.214890                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.214890                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33669.291339                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33669.291339                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1734                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              381                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.551181                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        353156000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             3927                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            3927                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         1705                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1705                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         1705                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1705                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          846                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           846                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          846                       # number of overall misses
system.cpu3.dcache.overall_misses::total          846                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     44700498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     44700498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     44700498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     44700498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         2551                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2551                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         2551                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2551                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.331635                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.331635                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.331635                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.331635                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 52837.468085                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52837.468085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 52837.468085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52837.468085                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    30.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           68                       # number of writebacks
system.cpu3.dcache.writebacks::total               68                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          541                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          305                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          305                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          305                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          305                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      7578500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      7578500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7578500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.119561                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.119561                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.119561                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.119561                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 24847.540984                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24847.540984                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 24847.540984                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24847.540984                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    68                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data          969                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            969                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          521                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          521                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     24694000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     24694000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         1490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.349664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.349664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 47397.312860                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47397.312860                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          224                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      4630000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      4630000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.150336                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.150336                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 20669.642857                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20669.642857                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data          736                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           736                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          325                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     20006498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20006498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         1061                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1061                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.306315                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.306315                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 61558.455385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61558.455385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           81                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      2948500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2948500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.076343                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.076343                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 36401.234568                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36401.234568                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           85                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           42                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       235500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       235500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.330709                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.330709                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  5607.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5607.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.078740                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.078740                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3100                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3100                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           53                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           29                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       107500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       107500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.353659                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.353659                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  3706.896552                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  3706.896552                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           28                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        81500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        81500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.341463                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.341463                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  2910.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2910.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           27                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           55                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           55                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       238000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       238000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           82                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           82                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670732                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670732                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4327.272727                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4327.272727                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           55                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           55                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       183000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       183000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670732                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670732                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3327.272727                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3327.272727                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           21.999999                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2288                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              311                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.356913                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        353167500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    21.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.687500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.687500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5995                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5995                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3942318482125625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5575280264426669                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       134000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 7884636964117250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      690290000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 7884636964251250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        60633                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           60633                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        60633                       # number of overall hits
system.cpu0.icache.overall_hits::total          60633                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17133                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17133                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17133                       # number of overall misses
system.cpu0.icache.overall_misses::total        17133                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    628255996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    628255996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    628255996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    628255996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        77766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        77766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        77766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        77766                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.220315                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.220315                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.220315                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.220315                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36669.351310                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36669.351310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36669.351310                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36669.351310                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2064                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.122449                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15881                       # number of writebacks
system.cpu0.icache.writebacks::total            15881                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1219                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1219                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15914                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15914                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15914                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15914                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    573225499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    573225499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    573225499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    573225499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.204640                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.204640                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.204640                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.204640                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 36020.202275                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36020.202275                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 36020.202275                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36020.202275                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15881                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        60633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          60633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17133                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    628255996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    628255996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        77766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        77766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.220315                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.220315                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36669.351310                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36669.351310                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1219                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1219                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15914                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15914                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    573225499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    573225499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.204640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.204640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 36020.202275                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36020.202275                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              76547                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15914                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.810041                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           171446                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          171446                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       140281                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          140281                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       140281                       # number of overall hits
system.cpu0.dcache.overall_hits::total         140281                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        22912                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         22912                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        22912                       # number of overall misses
system.cpu0.dcache.overall_misses::total        22912                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    761345800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    761345800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    761345800                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    761345800                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       163193                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       163193                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       163193                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       163193                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.140398                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140398                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.140398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140398                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33229.128841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33229.128841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33229.128841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33229.128841                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18802                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              456                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.232456                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   141.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        12061                       # number of writebacks
system.cpu0.dcache.writebacks::total            12061                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10679                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10679                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        12233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        12233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12233                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    373011927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    373011927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    373011927                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    373011927                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074960                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074960                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 30492.269026                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30492.269026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 30492.269026                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30492.269026                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 12061                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        94566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        14165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    423540500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    423540500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       108731                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       108731                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.130276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.130276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29900.494176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29900.494176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         4543                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4543                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    270530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    270530000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 28115.776346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28115.776346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        45715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         45715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         8747                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8747                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    337805300                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    337805300                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        54462                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        54462                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.160607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.160607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38619.560992                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38619.560992                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         6136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         2611                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2611                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    102481927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    102481927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.047942                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.047942                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39250.067790                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39250.067790                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2312500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2312500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.264368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.264368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33514.492754                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33514.492754                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           47                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1063500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1063500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.084291                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.084291                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48340.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48340.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          166                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           72                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       446000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       446000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.302521                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.302521                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6194.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6194.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       377000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       377000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.289916                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.289916                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5463.768116                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5463.768116                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          194                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            194                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           15                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           15                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       169000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       169000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.071770                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.071770                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11266.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11266.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           15                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           15                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       154000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       154000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.071770                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.071770                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10266.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10266.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           30.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             153205                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12193                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.564996                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    30.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           339995                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          339995                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                8884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  23                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10574                       # number of overall hits
system.l2.overall_hits::.cpu0.data               8884                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                220                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 39                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                187                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 35                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                263                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 23                       # number of overall hits
system.l2.overall_hits::total                   20225                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9113                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5339                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3111                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              143                       # number of overall misses
system.l2.overall_misses::.cpu1.data               76                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              143                       # number of overall misses
system.l2.overall_misses::.cpu2.data              103                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              118                       # number of overall misses
system.l2.overall_misses::.cpu3.data               80                       # number of overall misses
system.l2.overall_misses::total                  9113                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    436224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    247903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     12081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      5128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     12176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      7563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      9142000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      6221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        736439000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    436224000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    247903000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     12081500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      5128000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     12176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      7563500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      9142000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      6221000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       736439000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           11995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             115                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             103                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          11995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            115                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            103                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.335512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.259358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.393939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.660870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.433333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.746377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.309711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.776699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310621                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.335512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.259358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.393939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.660870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.433333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.746377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.309711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.776699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310621                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81705.188237                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79685.953070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84486.013986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 67473.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85146.853147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 73432.038835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 77474.576271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 77762.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80811.917042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81705.188237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79685.953070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84486.013986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 67473.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85146.853147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 73432.038835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 77474.576271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 77762.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80811.917042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1551                       # number of writebacks
system.l2.writebacks::total                      1551                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 155                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                155                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         5335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    382711501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    216760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      8651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      3941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      8711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      5827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      5998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      4722500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    637324001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    382711501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    216760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      8651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      3941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      8711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      5827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      5998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      4722500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    637324001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.335260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.259275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.305785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.521739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.339394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.623188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.212598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.611650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.335260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.259275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.305785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.521739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.339394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.623188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.212598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.611650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305338                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71735.988941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69697.909968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77941.441441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65691.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 77776.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 67755.813953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 74055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 74960.317460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71145.791583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71735.988941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69697.909968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77941.441441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65691.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 77776.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 67755.813953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 74055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 74960.317460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71145.791583                       # average overall mshr miss latency
system.l2.replacements                          15009                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24319                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24319                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24319                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.479452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18617.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18085.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       679500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       700000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.479452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19985.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.040000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1434                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     80777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      1773000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      2704000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2463000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      87717500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         2466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.418491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.812500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.870968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78272.771318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        73875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data       104000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 91222.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79096.032462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           27                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     70457500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1533000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      2444000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      2193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     76627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.418491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.812500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.870968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68272.771318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        63875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data        94000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 81222.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69096.032462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    436224000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     12081500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     12176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      9142000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    469623500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.335512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.393939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.433333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.309711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.338082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81705.188237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84486.013986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85146.853147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 77474.576271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81773.202159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    382711501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      8651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      8711000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      5998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    406072501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.335260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.305785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.339394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.212598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.331960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71735.988941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77941.441441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 77776.785714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 74055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72011.438376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         7450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           77                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    167125500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      3355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      4859500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      3758000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    179098000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           87                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.218176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.597701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.726415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.736111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.230856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80387.445887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 64519.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 63110.389610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 70905.660377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79211.853162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           51                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    146303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      2408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      3383000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      2529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.218071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.413793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.566038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70405.678537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66902.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 56383.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 70263.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69965.610860                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       210000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       268500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19090.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19178.571429                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                       57167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15075                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.792172                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        5.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       10.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       14.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.375000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.109375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.078125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.171875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.234375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1850307                       # Number of tag accesses
system.l2.tags.data_accesses                  1850307                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        199040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          7168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             573312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       341440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         7104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        360896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        99264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           3110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               43                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               25                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                0                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                    73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           43                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               46                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks             13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks             13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              43                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              25                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                   85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      2562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        59.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        55.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000255879750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2025289681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1242                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1551                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   214                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    116251000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               273038500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13902.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32652.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.939813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.383442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.533575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          897     36.48%     36.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          741     30.13%     66.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          282     11.47%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          173      7.04%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      3.17%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      2.89%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      1.42%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.30%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          150      6.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.262500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.696858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.087226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2      2.50%      2.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            10     12.50%     15.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            14     17.50%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            14     17.50%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             9     11.25%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9     11.25%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      6.25%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      6.25%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      2.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      1.25%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      3.75%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.475000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.454049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.856472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     73.75%     73.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      7.50%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     16.25%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 535168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   84352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  573312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     690786000                       # Total gap between requests
system.mem_ctrls.avgGap                      65732.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       341440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       163968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         7104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         3008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         7168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         3776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         5184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         3520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        84352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 43.304463053333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 20.795882725893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 0.900992577117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 0.381501361482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 0.909109627361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 0.478905964414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.657481069788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 0.446437763436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10.698272221986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         3110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           81                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    162640250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     93500000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      4017500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      1573750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      4014250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      2505500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      2603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2184250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16007859750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30485.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30064.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36193.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26229.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35841.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     29133.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32135.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     34670.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10320992.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6097560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3240930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22162560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2448180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     622406638367280.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113709130689480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2931945802015680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3668061605021670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 7621351778847500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 263285379760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    495933750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11459700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6090975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37542120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4431780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     622406638367280.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113709186923400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2931945754660800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3668061639476055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216260                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 7621351655280500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 263285379760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    619500750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 59                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    262821243292791.656250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1439531172413068                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           29     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      3.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 7884636965130250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             30                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      355757500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 7884637298783750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         1269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         1269                       # number of overall hits
system.cpu1.icache.overall_hits::total           1269                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          388                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           388                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          388                       # number of overall misses
system.cpu1.icache.overall_misses::total          388                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     16425000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     16425000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     16425000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     16425000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         1657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         1657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1657                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.234158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.234158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.234158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.234158                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42332.474227                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42332.474227                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42332.474227                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42332.474227                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu1.icache.writebacks::total              331                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          363                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     15196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     15196000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15196000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.219071                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.219071                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.219071                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.219071                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41862.258953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41862.258953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41862.258953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41862.258953                       # average overall mshr miss latency
system.cpu1.icache.replacements                   331                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         1269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          388                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     16425000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     16425000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         1657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.234158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.234158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42332.474227                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42332.474227                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     15196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.219071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.219071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41862.258953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41862.258953                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              363                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.495868                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338786000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3677                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3677                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         1630                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1630                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         1630                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1630                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          556                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          556                       # number of overall misses
system.cpu1.dcache.overall_misses::total          556                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     21112498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     21112498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     21112498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     21112498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         2186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         2186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2186                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254346                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254346                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254346                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254346                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 37972.118705                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37972.118705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 37972.118705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37972.118705                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu1.dcache.writebacks::total               43                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      6921500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6921500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      6921500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6921500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.122141                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.122141                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.122141                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.122141                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 25923.220974                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25923.220974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 25923.220974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25923.220974                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    43                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data          959                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            959                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      9283500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9283500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         1293                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1293                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.258314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.258314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27794.910180                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27794.910180                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      4295500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4295500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.151585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.151585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 21915.816327                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21915.816327                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data          671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     11828998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11828998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248600                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248600                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53283.774775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53283.774775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           71                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      2626000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2626000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.079507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.079507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 36985.915493                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36985.915493                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           69                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           48                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       710500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       710500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.410256                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.410256                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14802.083333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14802.083333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.136752                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136752                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3593.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3593.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           44                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       124000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       124000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           68                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.352941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.352941                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5166.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5166.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       101000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       101000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4208.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4208.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           21                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             21                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           58                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           58                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       325000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       325000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data           79                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total           79                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.734177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.734177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5603.448276                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5603.448276                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           58                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           58                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       267000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       267000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.734177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.734177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4603.448276                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4603.448276                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2164                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.701068                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338797500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.500000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.500000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5181                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5181                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7884637654541250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             27319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            420                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16988                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        47708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        36458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 89044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2034816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1539584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        44416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        10112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        46720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3739264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16061                       # Total snoops (count)
system.tol2bus.snoopTraffic                    145984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            45513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.271966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.624815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36141     79.41%     79.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7533     16.55%     95.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    877      1.93%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    757      1.66%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    205      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              45513                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58888990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            523480                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            511963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            520473                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            590449                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18354987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23886465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            472982                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            560961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
