{
    "BENCHMARKS": {
        "aes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/aes/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/dma/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "leon3mp": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/leon3mp/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "etx_clk",
                "Clock3": "erx_clk",
                "Clock4": "pci_clk"
            }
        },
        "mc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "s38584": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "blif_clk_net"
            }
        },
        "fpu": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/fpu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ac97": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ac97/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "bit_clk_pad_i"
            }
        },
        "i2c_master": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "sasc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/sasc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "vga_lcd": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/vga_lcd/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "clk_p_i"
            }
        },
        "tv80s": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/tv80s/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "area_opt": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "pclk"
            }
        },
        "perf_opt": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/perf_opt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "systemCdes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_gpio": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_gpio/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "simple_spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_spi/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ss_pcm": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "pcm_clk_i"
            }
        },
        "wb_conmax": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "wb_dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "wbif_68k": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wbif_68k/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ethernet_mac": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "mem_ctl": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mem_ctl/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "usbf": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/usbf/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "phy_clk_pad_i"
            }
        }
    }
}