// Seed: 1338163339
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  always {1} = 1;
  always id_2 <= 1;
  reg id_2 = 1, id_3;
  defparam id_4 = 1;
  logic id_5;
  logic id_6 = 1, id_7;
  type_1 id_8 (
      .id_0((id_5)),
      .id_1(1),
      .sum (1),
      .id_2(1),
      .id_3(1'b0 & 1),
      .id_4(1)
  );
endmodule
