Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 12:39:44 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           33 |
| Yes          | No                    | No                     |             270 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+---------------------+------------------+----------------+
| Clock Signal |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------+---------------------+------------------+----------------+
|  clk         | pe_11/fsm0/fsm0_write_en          |                     |                1 |              2 |
|  clk         | pe_00/fsm0/down_00_write_write_en |                     |                1 |              2 |
|  clk         | pe_00/fsm0/fsm0_write_en          |                     |                2 |              2 |
|  clk         | pe_01/fsm0/fsm0_write_en          |                     |                2 |              2 |
|  clk         | pe_10/fsm0/fsm0_write_en          |                     |                2 |              2 |
|  clk         | fsm0/fsm0_write_en                |                     |                3 |              4 |
|  clk         | pe_11/fsm0/E[0]                   |                     |                4 |             32 |
|  clk         | pe_10/mul/mul_reg_write_en        |                     |               10 |             32 |
|  clk         | pe_00/mul/mul_reg_write_en        |                     |                5 |             32 |
|  clk         | pe_00/fsm0/E[0]                   |                     |                4 |             32 |
|  clk         | pe_01/fsm0/E[0]                   |                     |                4 |             32 |
|  clk         | pe_10/fsm0/E[0]                   |                     |                4 |             32 |
|  clk         | pe_11/fsm0/mul_reg_write_en       |                     |                7 |             32 |
|  clk         | pe_01/mul/mul_reg_write_en        |                     |                9 |             32 |
|  clk         |                                   | pe_10/mul_reg/SR[0] |                9 |             51 |
|  clk         |                                   | pe_01/mul_reg/SR[0] |                9 |             51 |
|  clk         |                                   | pe_00/mul_reg/SR[0] |                6 |             51 |
|  clk         |                                   | pe_11/fsm0/SR[0]    |                9 |             51 |
|  clk         |                                   |                     |               31 |             91 |
+--------------+-----------------------------------+---------------------+------------------+----------------+


