;redcode
;assert 1
	SPL 0, <365
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN 74, #10
	SPL 0, <365
	CMP -207, <-120
	CMP @121, 103
	JMN @12, #203
	SLT 16, 5
	CMP #72, @201
	JMN @12, #293
	SUB #72, @206
	SUB #72, @206
	ADD 10, 30
	CMP 936, @601
	MOV 12, @10
	SUB #12, @10
	SUB 16, -5
	ADD 36, @601
	JMP 12, <10
	CMP @-30, 9
	CMP #12, @203
	ADD 12, @10
	CMP #12, @203
	MOV #216, 701
	JMN 10, 210
	ADD 12, @10
	JMP -7, @-20
	CMP -207, <-120
	CMP #12, @203
	JMP -7, @-20
	SUB @-127, 100
	SUB 16, 5
	SUB #0, @0
	SUB -7, <-20
	JMP <-127, 100
	CMP @127, 106
	JMP @72, #200
	JMP <127, 106
	JMP @72, #200
	JMP @72, #200
	DAT #-30, #9
	CMP @127, 106
	CMP <0, @2
	SUB @-127, 100
	MOV -1, <-20
	DAT #-30, #9
	MOV -1, <-20
