// Seed: 995171309
module module_0 (
    output wand id_0,
    input  tri1 id_1
);
  wire id_3;
  ;
  parameter id_4 = 1;
  wire  id_5;
  wand  id_6 = 1'b0;
  logic id_7;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    input tri id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input wor id_11#(
        .id_17(1),
        .id_18(~(1))
    ),
    output supply1 id_12,
    input supply0 id_13,
    output logic id_14,
    input tri1 id_15
);
  assign id_18 = id_15;
  initial id_14 = {1{-1 >> -1}};
  and primCall (id_12, id_8, id_1, id_4, id_13, id_18, id_5, id_7, id_6);
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
