/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_1_mem.asm SUCCESS CPI:1.0 CYCLES:2258 ICOUNT:2255 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_2_mem.asm SUCCESS CPI:1.0 CYCLES:2338 ICOUNT:2335 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_3_mem.asm SUCCESS CPI:1.0 CYCLES:2174 ICOUNT:2171 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_4_mem.asm SUCCESS CPI:1.0 CYCLES:2028 ICOUNT:2025 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_5_mem.asm SUCCESS CPI:1.0 CYCLES:2234 ICOUNT:2231 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_6_mem.asm SUCCESS CPI:1.0 CYCLES:2176 ICOUNT:2173 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_7_mem.asm SUCCESS CPI:1.0 CYCLES:2288 ICOUNT:2285 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/tests/rand_mem/t_8_mem.asm SUCCESS CPI:1.0 CYCLES:2156 ICOUNT:2153 IHITRATE: 0 DHITRATE: 0
