var a84775 =
[
    [ "ADC Peripheral Access Layer", "d0/dbc/a84776.html", "d0/dbc/a84776" ],
    [ "CMP Peripheral Access Layer", "d7/da7/a84778.html", "d7/da7/a84778" ],
    [ "DAC Peripheral Access Layer", "d9/d6b/a84780.html", "d9/d6b/a84780" ],
    [ "DMA Peripheral Access Layer", "dd/dc3/a84782.html", "dd/dc3/a84782" ],
    [ "DMAMUX Peripheral Access Layer", "d6/dc2/a84784.html", "d6/dc2/a84784" ],
    [ "FGPIO Peripheral Access Layer", "dd/d28/a84786.html", "dd/d28/a84786" ],
    [ "FTFA Peripheral Access Layer", "d4/d6e/a84788.html", "d4/d6e/a84788" ],
    [ "GPIO Peripheral Access Layer", "dd/df5/a84790.html", "dd/df5/a84790" ],
    [ "I2C Peripheral Access Layer", "de/d1b/a84792.html", "de/d1b/a84792" ],
    [ "I2S Peripheral Access Layer", "d0/ded/a84794.html", "d0/ded/a84794" ],
    [ "LLWU Peripheral Access Layer", "da/d8f/a84796.html", "da/d8f/a84796" ],
    [ "LPTMR Peripheral Access Layer", "d9/d23/a84798.html", "d9/d23/a84798" ],
    [ "MCG Peripheral Access Layer", "d1/d26/a84800.html", "d1/d26/a84800" ],
    [ "MCM Peripheral Access Layer", "db/dba/a84802.html", "db/dba/a84802" ],
    [ "MTB Peripheral Access Layer", "da/d1b/a84804.html", "da/d1b/a84804" ],
    [ "MTBDWT Peripheral Access Layer", "d2/d74/a84806.html", "d2/d74/a84806" ],
    [ "NV Peripheral Access Layer", "d5/d76/a84808.html", "d5/d76/a84808" ],
    [ "OSC Peripheral Access Layer", "d7/d5b/a84810.html", "d7/d5b/a84810" ],
    [ "PIT Peripheral Access Layer", "dc/d70/a84812.html", "dc/d70/a84812" ],
    [ "PMC Peripheral Access Layer", "dd/d21/a84814.html", "dd/d21/a84814" ],
    [ "PORT Peripheral Access Layer", "d8/dc4/a84816.html", "d8/dc4/a84816" ],
    [ "RCM Peripheral Access Layer", "db/d8f/a84818.html", "db/d8f/a84818" ],
    [ "ROM Peripheral Access Layer", "d0/d9f/a84820.html", "d0/d9f/a84820" ],
    [ "RTC Peripheral Access Layer", "d7/d27/a84822.html", "d7/d27/a84822" ],
    [ "SIM Peripheral Access Layer", "de/d55/a84824.html", "de/d55/a84824" ],
    [ "SMC Peripheral Access Layer", "d8/d90/a84826.html", "d8/d90/a84826" ],
    [ "SPI Peripheral Access Layer", "d8/de1/a84828.html", "d8/de1/a84828" ],
    [ "TPM Peripheral Access Layer", "d5/d4a/a84830.html", "d5/d4a/a84830" ],
    [ "TSI Peripheral Access Layer", "d0/dba/a84832.html", "d0/dba/a84832" ],
    [ "UART Peripheral Access Layer", "dd/da8/a84834.html", "dd/da8/a84834" ],
    [ "UART0 Peripheral Access Layer", "db/d8e/a84836.html", "db/d8e/a84836" ],
    [ "USB Peripheral Access Layer", "d0/d4c/a84838.html", "d0/d4c/a84838" ]
];