// Seed: 2777218345
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output wire  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  assign id_0 = id_1;
  logic id_7 = id_4;
  assign module_1.id_6 = 0;
  logic [-1 : -1 'd0] id_8;
  ;
endmodule
module module_1 (
    input wor id_0,
    inout supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri id_5,
    input uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input supply0 id_10,
    output wor id_11,
    output supply1 id_12,
    input wor id_13,
    input supply1 id_14,
    output wand id_15,
    input tri1 id_16,
    input uwire id_17
    , id_22,
    input tri id_18,
    output tri id_19,
    input supply0 id_20
);
  wire id_23;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19,
      id_12,
      id_3,
      id_2
  );
endmodule
