Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:20:18 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.573        0.000                      0                 1632        0.044        0.000                      0                 1632        3.225        0.000                       0                   657  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.573        0.000                      0                 1632        0.044        0.000                      0                 1632        3.225        0.000                       0                   657  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.583ns (18.806%)  route 2.517ns (81.194%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.936     2.607    fsm4/mult_pipe1_go
    SLICE_X42Y113        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167     2.774 r  fsm4/out_tmp_reg__0_i_10__0/O
                         net (fo=1, routed)           0.363     3.137    mult_pipe1/out_tmp_reg__0/B[5]
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y46        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.567ns (19.117%)  route 2.399ns (80.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.936     2.607    fsm4/mult_pipe1_go
    SLICE_X42Y113        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.758 r  fsm4/out_tmp0_i_2__0/O
                         net (fo=1, routed)           0.245     3.003    mult_pipe1/out_tmp0/A[15]
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.311     6.698    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.611ns (20.517%)  route 2.367ns (79.483%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.807     2.478    fsm4/mult_pipe1_go
    SLICE_X42Y112        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     2.673 r  fsm4/out_tmp0_i_14__0/O
                         net (fo=1, routed)           0.342     3.015    mult_pipe1/out_tmp0/A[3]
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.609ns (20.644%)  route 2.341ns (79.356%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.669     2.340    fsm4/mult_pipe1_go
    SLICE_X44Y113        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.533 r  fsm4/out_tmp_reg_i_17__0/O
                         net (fo=2, routed)           0.454     2.987    mult_pipe1/out_tmp_reg/A[16]
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y47        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[16])
                                                     -0.292     6.717    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.537ns (18.315%)  route 2.395ns (81.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.757     2.428    fsm4/mult_pipe1_go
    SLICE_X43Y113        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121     2.549 r  fsm4/out_tmp_reg_i_30__0/O
                         net (fo=2, routed)           0.420     2.969    mult_pipe1/out_tmp_reg/A[3]
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y47        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.609ns (20.835%)  route 2.314ns (79.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.713     2.384    fsm4/mult_pipe1_go
    SLICE_X41Y113        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.577 r  fsm4/out_tmp_reg_i_14__0/O
                         net (fo=1, routed)           0.383     2.960    mult_pipe1/out_tmp_reg/B[2]
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y47        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.301     6.708    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.560ns (19.684%)  route 2.285ns (80.316%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.648     2.319    fsm4/mult_pipe1_go
    SLICE_X43Y116        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.144     2.463 r  fsm4/out_tmp_reg_i_22__0/O
                         net (fo=2, routed)           0.419     2.882    mult_pipe1/out_tmp_reg/A[11]
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y47        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.533ns (18.841%)  route 2.296ns (81.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.652     2.323    fsm4/mult_pipe1_go
    SLICE_X43Y116        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     2.440 r  fsm4/out_tmp_reg__0_i_4__0/O
                         net (fo=1, routed)           0.426     2.866    mult_pipe1/out_tmp_reg__0/B[11]
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg__0/CLK
    DSP48E2_X4Y46        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y46        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.704    mult_pipe1/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.609ns (21.451%)  route 2.230ns (78.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.669     2.340    fsm4/mult_pipe1_go
    SLICE_X44Y113        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     2.533 r  fsm4/out_tmp_reg_i_17__0/O
                         net (fo=2, routed)           0.343     2.876    mult_pipe1/out_tmp0/B[16]
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X4Y45        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.551ns (19.658%)  route 2.252ns (80.342%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.037     0.037    fsm9/clk
    SLICE_X43Y91         FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=26, routed)          0.350     0.481    fsm9/Q[2]
    SLICE_X43Y87         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     0.655 r  fsm9/D_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=50, routed)          0.868     1.523    fsm4/done_buf_reg[0]
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.671 r  fsm4/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.652     2.323    fsm4/mult_pipe1_go
    SLICE_X43Y116        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     2.458 r  fsm4/out_tmp_reg_i_23__0/O
                         net (fo=2, routed)           0.382     2.840    mult_pipe1/out_tmp_reg/A[10]
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=704, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X4Y47        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y47        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.310     6.699    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  3.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X43Y107        FDRE                                         r  mult_pipe1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  mult_pipe1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.056     0.109    mult_pipe1/p_1_in[2]
    SLICE_X44Y107        FDRE                                         r  mult_pipe1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.018     0.018    mult_pipe1/clk
    SLICE_X44Y107        FDRE                                         r  mult_pipe1/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y107        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.012     0.012    bin_read0_0/clk
    SLICE_X41Y82         FDRE                                         r  bin_read0_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[24]/Q
                         net (fo=1, routed)           0.059     0.110    v_0/out_reg[24]_1
    SLICE_X41Y81         FDRE                                         r  v_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.018     0.018    v_0/clk
    SLICE_X41Y81         FDRE                                         r  v_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y81         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 j2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    j2/clk
    SLICE_X45Y92         FDRE                                         r  j2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  j2/out_reg[2]/Q
                         net (fo=4, routed)           0.031     0.082    j2/j2_out[2]
    SLICE_X45Y92         LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     0.104 r  j2/out[3]_i_3__0/O
                         net (fo=1, routed)           0.008     0.112    j2/out[3]_i_3__0_n_0
    SLICE_X45Y92         FDRE                                         r  j2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    j2/clk
    SLICE_X45Y92         FDRE                                         r  j2/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y92         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    j2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    cond_stored6/clk
    SLICE_X46Y91         FDRE                                         r  cond_stored6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_stored6/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.081    k2/cond_stored6_out
    SLICE_X46Y91         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.096 r  k2/out[0]_i_1__42/O
                         net (fo=1, routed)           0.017     0.113    cond_stored6/out_reg[0]_0
    SLICE_X46Y91         FDRE                                         r  cond_stored6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    cond_stored6/clk
    SLICE_X46Y91         FDRE                                         r  cond_stored6/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X46Y91         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_stored6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X42Y80         FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe0/done_buf_reg[1]__0
    SLICE_X42Y80         FDRE                                         r  mult_pipe0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X42Y80         FDRE                                         r  mult_pipe0/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y80         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    bin_read1_0/clk
    SLICE_X43Y112        FDRE                                         r  bin_read1_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read1_0/out_reg[31]/Q
                         net (fo=1, routed)           0.063     0.114    v_1/out_reg[31]_1
    SLICE_X43Y112        FDRE                                         r  v_1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    v_1/clk
    SLICE_X43Y112        FDRE                                         r  v_1/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y112        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    v_1/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    bin_read2_0/clk
    SLICE_X42Y92         FDRE                                         r  bin_read2_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read2_0/out_reg[6]/Q
                         net (fo=1, routed)           0.063     0.114    v_2/out_reg[6]_1
    SLICE_X42Y92         FDRE                                         r  v_2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    v_2/clk
    SLICE_X42Y92         FDRE                                         r  v_2/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y92         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    v_2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X40Y79         FDRE                                         r  mult_pipe0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[6]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read0_0/out[6]
    SLICE_X40Y78         FDRE                                         r  bin_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X40Y78         FDRE                                         r  bin_read0_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y78         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    bin_read1_0/clk
    SLICE_X43Y108        FDRE                                         r  bin_read1_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read1_0/out_reg[5]/Q
                         net (fo=1, routed)           0.064     0.115    v_1/out_reg[5]_1
    SLICE_X43Y108        FDRE                                         r  v_1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    v_1/clk
    SLICE_X43Y108        FDRE                                         r  v_1/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y108        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    v_1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X43Y108        FDRE                                         r  mult_pipe1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.066     0.118    mult_pipe1/p_1_in[7]
    SLICE_X43Y107        FDRE                                         r  mult_pipe1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=704, unset)          0.019     0.019    mult_pipe1/clk
    SLICE_X43Y107        FDRE                                         r  mult_pipe1/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y107        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y32  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y34  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y47  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y46  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y37  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y39  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X41Y85   A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X38Y80   A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X38Y80   A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X38Y80   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y85   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y85   A_int_read0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y84   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y84   A_int_read0_0/out_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y85   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y85   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y80   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y84   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X38Y84   A_int_read0_0/out_reg[12]/C



