============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:33:56 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-15 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     745                  
             Slack:=     -15                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     23    1203    28     12  2.0  INVX2_RVT   rptr_empty/g52/Y           
     92    1295    42      2  1.0  AND4X1_RVT  rptr_empty/g4950/Y         
     74    1369    35      3  1.5  AND3X1_RVT  rptr_empty/g5008/Y         
     41    1410    36      1  0.5  NAND2X0_RVT rptr_empty/g4734/Y         
     67    1477    28      1  0.5  AND3X1_RVT  rptr_empty/g3/Y            
     51    1527    34      1  1.1  AO21X1_RVT  rptr_empty/g5013/Y         
     80    1608    34      1  0.5  MUX21X1_RVT rptr_empty/g72/Y           
     66    1674    27      1  0.5  AND3X1_RVT  rptr_empty/g39/Y           
     72    1745    35      1  0.5  AND4X1_RVT  rptr_empty/g4997/Y         
      0    1745     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D    
#-------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     726                  
             Slack:=       0                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     27    1210    32     13  2.7  INVX2_RVT   wptr_full/g5532/Y         
     70    1280    32      2  1.0  AND3X1_RVT  wptr_full/g5919/Y         
     67    1347    34      2  1.3  AND3X1_RVT  wptr_full/g5918/Y         
     28    1375    25      2  1.1  INVX1_RVT   wptr_full/g220/Y          
     46    1421    21      1  0.5  AND2X1_RVT  wptr_full/g5583/Y         
     79    1500    35      2  1.0  AO22X1_RVT  wptr_full/g202/Y          
     78    1578    32      1  0.4  OA221X1_RVT wptr_full/g200/Y          
     89    1667    35      1  0.5  AND4X1_RVT  wptr_full/g162/Y          
     60    1726    27      1  0.5  AND3X1_RVT  wptr_full/g3160__5233/Y   
      0    1726     -      1    -  DFFARX2_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------



Path 3: MET (25 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1715                  
             Slack:=      25                  

Exceptions/Constraints:
  output_delay             -950            ou_del_28_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    183    1183    46      2    2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     23    1206    29      3    1.9  INVX2_RVT   wptr_full/fopt5203/Y    
     44    1250    19      1    0.7  NBUFFX2_RVT wptr_full/fopt/Y        
     74    1324    61      1   21.8  NBUFFX4_RVT fopt21/Y                
   1391    2715   888      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2715     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (29 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_26_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    2711     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (29 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_25_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    2711     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (29 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_24_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    2711     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (29 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_23_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    2711     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (29 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_22_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    2711     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (29 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_21_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    2711     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (29 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del_20_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    2711     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (29 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1711                  
             Slack:=      29                  

Exceptions/Constraints:
  output_delay             -950            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    223    1223    69      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     95    1319    63      1   21.8  NBUFFX4_RVT    fifomem/g196/Y             
   1392    2711   888      1 1433.3  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    2711     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (54 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
      Output Delay:-    -950                  
       Uncertainty:-      10                  
     Required Time:=    2740                  
      Launch Clock:-    1000                  
         Data Path:-    1686                  
             Slack:=      54                  

Exceptions/Constraints:
  output_delay             -950            ou_del_27_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -    1000   330     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    216    1216    30      1    0.7  DFFASX1_RVT rptr_empty/rempty_reg/Q   
     79    1295    61      1   21.8  NBUFFX4_RVT fopt/Y                    
   1391    2686   888      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2686     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (83 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     579                  
             Slack:=      83                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT    rptr_empty/fopt/Y          
    110    1317    51      4  2.1  AND4X1_RVT   rptr_empty/g4953/Y         
     85    1401    32      1  1.1  AND3X1_RVT   rptr_empty/g5149/Y         
     95    1497    43      2  1.1  MUX21X1_RVT  rptr_empty/g5148/Y         
     58    1554    28      5  2.8  NBUFFX2_RVT  rptr_empty/g570/Y          
     25    1579    22      2  1.0  INVX1_RVT    rptr_empty/g569/Y          
      0    1579     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI  
#--------------------------------------------------------------------------



Path 14: MET (83 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     579                  
             Slack:=      83                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT    rptr_empty/fopt/Y          
    110    1317    51      4  2.1  AND4X1_RVT   rptr_empty/g4953/Y         
     85    1401    32      1  1.1  AND3X1_RVT   rptr_empty/g5149/Y         
     95    1497    43      2  1.1  MUX21X1_RVT  rptr_empty/g5148/Y         
     58    1554    28      5  2.8  NBUFFX2_RVT  rptr_empty/g570/Y          
     25    1579    22      2  1.0  INVX1_RVT    rptr_empty/g569/Y          
      0    1579     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI  
#--------------------------------------------------------------------------



Path 15: MET (95 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     567                  
             Slack:=      95                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK 
    182    1182    46      2  1.9  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN  
     24    1207    29     12  2.1  INVX2_RVT    wptr_full/g5910/Y         
     69    1276    28      1  0.6  AND3X1_RVT   wptr_full/g5632/Y         
     54    1329    26      2  1.2  AND2X1_RVT   wptr_full/g170/Y          
     33    1362    33      1  0.5  NAND3X0_RVT  wptr_full/g5766/Y         
     95    1457    48      4  2.6  AO22X1_RVT   wptr_full/g5769/Y         
     32    1490    37      3  1.9  INVX1_RVT    wptr_full/fopt5519/Y      
     50    1540    22      2  1.3  NBUFFX2_RVT  wptr_full/fopt5518/Y      
     28    1567    27      3  2.0  INVX1_RVT    wptr_full/fopt5516/Y      
      0    1567     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE  
#-------------------------------------------------------------------------



Path 16: MET (101 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     631                  
             Slack:=     101                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    182    1182    46      2  1.9  DFFARX2_RVT wptr_full/wbin_reg_6_/QN  
     24    1207    29     12  2.1  INVX2_RVT   wptr_full/g5910/Y         
     69    1276    28      1  0.6  AND3X1_RVT  wptr_full/g5632/Y         
     54    1329    26      2  1.2  AND2X1_RVT  wptr_full/g170/Y          
     33    1362    33      1  0.5  NAND3X0_RVT wptr_full/g5766/Y         
     95    1457    48      4  2.6  AO22X1_RVT  wptr_full/g5769/Y         
     32    1490    37      3  1.9  INVX1_RVT   wptr_full/fopt5519/Y      
     50    1540    22      2  1.3  NBUFFX2_RVT wptr_full/fopt5518/Y      
     28    1567    27      3  2.0  INVX1_RVT   wptr_full/fopt5516/Y      
     63    1631    31      1  0.5  AO22X1_RVT  wptr_full/g657/Y          
      0    1631     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 17: MET (108 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     554                  
             Slack:=     108                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     61    1342    28      2  1.3  AND2X1_RVT   rptr_empty/g135/Y         
     53    1395    58      1  0.8  NAND3X0_RVT  rptr_empty/g432/Y         
     41    1435    40      3  1.8  INVX1_RVT    rptr_empty/g431/Y         
     68    1503    30      3  2.1  OR2X2_RVT    rptr_empty/g429/Y         
     51    1554    27      3  2.3  NBUFFX2_RVT  rptr_empty/fopt4256/Y     
      0    1554     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#-------------------------------------------------------------------------



Path 18: MET (108 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     554                  
             Slack:=     108                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     61    1342    28      2  1.3  AND2X1_RVT   rptr_empty/g135/Y         
     53    1395    58      1  0.8  NAND3X0_RVT  rptr_empty/g432/Y         
     41    1435    40      3  1.8  INVX1_RVT    rptr_empty/g431/Y         
     68    1503    30      3  2.1  OR2X2_RVT    rptr_empty/g429/Y         
     51    1554    27      3  2.3  NBUFFX2_RVT  rptr_empty/fopt4256/Y     
      0    1554     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#-------------------------------------------------------------------------



Path 19: MET (112 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     619                  
             Slack:=     112                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_7_/CLK 
    180    1180    57      2  3.2  DFFARX2_RVT rptr_empty/rbin_reg_7_/QN  
     35    1216    36      9  6.2  INVX4_RVT   rptr_empty/g576/Y          
     55    1271    29      3  1.7  DEC24X1_RVT rptr_empty/g4226__5128/Y3  
     75    1346    37      3  1.7  AND3X1_RVT  rptr_empty/g4957/Y         
     44    1390    52      1  0.6  NAND3X0_RVT rptr_empty/g317/Y          
     97    1487    44      5  3.1  AO21X1_RVT  rptr_empty/g316/Y          
     32    1519    30      2  1.3  INVX1_RVT   rptr_empty/g28/Y           
     23    1542    24      1  1.1  INVX1_RVT   rptr_empty/g4521/Y         
     77    1619    34      1  0.5  MUX21X1_RVT rptr_empty/g123/Y          
      0    1619     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D   
#-------------------------------------------------------------------------



Path 20: MET (115 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1654                  
      Launch Clock:-    1000                  
         Data Path:-     539                  
             Slack:=     115                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN  
     25    1198    28     10  1.1  INVX1_RVT    wptr_full/g983/Y          
     63    1261    33      4  2.1  AND2X1_RVT   wptr_full/g5756/Y         
     88    1349    44      5  2.7  AND3X1_RVT   wptr_full/g5755/Y         
     68    1417    34      3  2.2  AND2X1_RVT   wptr_full/g45/Y           
     26    1443    22      1  0.5  INVX0_RVT    wptr_full/g125/Y          
     97    1539    52      5  3.2  AO22X1_RVT   wptr_full/g29/Y           
      0    1539     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE  
#-------------------------------------------------------------------------



Path 21: MET (116 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1655                  
      Launch Clock:-    1000                  
         Data Path:-     539                  
             Slack:=     116                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN  
     25    1198    28     10  1.1  INVX1_RVT    wptr_full/g983/Y          
     63    1261    33      4  2.1  AND2X1_RVT   wptr_full/g5756/Y         
     88    1349    44      5  2.7  AND3X1_RVT   wptr_full/g5755/Y         
     68    1417    34      3  2.2  AND2X1_RVT   wptr_full/g45/Y           
     26    1443    22      1  0.5  INVX0_RVT    wptr_full/g125/Y          
     97    1539    52      5  3.2  AO22X1_RVT   wptr_full/g29/Y           
      0    1539     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D   
#-------------------------------------------------------------------------



Path 22: MET (118 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1660                  
      Launch Clock:-    1000                  
         Data Path:-     541                  
             Slack:=     118                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN  
     27    1198    28      1  0.6  INVX1_RVT    wptr_full/fopt5531/Y      
     59    1256    34      4  2.1  AND2X1_RVT   wptr_full/g5756/Y         
     84    1341    45      5  2.7  AND3X1_RVT   wptr_full/g5755/Y         
     64    1405    36      3  2.3  AND2X1_RVT   wptr_full/g45/Y           
     22    1426    24      1  0.5  INVX0_RVT    wptr_full/g125/Y          
     85    1511    44      5  3.2  AO22X1_RVT   wptr_full/g29/Y           
     30    1541    29      2  1.0  INVX1_RVT    wptr_full/g28/Y           
      0    1541     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI  
#-------------------------------------------------------------------------



Path 23: MET (119 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     543                  
             Slack:=     119                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT    rptr_empty/fopt/Y          
    110    1317    51      4  2.1  AND4X1_RVT   rptr_empty/g4953/Y         
     85    1401    32      1  1.1  AND3X1_RVT   rptr_empty/g5149/Y         
     86    1487    39      2  1.1  MUX21X1_RVT  rptr_empty/g5148/Y         
     55    1543    30      5  2.8  NBUFFX2_RVT  rptr_empty/g570/Y          
      0    1543     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#--------------------------------------------------------------------------



Path 24: MET (119 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     543                  
             Slack:=     119                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT    rptr_empty/fopt/Y          
    110    1317    51      4  2.1  AND4X1_RVT   rptr_empty/g4953/Y         
     85    1401    32      1  1.1  AND3X1_RVT   rptr_empty/g5149/Y         
     86    1487    39      2  1.1  MUX21X1_RVT  rptr_empty/g5148/Y         
     55    1543    30      5  2.8  NBUFFX2_RVT  rptr_empty/g570/Y          
      0    1543     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D   
#--------------------------------------------------------------------------



Path 25: MET (121 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-      10                  
     Required Time:=    1659                  
      Launch Clock:-    1000                  
         Data Path:-     538                  
             Slack:=     121                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     28    1207    32     14  3.1  INVX2_RVT    wptr_full/g33/Y           
     74    1282    35      3  1.5  AND3X1_RVT   wptr_full/g5535/Y         
     42    1323    45      1  0.7  NAND2X0_RVT  wptr_full/g93/Y           
     69    1393    35      3  3.4  OR2X2_RVT    wptr_full/g5745/Y         
    103    1496    49      3  1.8  MUX21X1_RVT  wptr_full/g5509/Y         
     42    1538    40      4  2.4  INVX1_RVT    wptr_full/g4984/Y         
      0    1538     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 26: MET (121 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-      10                  
     Required Time:=    1659                  
      Launch Clock:-    1000                  
         Data Path:-     538                  
             Slack:=     121                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     28    1207    32     14  3.1  INVX2_RVT    wptr_full/g33/Y           
     74    1282    35      3  1.5  AND3X1_RVT   wptr_full/g5535/Y         
     42    1323    45      1  0.7  NAND2X0_RVT  wptr_full/g93/Y           
     69    1393    35      3  3.4  OR2X2_RVT    wptr_full/g5745/Y         
    103    1496    49      3  1.8  MUX21X1_RVT  wptr_full/g5509/Y         
     42    1538    40      4  2.4  INVX1_RVT    wptr_full/g4984/Y         
      0    1538     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D   
#-------------------------------------------------------------------------



Path 27: MET (140 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1735                  
      Launch Clock:-    1000                  
         Data Path:-     595                  
             Slack:=     140                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     34    1203    33     14  3.1  INVX2_RVT   wptr_full/g33/Y           
     76    1279    36      3  1.6  AND3X1_RVT  wptr_full/g5535/Y         
     52    1331    22      1  0.5  AND2X1_RVT  wptr_full/g981/Y          
    107    1438    56      4  4.4  AO22X2_RVT  wptr_full/g973/Y          
     20    1459    30      5  2.9  INVX4_RVT   wptr_full/fopt5527/Y      
     73    1532    28      2  1.1  AO22X1_RVT  wptr_full/g5672/Y         
     63    1595    20      1  0.5  IBUFFX2_RVT wptr_full/fopt5217/Y      
      0    1595     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D   
#------------------------------------------------------------------------



Path 28: MET (141 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      59                  
       Uncertainty:-      10                  
     Required Time:=    1731                  
      Launch Clock:-    1000                  
         Data Path:-     589                  
             Slack:=     141                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     85    1258    56      8  4.6  AND2X2_RVT  wptr_full/g5920/Y       
     72    1330    33      3  1.9  AND2X1_RVT  wptr_full/g5653/Y       
     52    1382    26      2  2.5  NBUFFX2_RVT wptr_full/g5652/Y       
     99    1482    39      2  1.3  XNOR2X1_RVT wptr_full/g5656/Y       
     28    1510    26      2  1.0  INVX1_RVT   wptr_full/fopt5070/Y    
     79    1589    34      1  0.5  MUX21X1_RVT wptr_full/g5905/Y       
      0    1589     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_0_/D 
#----------------------------------------------------------------------



Path 29: MET (143 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     520                  
             Slack:=     143                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    187    1187    61      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     79    1266    52      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     68    1334    27      2  1.1  AND2X1_RVT   rptr_empty/g4944/Y        
     35    1369    33      1  0.5  NAND2X0_RVT  rptr_empty/g4943/Y        
     90    1459    42      2  1.9  AO22X1_RVT   rptr_empty/g4942/Y        
     31    1489    34      7  3.8  INVX2_RVT    rptr_empty/g1186/Y        
     30    1520    27      3  1.5  INVX1_RVT    rptr_empty/fopt4248/Y     
      0    1520     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#-------------------------------------------------------------------------



Path 30: MET (143 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     520                  
             Slack:=     143                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    187    1187    61      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     79    1266    52      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     68    1334    27      2  1.1  AND2X1_RVT   rptr_empty/g4944/Y        
     35    1369    33      1  0.5  NAND2X0_RVT  rptr_empty/g4943/Y        
     90    1459    42      2  1.9  AO22X1_RVT   rptr_empty/g4942/Y        
     31    1489    34      7  3.8  INVX2_RVT    rptr_empty/g1186/Y        
     30    1520    27      3  1.5  INVX1_RVT    rptr_empty/fopt4248/Y     
      0    1520     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#-------------------------------------------------------------------------



Path 31: MET (143 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1663                  
      Launch Clock:-    1000                  
         Data Path:-     519                  
             Slack:=     143                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    180    1180    57      2  3.2  DFFARX2_RVT  rptr_empty/rbin_reg_7_/QN  
     35    1216    36      9  6.2  INVX4_RVT    rptr_empty/g576/Y          
     55    1271    29      3  1.7  DEC24X1_RVT  rptr_empty/g4226__5128/Y3  
     52    1323    26      2  1.1  AND2X1_RVT   rptr_empty/g228/Y          
     55    1378    60      2  1.0  NAND3X0_RVT  rptr_empty/g5012/Y         
     68    1446    29      2  1.2  AO22X1_RVT   rptr_empty/g5011/Y         
     50    1496    25      4  2.3  NBUFFX2_RVT  rptr_empty/g5010/Y         
     23    1519    21      2  1.0  INVX1_RVT    rptr_empty/g126/Y          
      0    1519     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI  
#--------------------------------------------------------------------------



Path 32: MET (149 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1735                  
      Launch Clock:-    1000                  
         Data Path:-     586                  
             Slack:=     149                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1297    56      6  3.3  AND3X1_RVT  rptr_empty/g4610/Y        
     57    1354    23      1  0.5  AND2X1_RVT  rptr_empty/g121/Y         
     91    1445    46      4  2.4  AO22X1_RVT  rptr_empty/g5015/Y        
     25    1470    30      2  1.0  INVX1_RVT   rptr_empty/g5019/Y        
     54    1524    27      2  1.0  AO22X1_RVT  rptr_empty/g5017/Y        
     63    1586    20      1  0.5  IBUFFX2_RVT rptr_empty/g5021/Y        
      0    1586     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#------------------------------------------------------------------------



Path 33: MET (153 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      55                  
       Uncertainty:-      10                  
     Required Time:=    1735                  
      Launch Clock:-    1000                  
         Data Path:-     582                  
             Slack:=     153                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     85    1258    56      8  4.6  AND2X2_RVT  wptr_full/g5920/Y       
     72    1330    33      3  1.9  AND2X1_RVT  wptr_full/g5653/Y       
     30    1361    27      2  1.6  INVX1_RVT   wptr_full/g5655/Y       
    151    1511    46      2  1.0  XOR3X2_RVT  wptr_full/g149/Y        
     71    1582    20      1  0.5  IBUFFX2_RVT wptr_full/g148/Y        
      0    1582     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#----------------------------------------------------------------------



Path 34: MET (160 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
         Data Path:-     574                  
             Slack:=     160                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     71    1254    33      3  1.8  OR2X1_RVT   wptr_full/g10/Y           
     70    1323    34      2  3.2  OR2X2_RVT   wptr_full/g5631/Y         
     18    1342    22      5  2.8  INVX4_RVT   wptr_full/g5630/Y         
     79    1421    40      4  2.6  AO21X1_RVT  wptr_full/g2805/Y         
     57    1478    28      4  2.8  NBUFFX2_RVT wptr_full/g1726/Y         
     96    1574    25      1  0.5  HADDX1_RVT  wptr_full/g1735/SO        
      0    1574     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D   
#------------------------------------------------------------------------



Path 35: MET (160 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     501                  
             Slack:=     160                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1297    56      6  3.3  AND3X1_RVT   rptr_empty/g4610/Y        
     57    1354    23      1  0.5  AND2X1_RVT   rptr_empty/g121/Y         
     91    1445    46      4  2.4  AO22X1_RVT   rptr_empty/g5015/Y        
     56    1501    29      4  2.5  NBUFFX2_RVT  rptr_empty/g4729/Y        
      0    1501     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#-------------------------------------------------------------------------



Path 36: MET (164 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     130                  
       Uncertainty:-      10                  
     Required Time:=    1660                  
      Launch Clock:-    1000                  
         Data Path:-     497                  
             Slack:=     164                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    183    1183    46      2  2.0  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     23    1206    29      3  1.9  INVX2_RVT    wptr_full/fopt5203/Y     
     53    1260    26      2  1.3  OR2X1_RVT    wptr_full/g7/Y           
     57    1316    27      3  2.2  OR2X2_RVT    wptr_full/g5/Y           
     74    1390    37      3  2.1  OA21X1_RVT   wptr_full/g5629/Y        
     81    1471    46      6  3.8  OR2X1_RVT    wptr_full/g5582/Y        
     26    1497    26      1  0.5  INVX1_RVT    wptr_full/fopt5059/Y     
      0    1497     -      1    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#------------------------------------------------------------------------



Path 37: MET (165 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
         Data Path:-     567                  
             Slack:=     165                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    182    1182    46      2  1.9  DFFARX2_RVT wptr_full/wbin_reg_6_/QN  
     24    1207    29     12  2.1  INVX2_RVT   wptr_full/g5910/Y         
     69    1276    28      1  0.6  AND3X1_RVT  wptr_full/g5632/Y         
     54    1329    26      2  1.2  AND2X1_RVT  wptr_full/g170/Y          
     33    1362    33      1  0.5  NAND3X0_RVT wptr_full/g5766/Y         
     95    1457    48      4  2.6  AO22X1_RVT  wptr_full/g5769/Y         
     32    1490    37      3  1.9  INVX1_RVT   wptr_full/fopt5519/Y      
     50    1540    22      2  1.3  NBUFFX2_RVT wptr_full/fopt5518/Y      
     28    1567    27      3  2.0  INVX1_RVT   wptr_full/fopt5516/Y      
      0    1567     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 38: MET (166 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     497                  
             Slack:=     166                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT    rptr_empty/g52/Y           
     92    1291    39      2  1.0  AND4X1_RVT   rptr_empty/g4950/Y         
     69    1360    36      3  1.5  AND3X1_RVT   rptr_empty/g5008/Y         
     84    1444    36      2  1.1  AO22X1_RVT   rptr_empty/g5011/Y         
     53    1497    27      4  2.3  NBUFFX2_RVT  rptr_empty/g5010/Y         
      0    1497     -      4    -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D   
#--------------------------------------------------------------------------



Path 39: MET (169 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1655                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     169                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     28    1207    32     14  3.1  INVX2_RVT    wptr_full/g33/Y           
     74    1282    35      3  1.5  AND3X1_RVT   wptr_full/g5535/Y         
     42    1323    45      1  0.7  NAND2X0_RVT  wptr_full/g93/Y           
     69    1393    35      3  3.4  OR2X2_RVT    wptr_full/g5745/Y         
     93    1486    45      3  1.8  MUX21X1_RVT  wptr_full/g5509/Y         
      0    1486     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI  
#-------------------------------------------------------------------------



Path 40: MET (169 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1655                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     169                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     28    1207    32     14  3.1  INVX2_RVT    wptr_full/g33/Y           
     74    1282    35      3  1.5  AND3X1_RVT   wptr_full/g5535/Y         
     42    1323    45      1  0.7  NAND2X0_RVT  wptr_full/g93/Y           
     69    1393    35      3  3.4  OR2X2_RVT    wptr_full/g5745/Y         
     93    1486    45      3  1.8  MUX21X1_RVT  wptr_full/g5509/Y         
      0    1486     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI  
#-------------------------------------------------------------------------



Path 41: MET (174 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-      10                  
     Required Time:=    1659                  
      Launch Clock:-    1000                  
         Data Path:-     485                  
             Slack:=     174                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     61    1341    28      2  1.2  AND2X1_RVT   rptr_empty/g4944/Y        
     31    1371    32      1  0.5  NAND2X0_RVT  rptr_empty/g4943/Y        
     81    1452    34      2  1.9  AO22X1_RVT   rptr_empty/g4942/Y        
     33    1485    30      7  4.1  INVX2_RVT    rptr_empty/g1186/Y        
      0    1485     -      7    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#-------------------------------------------------------------------------



Path 42: MET (174 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     131                  
       Uncertainty:-      10                  
     Required Time:=    1659                  
      Launch Clock:-    1000                  
         Data Path:-     485                  
             Slack:=     174                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT   rptr_empty/g51/Y          
     61    1341    28      2  1.2  AND2X1_RVT   rptr_empty/g4944/Y        
     31    1371    32      1  0.5  NAND2X0_RVT  rptr_empty/g4943/Y        
     81    1452    34      2  1.9  AO22X1_RVT   rptr_empty/g4942/Y        
     33    1485    30      7  4.1  INVX2_RVT    rptr_empty/g1186/Y        
      0    1485     -      7    -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#-------------------------------------------------------------------------



Path 43: MET (174 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     488                  
             Slack:=     174                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    183    1183    46      2  2.0  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     23    1206    29      3  1.9  INVX2_RVT    wptr_full/fopt5203/Y     
     53    1260    26      2  1.3  OR2X1_RVT    wptr_full/g7/Y           
     57    1316    27      3  2.2  OR2X2_RVT    wptr_full/g5/Y           
     21    1337    19      1  0.5  INVX1_RVT    wptr_full/g979/Y         
     95    1432    52      4  3.1  AO22X1_RVT   wptr_full/g970/Y         
     56    1488    28      3  1.9  NBUFFX2_RVT  wptr_full/g2/Y           
      0    1488     -      3    -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#------------------------------------------------------------------------



Path 44: MET (177 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=    1663                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     177                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     88    1297    56      6  3.3  AND3X1_RVT   rptr_empty/g4610/Y        
     53    1350    24      1  0.5  AND2X1_RVT   rptr_empty/g2/Y           
     85    1435    40      2  1.6  AO22X1_RVT   rptr_empty/g978/Y         
     51    1486    24      2  1.4  NBUFFX2_RVT  rptr_empty/fopt4697/Y     
      0    1486     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#-------------------------------------------------------------------------



Path 45: MET (177 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1655                  
      Launch Clock:-    1000                  
         Data Path:-     478                  
             Slack:=     177                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN  
     71    1254    33      3  1.8  OR2X1_RVT    wptr_full/g10/Y           
     66    1320    30      3  2.2  OR2X2_RVT    wptr_full/g5/Y            
     77    1396    40      3  2.1  OA21X1_RVT   wptr_full/g5629/Y         
     82    1478    50      6  3.9  OR2X1_RVT    wptr_full/g5582/Y         
      0    1478     -      6    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE  
#-------------------------------------------------------------------------



Path 46: MET (178 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     134                  
       Uncertainty:-      10                  
     Required Time:=    1656                  
      Launch Clock:-    1000                  
         Data Path:-     478                  
             Slack:=     178                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN  
     71    1254    33      3  1.8  OR2X1_RVT    wptr_full/g10/Y           
     66    1320    30      3  2.2  OR2X2_RVT    wptr_full/g5/Y            
     77    1396    40      3  2.1  OA21X1_RVT   wptr_full/g5629/Y         
     82    1478    50      6  3.9  OR2X1_RVT    wptr_full/g5582/Y         
      0    1478     -      6    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D   
#-------------------------------------------------------------------------



Path 47: MET (179 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     553                  
             Slack:=     179                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     23    1203    28     12  2.0  INVX2_RVT   rptr_empty/g52/Y           
     85    1287    57      6  3.2  AND3X1_RVT  rptr_empty/g4610/Y         
     68    1356    62      2  1.7  NAND2X0_RVT rptr_empty/g4523/Y         
    167    1522    47      2  1.3  XOR3X2_RVT  rptr_empty/g566/Y          
     31    1553    30      2  1.0  INVX1_RVT   rptr_empty/fopt5044/Y      
      0    1553     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D   
#-------------------------------------------------------------------------



Path 48: MET (179 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
         Data Path:-     554                  
             Slack:=     179                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     61    1342    28      2  1.3  AND2X1_RVT  rptr_empty/g135/Y         
     53    1395    58      1  0.8  NAND3X0_RVT rptr_empty/g432/Y         
     41    1435    40      3  1.8  INVX1_RVT   rptr_empty/g431/Y         
     68    1503    30      3  2.1  OR2X2_RVT   rptr_empty/g429/Y         
     51    1554    27      3  2.3  NBUFFX2_RVT rptr_empty/fopt4256/Y     
      0    1554     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D  
#------------------------------------------------------------------------



Path 49: MET (180 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     126                  
       Uncertainty:-      10                  
     Required Time:=    1664                  
      Launch Clock:-    1000                  
         Data Path:-     484                  
             Slack:=     180                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT  wptr_full/wbin_reg_2_/QN  
     34    1203    33     14  3.1  INVX2_RVT    wptr_full/g33/Y           
     76    1279    36      3  1.6  AND3X1_RVT   wptr_full/g5535/Y         
     52    1331    22      1  0.5  AND2X1_RVT   wptr_full/g981/Y          
    107    1438    56      4  4.4  AO22X2_RVT   wptr_full/g973/Y          
     20    1459    30      5  2.9  INVX4_RVT    wptr_full/fopt5527/Y      
     25    1484    22      2  1.0  INVX1_RVT    wptr_full/fopt5526/Y      
      0    1484     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D   
#-------------------------------------------------------------------------



Path 50: MET (182 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     128                  
       Uncertainty:-      10                  
     Required Time:=    1662                  
      Launch Clock:-    1000                  
         Data Path:-     480                  
             Slack:=     182                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT  wptr_full/wbin_reg_1_/QN  
     27    1210    32     13  2.7  INVX2_RVT    wptr_full/g5532/Y         
     70    1280    32      2  1.0  AND3X1_RVT   wptr_full/g5919/Y         
     44    1325    51      2  1.0  NAND2X0_RVT  wptr_full/g20/Y           
     47    1372    46      2  1.0  NAND2X0_RVT  wptr_full/g5637/Y         
     55    1427    49      2  1.2  NAND2X0_RVT  wptr_full/g204/Y          
     54    1480    26      2  1.4  NBUFFX2_RVT  wptr_full/fopt5056/Y      
      0    1480     -      2    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE  
#-------------------------------------------------------------------------



Path 51: MET (183 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     543                  
             Slack:=     183                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT   rptr_empty/fopt/Y          
    110    1317    51      4  2.1  AND4X1_RVT  rptr_empty/g4953/Y         
     85    1401    32      1  1.1  AND3X1_RVT  rptr_empty/g5149/Y         
     86    1487    39      2  1.1  MUX21X1_RVT rptr_empty/g5148/Y         
     55    1543    30      5  2.8  NBUFFX2_RVT rptr_empty/g570/Y          
      0    1543     -      5    -  DFFARX2_RVT rptr_empty/rbin_reg_7_/D   
#-------------------------------------------------------------------------



Path 52: MET (185 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1724                  
      Launch Clock:-    1000                  
         Data Path:-     539                  
             Slack:=     185                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_5_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT wptr_full/wbin_reg_5_/QN  
     25    1198    28     10  1.1  INVX1_RVT   wptr_full/g983/Y          
     63    1261    33      4  2.1  AND2X1_RVT  wptr_full/g5756/Y         
     88    1349    44      5  2.7  AND3X1_RVT  wptr_full/g5755/Y         
     68    1417    34      3  2.2  AND2X1_RVT  wptr_full/g45/Y           
     26    1443    22      1  0.5  INVX0_RVT   wptr_full/g125/Y          
     97    1539    52      5  3.2  AO22X1_RVT  wptr_full/g29/Y           
      0    1539     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_8_/D   
#------------------------------------------------------------------------



Path 53: MET (188 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     385                  
             Slack:=     188                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    255    1255    63      8  4.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1282    37      2  1.1  INVX1_RVT      fifomem/g305/Y             
     52    1334    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     23    1357    29      1  0.5  INVX0_RVT      fifomem/g298/Y             
     28    1385    30      1  0.0  NAND2X0_RVT    fifomem/g290__7098/Y       
      0    1385     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (191 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      61                  
       Uncertainty:-      10                  
     Required Time:=    1729                  
      Launch Clock:-    1000                  
         Data Path:-     538                  
             Slack:=     191                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    179    1179    43      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     28    1207    32     14  3.1  INVX2_RVT   wptr_full/g33/Y           
     74    1282    35      3  1.5  AND3X1_RVT  wptr_full/g5535/Y         
     42    1323    45      1  0.7  NAND2X0_RVT wptr_full/g93/Y           
     69    1393    35      3  3.4  OR2X2_RVT   wptr_full/g5745/Y         
    103    1496    49      3  1.8  MUX21X1_RVT wptr_full/g5509/Y         
     42    1538    40      4  2.4  INVX1_RVT   wptr_full/g4984/Y         
      0    1538     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D   
#------------------------------------------------------------------------



Path 55: MET (192 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     386                  
             Slack:=     192                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    255    1255    63      8  4.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1282    37      2  1.1  INVX1_RVT      fifomem/g305/Y             
     52    1334    52      2  1.3  NAND2X0_RVT    fifomem/g300__9945/Y       
     52    1386    20      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0    1386     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (194 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     380                  
             Slack:=     194                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    251    1251    58      7  4.2  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27    1278    35      2  1.1  INVX1_RVT      fifomem/g288/Y            
     51    1329    51      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     23    1352    29      1  0.5  INVX0_RVT      fifomem/g281/Y            
     28    1380    28      1  0.0  NAND2X0_RVT    fifomem/g273__5107/Y      
      0    1380     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (198 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     377                  
             Slack:=     198                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     35    1205    35      5  3.1  INVX2_RVT      wptr_full/fopt23/Y        
     52    1257    27      4  2.3  NBUFFX2_RVT    wptr_full/fopt2/Y         
     22    1279    22      2  1.0  INVX1_RVT      fifomem/g287/Y            
     47    1325    53      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     24    1349    30      1  0.5  INVX0_RVT      fifomem/g280/Y            
     28    1377    28      1  0.0  NAND2X0_RVT    fifomem/g277__5526/Y      
      0    1377     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (198 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1579                  
      Launch Clock:-    1000                  
         Data Path:-     381                  
             Slack:=     198                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    251    1251    58      7  4.2  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27    1278    35      2  1.1  INVX1_RVT      fifomem/g288/Y            
     51    1329    51      2  1.3  NAND2X0_RVT    fifomem/g283__2802/Y      
     52    1381    19      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0    1381     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (201 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     378                  
             Slack:=     201                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     35    1205    35      5  3.1  INVX2_RVT      wptr_full/fopt23/Y        
     52    1257    27      4  2.3  NBUFFX2_RVT    wptr_full/fopt2/Y         
     22    1279    22      2  1.0  INVX1_RVT      fifomem/g287/Y            
     47    1325    53      2  1.3  NAND2X0_RVT    fifomem/g282__1617/Y      
     52    1378    20      1  0.0  OR2X1_RVT      fifomem/g278__6783/Y      
      0    1378     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (202 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
         Data Path:-     526                  
             Slack:=     202                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    187    1187    61      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     79    1266    52      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     61    1327    29      4  2.6  NBUFFX2_RVT rptr_empty/fopt66/Y       
     37    1364    36      1  0.6  NAND2X0_RVT rptr_empty/g5034/Y        
     69    1433    37      2  1.3  AO22X1_RVT  rptr_empty/g5032/Y        
     93    1526    41      3  1.7  AO22X1_RVT  rptr_empty/g1848/Y        
      0    1526     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 61: MET (206 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
         Data Path:-     526                  
             Slack:=     206                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     58    1338    30      4  2.7  NBUFFX2_RVT rptr_empty/fopt66/Y       
     60    1398    26      1  1.2  OR2X2_RVT   rptr_empty/g5030/Y        
     99    1498    39      2  1.3  XNOR2X1_RVT rptr_empty/g5029/Y        
     29    1526    27      2  1.1  INVX1_RVT   rptr_empty/g130/Y         
      0    1526     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 62: MET (207 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     520                  
             Slack:=     207                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    187    1187    61      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     79    1266    52      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     68    1334    27      2  1.1  AND2X1_RVT  rptr_empty/g4944/Y        
     35    1369    33      1  0.5  NAND2X0_RVT rptr_empty/g4943/Y        
     90    1459    42      2  1.9  AO22X1_RVT  rptr_empty/g4942/Y        
     31    1489    34      7  3.8  INVX2_RVT   rptr_empty/g1186/Y        
     30    1520    27      3  1.5  INVX1_RVT   rptr_empty/fopt4248/Y     
      0    1520     -      3    -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D  
#------------------------------------------------------------------------



Path 63: MET (209 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     364                  
             Slack:=     209                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    255    1255    63      8  4.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1282    37      2  1.1  INVX1_RVT      fifomem/g305/Y             
     56    1339    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1364    30      1  0.0  NAND2X0_RVT    fifomem/g292__1881/Y       
      0    1364     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (211 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     129                  
       Uncertainty:-      10                  
     Required Time:=    1661                  
      Launch Clock:-    1000                  
         Data Path:-     450                  
             Slack:=     211                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    wptr_full/wfull_reg/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT  wptr_full/wfull_reg/QN   
     85    1258    56      8  4.6  AND2X2_RVT   wptr_full/g5920/Y        
     73    1331    28      1  0.5  AND3X1_RVT   wptr_full/g976/Y         
     94    1426    42      4  4.3  AO22X2_RVT   wptr_full/g973/Y         
     24    1450    25      5  3.0  INVX4_RVT    wptr_full/fopt5527/Y     
      0    1450     -      5    -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#------------------------------------------------------------------------



Path 65: MET (212 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      60                  
       Uncertainty:-      10                  
     Required Time:=    1730                  
      Launch Clock:-    1000                  
         Data Path:-     517                  
             Slack:=     212                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    179    1179    43      2  1.4  DFFARX2_RVT rptr_empty/rbin_reg_0_/QN  
     28    1207    31     11  1.4  INVX1_RVT   rptr_empty/fopt/Y          
    112    1319    63      6  3.1  AND4X1_RVT  rptr_empty/g27/Y           
     35    1354    36      1  0.6  INVX0_RVT   rptr_empty/g17/Y           
     76    1429    45      3  2.2  AO22X1_RVT  rptr_empty/g16/Y           
     24    1454    29      2  1.0  INVX1_RVT   rptr_empty/fopt4696/Y      
     64    1517    20      1  0.5  IBUFFX2_RVT rptr_empty/fopt4695/Y      
      0    1517     -      1    -  DFFARX2_RVT rptr_empty/rbin_reg_2_/D   
#-------------------------------------------------------------------------



Path 66: MET (212 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     364                  
             Slack:=     212                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    255    1255    63      8  4.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1282    37      2  1.1  INVX1_RVT      fifomem/g305/Y             
     56    1339    24      2  1.0  AND2X1_RVT     fifomem/g301__2883/Y       
     26    1364    23      1  0.0  NAND2X0_RVT    fifomem/g293__5115/Y       
      0    1364     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (214 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     134                  
       Uncertainty:-      10                  
     Required Time:=    1656                  
      Launch Clock:-    1000                  
         Data Path:-     442                  
             Slack:=     214                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT  rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT    rptr_empty/g52/Y           
     92    1291    39      2  1.0  AND4X1_RVT   rptr_empty/g4950/Y         
     57    1348    26      2  1.0  AND2X1_RVT   rptr_empty/g4684/Y         
     94    1442    46      3  2.3  AO22X1_RVT   rptr_empty/g4550_dup/Y     
      0    1442     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE  
#--------------------------------------------------------------------------



Path 68: MET (215 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     360                  
             Slack:=     215                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    251    1251    58      7  4.2  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27    1278    35      2  1.1  INVX1_RVT      fifomem/g288/Y            
     56    1334    24      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1360    28      1  0.0  NAND2X0_RVT    fifomem/g275__4319/Y      
      0    1360     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (217 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     510                  
             Slack:=     217                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     85    1258    56      8  4.6  AND2X2_RVT  wptr_full/g5920/Y       
     72    1330    33      3  1.9  AND2X1_RVT  wptr_full/g5653/Y       
     52    1382    26      2  2.5  NBUFFX2_RVT wptr_full/g5652/Y       
     99    1482    39      2  1.3  XNOR2X1_RVT wptr_full/g5656/Y       
     28    1510    26      2  1.0  INVX1_RVT   wptr_full/fopt5070/Y    
      0    1510     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_1_/D 
#----------------------------------------------------------------------



Path 70: MET (217 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     216                  
       Uncertainty:-      10                  
     Required Time:=    1574                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=     217                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    241    1241    59      8  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     63    1304    54      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     24    1328    30      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28    1356    30      1  0.0  NAND2X0_RVT    fifomem/g294__7482/Y       
      0    1356     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (218 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     213                  
       Uncertainty:-      10                  
     Required Time:=    1577                  
      Launch Clock:-    1000                  
         Data Path:-     360                  
             Slack:=     218                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_9_/CLK 
    251    1251    58      7  4.2  DFFARX1_RVT    wptr_full/wbin_reg_9_/Q   
     27    1278    35      2  1.1  INVX1_RVT      fifomem/g288/Y            
     56    1334    24      2  1.0  AND2X1_RVT     fifomem/g284__1705/Y      
     26    1360    23      1  0.0  NAND2X0_RVT    fifomem/g276__8428/Y      
      0    1360     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (222 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     357                  
             Slack:=     222                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    241    1241    59      8  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     63    1304    54      2  1.3  NAND2X0_RVT    fifomem/g299__9315/Y       
     53    1357    20      1  0.0  OR2X1_RVT      fifomem/g295__4733/Y       
      0    1357     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (224 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     501                  
             Slack:=     224                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1297    56      6  3.3  AND3X1_RVT  rptr_empty/g4610/Y        
     57    1354    23      1  0.5  AND2X1_RVT  rptr_empty/g121/Y         
     91    1445    46      4  2.4  AO22X1_RVT  rptr_empty/g5015/Y        
     56    1501    29      4  2.5  NBUFFX2_RVT rptr_empty/g4729/Y        
      0    1501     -      4    -  DFFARX2_RVT rptr_empty/rbin_reg_5_/D  
#------------------------------------------------------------------------



Path 74: MET (231 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     495                  
             Slack:=     231                  

#-----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                       
#-----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK  
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN   
     23    1206    29      3  1.9  INVX2_RVT   wptr_full/fopt5203/Y     
     53    1260    26      2  1.3  OR2X1_RVT   wptr_full/g7/Y           
     57    1316    27      3  2.2  OR2X2_RVT   wptr_full/g5/Y           
     32    1349    31      4  2.3  INVX1_RVT   wptr_full/g978/Y         
     52    1401    26      2  1.0  AND2X1_RVT  wptr_full/g115/Y         
     94    1495    48      5  2.7  AO22X1_RVT  wptr_full/g110/Y         
      0    1495     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-----------------------------------------------------------------------



Path 75: MET (232 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     211                  
       Uncertainty:-      10                  
     Required Time:=    1579                  
      Launch Clock:-    1000                  
         Data Path:-     347                  
             Slack:=     232                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    179    1179    46      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     28    1208    33      5  3.1  INVX2_RVT      wptr_full/fopt23/Y        
     52    1259    25      4  2.3  NBUFFX2_RVT    wptr_full/fopt2/Y         
     39    1298    42      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     49    1347    19      1  0.0  OR2X1_RVT      fifomem/g272__2398/Y      
      0    1347     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (235 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     212                  
       Uncertainty:-      10                  
     Required Time:=    1578                  
      Launch Clock:-    1000                  
         Data Path:-     344                  
             Slack:=     235                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    241    1241    59      8  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     53    1294    44      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     49    1344    20      1  0.0  OR2X1_RVT      fifomem/g289__8246/Y       
      0    1344     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (236 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      57                  
       Uncertainty:-      10                  
     Required Time:=    1733                  
      Launch Clock:-    1000                  
         Data Path:-     497                  
             Slack:=     236                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT   rptr_empty/g52/Y           
     92    1291    39      2  1.0  AND4X1_RVT  rptr_empty/g4950/Y         
     69    1360    36      3  1.5  AND3X1_RVT  rptr_empty/g5008/Y         
     84    1444    36      2  1.1  AO22X1_RVT  rptr_empty/g5011/Y         
     53    1497    27      4  2.3  NBUFFX2_RVT rptr_empty/g5010/Y         
      0    1497     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D   
#-------------------------------------------------------------------------



Path 78: MET (238 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1725                  
      Launch Clock:-    1000                  
         Data Path:-     488                  
             Slack:=     238                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     23    1206    29      3  1.9  INVX2_RVT   wptr_full/fopt5203/Y    
     57    1263    21      1  0.7  OR2X1_RVT   wptr_full/g6/Y          
     59    1322    31      2  3.2  OR2X2_RVT   wptr_full/g5631/Y       
     21    1344    20      5  2.7  INVX4_RVT   wptr_full/g5630/Y       
     86    1430    47      4  2.7  AO21X1_RVT  wptr_full/g2805/Y       
     58    1488    31      4  2.8  NBUFFX2_RVT wptr_full/g1726/Y       
      0    1488     -      4    -  DFFARX2_RVT wptr_full/wbin_reg_2_/D 
#----------------------------------------------------------------------



Path 79: MET (238 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      64                  
       Uncertainty:-      10                  
     Required Time:=    1726                  
      Launch Clock:-    1000                  
         Data Path:-     488                  
             Slack:=     238                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     23    1206    29      3  1.9  INVX2_RVT   wptr_full/fopt5203/Y    
     53    1260    26      2  1.3  OR2X1_RVT   wptr_full/g7/Y          
     57    1316    27      3  2.2  OR2X2_RVT   wptr_full/g5/Y          
     21    1337    19      1  0.5  INVX1_RVT   wptr_full/g979/Y        
     95    1432    52      4  3.1  AO22X1_RVT  wptr_full/g970/Y        
     56    1488    28      3  1.9  NBUFFX2_RVT wptr_full/g2/Y          
      0    1488     -      3    -  DFFARX2_RVT wptr_full/wbin_reg_6_/D 
#----------------------------------------------------------------------



Path 80: MET (239 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      65                  
       Uncertainty:-      10                  
     Required Time:=    1725                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     239                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_9_/CLK 
    255    1255    63      8  4.8  DFFARX1_RVT rptr_empty/rbin_reg_9_/Q   
     64    1319    29      2  1.2  AND2X1_RVT  rptr_empty/g4225__5107/Y   
     47    1367    22      1  0.5  AND2X1_RVT  rptr_empty/g319/Y          
     56    1423    28      1  0.5  AND3X1_RVT  rptr_empty/g318/Y          
     63    1486    50      5  3.1  AO21X1_RVT  rptr_empty/g316/Y          
      0    1486     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D  
#-------------------------------------------------------------------------



Path 81: MET (242 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
         Data Path:-     486                  
             Slack:=     242                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     88    1297    56      6  3.3  AND3X1_RVT  rptr_empty/g4610/Y        
     53    1350    24      1  0.5  AND2X1_RVT  rptr_empty/g2/Y           
     85    1435    40      2  1.6  AO22X1_RVT  rptr_empty/g978/Y         
     51    1486    24      2  1.4  NBUFFX2_RVT rptr_empty/fopt4697/Y     
      0    1486     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_3_/D  
#------------------------------------------------------------------------



Path 82: MET (243 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      70                  
       Uncertainty:-      10                  
     Required Time:=    1720                  
      Launch Clock:-    1000                  
         Data Path:-     478                  
             Slack:=     243                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     71    1254    33      3  1.8  OR2X1_RVT   wptr_full/g10/Y           
     66    1320    30      3  2.2  OR2X2_RVT   wptr_full/g5/Y            
     77    1396    40      3  2.1  OA21X1_RVT  wptr_full/g5629/Y         
     82    1478    50      6  3.9  OR2X1_RVT   wptr_full/g5582/Y         
      0    1478     -      6    -  DFFARX2_RVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 83: MET (247 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     480                  
             Slack:=     247                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    183    1183    46      2  2.0  DFFARX2_RVT wptr_full/wbin_reg_1_/QN  
     27    1210    32     13  2.7  INVX2_RVT   wptr_full/g5532/Y         
     70    1280    32      2  1.0  AND3X1_RVT  wptr_full/g5919/Y         
     44    1325    51      2  1.0  NAND2X0_RVT wptr_full/g20/Y           
     47    1372    46      2  1.0  NAND2X0_RVT wptr_full/g5637/Y         
     55    1427    49      2  1.2  NAND2X0_RVT wptr_full/g204/Y          
     54    1480    26      2  1.4  NBUFFX2_RVT wptr_full/fopt5056/Y      
      0    1480     -      2    -  DFFARX2_RVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 84: MET (250 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      56                  
       Uncertainty:-      10                  
     Required Time:=    1734                  
      Launch Clock:-    1000                  
         Data Path:-     484                  
             Slack:=     250                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT wptr_full/wbin_reg_2_/QN  
     34    1203    33     14  3.1  INVX2_RVT   wptr_full/g33/Y           
     76    1279    36      3  1.6  AND3X1_RVT  wptr_full/g5535/Y         
     52    1331    22      1  0.5  AND2X1_RVT  wptr_full/g981/Y          
    107    1438    56      4  4.4  AO22X2_RVT  wptr_full/g973/Y          
     20    1459    30      5  2.9  INVX4_RVT   wptr_full/fopt5527/Y      
     25    1484    22      2  1.0  INVX1_RVT   wptr_full/fopt5526/Y      
      0    1484     -      2    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 85: MET (270 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     218                  
       Uncertainty:-      10                  
     Required Time:=    1572                  
      Launch Clock:-    1000                  
         Data Path:-     303                  
             Slack:=     270                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    173    1173    40      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_8_/QN  
     33    1206    36      4  2.2  INVX1_RVT      wptr_full/fopt5911/Y      
     66    1272    42     11  6.6  NBUFFX2_RVT    wptr_full/fopt1/Y         
     31    1303    33      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0    1303     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (275 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
         Data Path:-     453                  
             Slack:=     275                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    209    1209    66      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     71    1280    48      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     58    1338    30      4  2.7  NBUFFX2_RVT rptr_empty/fopt66/Y       
     31    1369    33      1  0.5  NAND2X0_RVT rptr_empty/g5034/Y        
     58    1427    29      2  1.3  AO22X1_RVT  rptr_empty/g5032/Y        
     26    1453    23      2  1.1  INVX1_RVT   rptr_empty/g4539/Y        
      0    1453     -      2    -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 87: MET (284 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      63                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-    1000                  
         Data Path:-     442                  
             Slack:=     284                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT   rptr_empty/g52/Y           
     92    1291    39      2  1.0  AND4X1_RVT  rptr_empty/g4950/Y         
     57    1348    26      2  1.0  AND2X1_RVT  rptr_empty/g4684/Y         
     94    1442    46      3  2.3  AO22X1_RVT  rptr_empty/g4550_dup/Y     
      0    1442     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D   
#-------------------------------------------------------------------------



Path 88: MET (290 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-     219                  
       Uncertainty:-      10                  
     Required Time:=    1571                  
      Launch Clock:-    1000                  
         Data Path:-     281                  
             Slack:=     290                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    241    1241    59      8  4.6  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     40    1281    35      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0    1281     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (297 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      68                  
       Uncertainty:-      10                  
     Required Time:=    1722                  
      Launch Clock:-    1000                  
         Data Path:-     425                  
             Slack:=     297                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   wptr_full/wfull_reg/CLK 
    173    1173    52      2  2.0  DFFARX2_RVT wptr_full/wfull_reg/QN  
     85    1258    56      8  4.6  AND2X2_RVT  wptr_full/g5920/Y       
     57    1315    24      1  1.0  NBUFFX2_RVT wptr_full/g5753/Y       
    110    1425    41      4  2.6  HADDX1_RVT  wptr_full/g5908/SO      
      0    1425     -      4    -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#----------------------------------------------------------------------



Path 90: MET (304 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      62                  
       Uncertainty:-      10                  
     Required Time:=    1728                  
      Launch Clock:-    1000                  
         Data Path:-     424                  
             Slack:=     304                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    187    1187    61      4  2.1  DFFASX1_RVT rptr_empty/rempty_reg/QN  
     79    1266    52      5  2.7  AND2X1_RVT  rptr_empty/g51/Y          
     61    1327    29      4  2.6  NBUFFX2_RVT rptr_empty/fopt66/Y       
     97    1424    25      1  0.5  HADDX1_RVT  rptr_empty/g5151/SO       
      0    1424     -      1    -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 91: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (350 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (350 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (350 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (350 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (350 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (350 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (350 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_0_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_1_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_2_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_3_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_4_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_5_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_6_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (350 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1400     
                                              
             Setup:-    -179                  
       Uncertainty:-      10                  
     Required Time:=    1969                  
      Launch Clock:-    1400                  
         Data Path:-     219                  
             Slack:=     350                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1400   330      8    -  (arrival)      wdata_reg_7_/CLK           
    219    1619    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1619     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 156: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 157: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 158: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 159: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 160: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 161: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 162: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 163: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 164: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 165: MET (507 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 166: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 167: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 168: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 169: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 170: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 171: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 172: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 173: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 174: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 175: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 176: MET (507 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-      58                  
       Uncertainty:-      10                  
     Required Time:=    1732                  
      Launch Clock:-    1000                  
         Data Path:-     224                  
             Slack:=     507                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    224    1224    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1224     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 177: MET (597 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[2]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (597 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[3]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (597 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[7]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (597 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[5]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (597 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[1]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (597 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[6]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (597 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[4]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (597 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0          254     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1400         1254     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1294                  
      Launch Clock:-    1254                  
       Input Delay:-   -1000                  
         Data Path:-     443                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay            -1000            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     254   254      1 2505.9  (arrival)   wdata_in[0]           
    443     697   182      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     697     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (710 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (710 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (710 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (710 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (710 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (710 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (710 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (710 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -173                  
       Uncertainty:-      10                  
     Required Time:=    1963                  
      Launch Clock:-    1000                  
         Data Path:-     254                  
             Slack:=     710                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    254    1254    39     11  2.0  DFFARX2_RVT    wptr_full/wbin_reg_0_/Q    
      0    1254     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (712 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (712 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (712 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (712 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (712 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (712 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (712 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (712 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     712                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_3_/QN   
     33    1202    32      5  2.7  INVX2_RVT      wptr_full/g32/Y            
     30    1232    31      2  1.3  INVX0_RVT      wptr_full/g31/Y            
     26    1258    24     10  1.1  INVX1_RVT      wptr_full/fopt5251/Y       
      0    1258     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (714 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (714 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (714 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (714 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (714 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (714 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (714 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (714 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -180                  
       Uncertainty:-      10                  
     Required Time:=    1970                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     714                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    170    1170    50      2  1.6  DFFARX2_RVT    wptr_full/wbin_reg_4_/QN   
     37    1207    35      3  1.7  INVX1_RVT      wptr_full/fopt5659/Y       
     49    1256    24     10  1.3  NBUFFX2_RVT    wptr_full/g5662/Y          
      0    1256     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (756 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (756 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (756 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (756 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (756 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (756 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (756 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (756 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     209                  
             Slack:=     756                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    174    1174    52      2  2.1  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     35    1209    35     13  3.0  INVX2_RVT      rptr_empty/g32/Y           
      0    1209     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (758 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (758 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (758 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (758 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (758 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (758 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (758 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (758 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     207                  
             Slack:=     758                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    173    1173    52      2  2.0  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     34    1207    34     13  2.8  INVX2_RVT      wptr_full/g5532/Y          
      0    1207     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (759 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (759 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (759 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (759 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (759 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (759 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (759 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (759 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    170    1170    52      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     37    1206    36     12  3.4  INVX2_RVT      rptr_empty/g4928/Y         
      0    1206     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (759 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (759 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (759 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (759 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (759 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (759 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (759 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (759 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -175                  
       Uncertainty:-      10                  
     Required Time:=    1965                  
      Launch Clock:-    1000                  
         Data Path:-     206                  
             Slack:=     759                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    170    1170    50      2  1.6  DFFARX2_RVT    rptr_empty/rbin_reg_5_/QN  
     36    1206    35     11  1.6  INVX1_RVT      rptr_empty/g55/Y           
      0    1206     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (762 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (762 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (762 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (762 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (762 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (762 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (762 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (762 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     204                  
             Slack:=     762                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    169    1169    48      2  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     35    1204    34     11  1.5  INVX1_RVT      rptr_empty/fopt/Y          
      0    1204     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (763 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (763 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (763 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (763 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (763 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (763 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (763 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (763 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -176                  
       Uncertainty:-      10                  
     Required Time:=    1966                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    169    1169    48      1  1.4  DFFARX2_RVT    wptr_full/wbin_reg_2_/QN   
     34    1203    33     14  3.1  INVX2_RVT      wptr_full/g33/Y            
      0    1203     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (763 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (763 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (763 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (763 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (763 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (763 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (763 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (763 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     203                  
             Slack:=     763                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    172    1172    51      2  1.9  DFFARX2_RVT    wptr_full/wbin_reg_6_/QN   
     31    1203    31     12  2.1  INVX2_RVT      wptr_full/g5910/Y          
      0    1203     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (767 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (767 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (767 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (767 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (767 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (767 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (767 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (767 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     767                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_4_/QN  
     31    1200    31     12  2.3  INVX2_RVT      rptr_empty/g53/Y           
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (768 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (768 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (768 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (768 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (768 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (768 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (768 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (768 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     200                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_3_/QN  
     31    1200    31     12  2.2  INVX2_RVT      rptr_empty/g532/Y          
      0    1200     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (768 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (768 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (768 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (768 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (768 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (768 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (768 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (768 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     199                  
             Slack:=     768                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    169    1169    48      1  1.4  DFFARX2_RVT    rptr_empty/rbin_reg_2_/QN  
     30    1199    30     12  2.1  INVX2_RVT      rptr_empty/g52/Y           
      0    1199     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (774 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (774 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (774 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (774 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (774 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (774 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (774 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (774 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1800         1000     
                                              
             Setup:-    -177                  
       Uncertainty:-      10                  
     Required Time:=    1967                  
      Launch Clock:-    1000                  
         Data Path:-     194                  
             Slack:=     774                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   330     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    162    1162    46      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     31    1194    30     10  1.1  INVX1_RVT      wptr_full/g983/Y           
      0    1194     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

