# Reading pref.tcl
# do procesador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch {C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IF_ID_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:15 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch" C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/InstructionFetch/IF_ID_Reg.sv 
# -- Compiling module IF_ID_Reg
# 
# Top level modules:
# 	IF_ID_Reg
# End time: 12:15:16 on Sep 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench {C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IF_ID_Reg_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:16 on Sep 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench" C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IF_ID_Reg_tb.sv 
# -- Compiling module IF_ID_Reg_tb
# 
# Top level modules:
# 	IF_ID_Reg_tb
# End time: 12:15:16 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  IF_ID_Reg_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" IF_ID_Reg_tb 
# Start time: 12:15:16 on Sep 27,2024
# Loading sv_std.std
# Loading work.IF_ID_Reg_tb
# Loading work.IF_ID_Reg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mario  Hostname: MJCLOQ  ProcessID: 29632
#           Attempting to use alternate WLF file "./wlftyhwf6c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyhwf6c
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Prueba 1: Reset
# Reset correcto: instruction_out = 000000000000
# Prueba 2: Cargar instrucción
# Carga correcta: instruction_out = 101010111100
# Prueba 3: Detener con stop
# Stop correcto: instruction_out = 101010111100
# Prueba 4: Desactivar stop y cargar nueva instrucción
# Carga después de stop correcta: instruction_out = 010001010110
# Break key hit
# Break in Module IF_ID_Reg_tb at C:/Users/mario/Documents/GitHub/Vectorial-Encryption-CPU/testbench/IF_ID_Reg_tb.sv line 22
# End time: 12:15:56 on Sep 27,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
