library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all;
 
entity alu_sla is 
generic 
( 
	WIDTH : positive := 16 
); 
port 
( 
	input1 : in std_logic_vector(WIDTH-1 downto 0); 
	input2 : in std_logic_vector(WIDTH-1 downto 0); 
	sel : in std_logic_vector(3 downto 0); 
	output : out std_logic_vector(WIDTH-1 downto 0); 
	overflow : out std_logic 
); 
end alu_sla; 
