Netlists:
e1: (r323, reg)	(I0, f2io_16)
e2: (r324, reg)	(i1, f2io_1)
e3: (r325, reg)	(I2, f2io_16)
e4: (r326, reg)	(i3, f2io_1)
e5: (r327, reg)	(I4, f2io_16)
e6: (r328, reg)	(i5, f2io_1)
e7: (r12, reg)	(m6, input_width_16_num_2)	(m7, input_width_16_num_2)
e8: (m29, output_width_16_num_0)	(p9, data1)
e9: (m29, output_width_16_num_1)	(p8, data1)	(r25, reg)
e14: (r28, reg)	(p8, data2)
e15: (p8, res)	(p10, data1)
e20: (r24, reg)	(p9, data2)
e21: (p9, res)	(p10, data2)
e26: (p10, res)	(p11, data0)
e31: (r26, reg)	(p11, data1)	(r27, reg)
e32: (p11, res)	(r12, reg)	(m14, input_width_16_num_2)	(m15, input_width_16_num_2)	(m16, input_width_16_num_2)	(m17, input_width_16_num_2)	(m18, input_width_16_num_2)
e37: (m14, output_width_16_num_0)	(r13, reg)	(m19, input_width_16_num_2)	(m20, input_width_16_num_2)	(m21, input_width_16_num_2)	(m22, input_width_16_num_2)
e43: (r332, reg)	(r23, reg)
e44: (r23, reg)	(r24, reg)
e45: (r25, reg)	(r26, reg)
e46: (r27, reg)	(r28, reg)
e47: (r333, reg)	(m29, input_width_16_num_2)
e48: (m20, output_width_16_num_0)	(p34, data2)	(p36, data0)	(p48, data2)	(p50, data1)	(p62, data0)	(p65, data0)	(p73, data1)	(p142, data2)	(p150, data0)	(p156, data0)	(p164, data1)	(p172, data0)	(p180, data2)	(p182, data1)	(p249, data0)	(p257, data1)	(p265, data0)	(p268, data2)	(p270, data1)
e49: (m20, output_width_16_num_1)	(p65, data2)	(p73, data0)	(p81, data2)	(p83, data0)	(p100, data2)	(p102, data1)	(p156, data2)	(p164, data0)	(p249, data2)	(p257, data0)
e54: (m7, output_width_16_num_0)	(p30, data2)	(p63, data2)	(p119, data0)	(p128, data2)	(p133, data0)
e55: (m7, output_width_16_num_1)	(p30, data0)	(p96, data0)	(p115, data1)
e60: (p30, res)	(p31, data0)
e65: (p31, res)	(p62, data1)
e70: (m15, output_width_16_num_0)	(p46, data0)	(p54, data0)	(p144, data0)	(p146, data1)	(p178, data0)	(p186, data0)	(p194, data2)	(p196, data0)	(p266, data0)	(p274, data0)
e71: (m15, output_width_16_num_1)	(p32, data0)	(p40, data0)	(p144, data2)	(p146, data0)
e76: (m16, output_width_16_num_0)	(p32, data2)	(p40, data1)	(p67, data2)	(p69, data0)	(p79, data2)	(p87, data0)	(p158, data2)	(p160, data0)	(p251, data2)	(p253, data0)
e77: (m16, output_width_16_num_1)	(p46, data2)	(p54, data1)	(p67, data0)	(p69, data1)	(p98, data2)	(p106, data0)	(p132, data0)	(p158, data0)	(p160, data1)	(p178, data2)	(p186, data1)	(p213, data2)	(p215, data0)	(p242, data0)	(p251, data0)	(p253, data1)	(p266, data2)	(p274, data1)	(p280, data1)
e82: (p32, res)	(p33, data0)
e87: (p33, res)	(p45, data0)
e92: (m19, output_width_16_num_0)	(p48, data0)	(p50, data0)	(p180, data0)	(p182, data0)	(p192, data2)	(p200, data0)	(p211, data2)	(p219, data1)	(p268, data0)	(p270, data0)
e93: (m19, output_width_16_num_1)	(p34, data0)	(p36, data1)
e98: (p34, res)	(p35, data0)
e103: (p35, res)	(p45, data1)
e108: (p36, res)	(p37, data1)	(p38, data1)	(p39, data0)
e113: (p37, res)	(p39, data1)
e119: (p38, res_p)	(p39, bit0)
e123: (p39, res)	(p44, data0)
e128: (p40, res)	(p41, data1)	(p42, data1)	(p43, data0)
e133: (p41, res)	(p43, data1)
e139: (p42, res_p)	(p43, bit0)
e143: (p43, res)	(p44, data1)
e149: (p44, res_p)	(p45, bit0)
e153: (p45, res)	(p60, data0)	(p112, data2)
e158: (p46, res)	(p47, data0)
e163: (p47, res)	(p59, data0)
e168: (p48, res)	(p49, data0)
e173: (p49, res)	(p59, data1)
e178: (p50, res)	(p51, data1)	(p52, data1)	(p53, data0)
e183: (p51, res)	(p53, data1)
e189: (p52, res_p)	(p53, bit0)
e193: (p53, res)	(p58, data0)
e198: (p54, res)	(p55, data1)	(p56, data1)	(p57, data0)
e203: (p55, res)	(p57, data1)
e209: (p56, res_p)	(p57, bit0)
e213: (p57, res)	(p58, data1)
e219: (p58, res_p)	(p59, bit0)
e223: (p59, res)	(p60, data2)	(p93, data0)	(p130, data2)
e228: (p60, res)	(p61, data0)
e233: (p61, res)	(p62, data2)
e238: (p62, res)	(p127, data0)
e243: (m6, output_width_16_num_0)	(p63, data0)	(p119, data1)
e244: (m6, output_width_16_num_1)	(p96, data2)	(p115, data0)	(p128, data0)
e249: (p63, res)	(p64, data0)
e254: (p64, res)	(p95, data0)
e259: (p65, res)	(p66, data0)
e264: (p66, res)	(p78, data0)
e269: (p67, res)	(p68, data0)
e274: (p68, res)	(p78, data1)
e279: (p69, res)	(p70, data1)	(p71, data1)	(p72, data0)
e284: (p70, res)	(p72, data1)
e290: (p71, res_p)	(p72, bit0)
e294: (p72, res)	(p77, data0)
e299: (p73, res)	(p74, data1)	(p75, data1)	(p76, data0)
e304: (p74, res)	(p76, data1)
e310: (p75, res_p)	(p76, bit0)
e314: (p76, res)	(p77, data1)
e320: (p77, res_p)	(p78, bit0)
e324: (p78, res)	(p95, data1)	(p114, data1)
e329: (m18, output_width_16_num_0)	(p79, data0)	(p87, data1)
e330: (m18, output_width_16_num_1)	(p98, data0)	(p106, data1)
e335: (p79, res)	(p80, data0)
e340: (p80, res)	(p92, data0)
e345: (m22, output_width_16_num_0)	(p81, data0)	(p83, data1)
e346: (m22, output_width_16_num_1)	(p100, data0)	(p102, data0)	(p211, data0)	(p219, data0)
e351: (p81, res)	(p82, data0)
e356: (p82, res)	(p92, data1)
e361: (p83, res)	(p84, data1)	(p85, data1)	(p86, data0)
e366: (p84, res)	(p86, data1)
e372: (p85, res_p)	(p86, bit0)
e376: (p86, res)	(p91, data0)
e381: (p87, res)	(p88, data1)	(p89, data1)	(p90, data0)
e386: (p88, res)	(p90, data1)
e392: (p89, res_p)	(p90, bit0)
e396: (p90, res)	(p91, data1)
e402: (p91, res_p)	(p92, bit0)
e406: (p92, res)	(p93, data2)
e411: (p93, res)	(p94, data0)
e416: (p94, res)	(p95, data2)
e421: (p95, res)	(p124, data0)
e426: (p96, res)	(p97, data0)
e431: (p97, res)	(p114, data0)
e436: (p98, res)	(p99, data0)
e441: (p99, res)	(p111, data0)
e446: (p100, res)	(p101, data0)
e451: (p101, res)	(p111, data1)
e456: (p102, res)	(p103, data1)	(p104, data1)	(p105, data0)
e461: (p103, res)	(p105, data1)
e467: (p104, res_p)	(p105, bit0)
e471: (p105, res)	(p110, data0)
e476: (p106, res)	(p107, data1)	(p108, data1)	(p109, data0)
e481: (p107, res)	(p109, data1)
e487: (p108, res_p)	(p109, bit0)
e491: (p109, res)	(p110, data1)
e497: (p110, res_p)	(p111, bit0)
e501: (p111, res)	(p112, data0)	(p130, data0)
e506: (p112, res)	(p113, data0)
e511: (p113, res)	(p114, data2)
e516: (p114, res)	(p124, data1)
e521: (p115, res)	(p116, data1)	(p117, data1)	(p118, data0)
e526: (p116, res)	(p118, data1)
e532: (p117, res_p)	(p118, bit0)
e536: (p118, res)	(p123, data0)
e541: (p119, res)	(p120, data1)	(p121, data1)	(p122, data0)
e546: (p120, res)	(p122, data1)
e552: (p121, res_p)	(p122, bit0)
e556: (p122, res)	(p123, data1)
e562: (p123, res_p)	(p124, bit0)
e566: (p124, res)	(p127, data1)
e571: (m315, output_width_16_num_0)	(p125, data1)
e577: (p125, res)	(p126, data2)
e583: (p126, res_p)	(p127, bit0)	(p133, bit0)
e587: (p127, res)	(p136, data0)
e592: (p128, res)	(p129, data0)
e597: (p129, res)	(p132, data1)
e602: (p130, res)	(p131, data0)
e607: (p131, res)	(p132, data2)
e612: (p132, res)	(p133, data1)
e617: (p133, res)	(p136, data1)
e622: (m314, output_width_16_num_0)	(p134, data1)
e628: (p134, res)	(p135, data2)
e634: (p135, res_p)	(p136, bit0)
e638: (p136, res)	(p137, data1)	(p290, data1)	(p301, data1)
e643: (p137, res)	(p138, data1)
e648: (p138, res)	(p139, data2)
e653: (p139, res)	(p286, data0)
e658: (m322, output_width_16_num_0)	(p140, data2)	(p175, data1)	(p176, data2)	(p232, data0)	(p238, data2)
e659: (m322, output_width_16_num_1)	(p140, data0)	(p209, data2)	(p228, data0)
e664: (p140, res)	(p141, data0)
e669: (p141, res)	(p172, data1)
e674: (m21, output_width_16_num_0)	(p142, data0)	(p150, data1)
e675: (m21, output_width_16_num_1)	(p192, data0)	(p200, data1)
e680: (p142, res)	(p143, data0)
e685: (p143, res)	(p155, data0)
e690: (p144, res)	(p145, data0)
e695: (p145, res)	(p155, data1)
e700: (p146, res)	(p147, data1)	(p148, data1)	(p149, data0)
e705: (p147, res)	(p149, data1)
e711: (p148, res_p)	(p149, bit0)
e715: (p149, res)	(p154, data0)
e720: (p150, res)	(p151, data1)	(p152, data1)	(p153, data0)
e725: (p151, res)	(p153, data1)
e731: (p152, res_p)	(p153, bit0)
e735: (p153, res)	(p154, data1)
e741: (p154, res_p)	(p155, bit0)
e745: (p155, res)	(p170, data0)	(p225, data2)
e750: (p156, res)	(p157, data0)
e755: (p157, res)	(p169, data0)
e760: (p158, res)	(p159, data0)
e765: (p159, res)	(p169, data1)
e770: (p160, res)	(p161, data1)	(p162, data1)	(p163, data0)
e775: (p161, res)	(p163, data1)
e781: (p162, res_p)	(p163, bit0)
e785: (p163, res)	(p168, data0)
e790: (p164, res)	(p165, data1)	(p166, data1)	(p167, data0)
e795: (p165, res)	(p167, data1)
e801: (p166, res_p)	(p167, bit0)
e805: (p167, res)	(p168, data1)
e811: (p168, res_p)	(p169, bit0)
e815: (p169, res)	(p170, data2)	(p206, data0)	(p240, data2)
e820: (p170, res)	(p171, data0)
e825: (p171, res)	(p172, data2)
e830: (p172, res)	(p175, data0)
e835: (m317, output_width_16_num_0)	(p173, data1)
e841: (p173, res)	(p174, data2)
e847: (p174, res_p)	(p175, bit0)	(p243, bit0)
e851: (p175, res)	(p246, data0)
e856: (m321, output_width_16_num_0)	(p176, data0)	(p232, data1)
e857: (m321, output_width_16_num_1)	(p209, data0)	(p228, data1)	(p238, data0)
e862: (p176, res)	(p177, data0)
e867: (p177, res)	(p208, data0)
e872: (p178, res)	(p179, data0)
e877: (p179, res)	(p191, data0)
e882: (p180, res)	(p181, data0)
e887: (p181, res)	(p191, data1)
e892: (p182, res)	(p183, data1)	(p184, data1)	(p185, data0)
e897: (p183, res)	(p185, data1)
e903: (p184, res_p)	(p185, bit0)
e907: (p185, res)	(p190, data0)
e912: (p186, res)	(p187, data1)	(p188, data1)	(p189, data0)
e917: (p187, res)	(p189, data1)
e923: (p188, res_p)	(p189, bit0)
e927: (p189, res)	(p190, data1)
e933: (p190, res_p)	(p191, bit0)
e937: (p191, res)	(p208, data1)	(p227, data1)
e942: (p192, res)	(p193, data0)
e947: (p193, res)	(p205, data0)
e952: (m17, output_width_16_num_0)	(p194, data0)	(p196, data1)
e953: (m17, output_width_16_num_1)	(p213, data0)	(p215, data1)
e958: (p194, res)	(p195, data0)
e963: (p195, res)	(p205, data1)
e968: (p196, res)	(p197, data1)	(p198, data1)	(p199, data0)
e973: (p197, res)	(p199, data1)
e979: (p198, res_p)	(p199, bit0)
e983: (p199, res)	(p204, data0)
e988: (p200, res)	(p201, data1)	(p202, data1)	(p203, data0)
e993: (p201, res)	(p203, data1)
e999: (p202, res_p)	(p203, bit0)
e1003: (p203, res)	(p204, data1)
e1009: (p204, res_p)	(p205, bit0)
e1013: (p205, res)	(p206, data2)
e1018: (p206, res)	(p207, data0)
e1023: (p207, res)	(p208, data2)
e1028: (p208, res)	(p237, data0)
e1033: (p209, res)	(p210, data0)
e1038: (p210, res)	(p227, data0)
e1043: (p211, res)	(p212, data0)
e1048: (p212, res)	(p224, data0)
e1053: (p213, res)	(p214, data0)
e1058: (p214, res)	(p224, data1)
e1063: (p215, res)	(p216, data1)	(p217, data1)	(p218, data0)
e1068: (p216, res)	(p218, data1)
e1074: (p217, res_p)	(p218, bit0)
e1078: (p218, res)	(p223, data0)
e1083: (p219, res)	(p220, data1)	(p221, data1)	(p222, data0)
e1088: (p220, res)	(p222, data1)
e1094: (p221, res_p)	(p222, bit0)
e1098: (p222, res)	(p223, data1)
e1104: (p223, res_p)	(p224, bit0)
e1108: (p224, res)	(p225, data0)	(p240, data0)
e1113: (p225, res)	(p226, data0)
e1118: (p226, res)	(p227, data2)
e1123: (p227, res)	(p237, data1)
e1128: (p228, res)	(p229, data1)	(p230, data1)	(p231, data0)
e1133: (p229, res)	(p231, data1)
e1139: (p230, res_p)	(p231, bit0)
e1143: (p231, res)	(p236, data0)
e1148: (p232, res)	(p233, data1)	(p234, data1)	(p235, data0)
e1153: (p233, res)	(p235, data1)
e1159: (p234, res_p)	(p235, bit0)
e1163: (p235, res)	(p236, data1)
e1169: (p236, res_p)	(p237, bit0)
e1173: (p237, res)	(p243, data0)
e1178: (p238, res)	(p239, data0)
e1183: (p239, res)	(p242, data1)
e1188: (p240, res)	(p241, data0)
e1193: (p241, res)	(p242, data2)
e1198: (p242, res)	(p243, data1)
e1203: (p243, res)	(p246, data1)
e1208: (m316, output_width_16_num_0)	(p244, data1)
e1214: (p244, res)	(p245, data2)
e1220: (p245, res_p)	(p246, bit0)
e1224: (p246, res)	(p247, data1)	(p293, data1)	(p304, data1)
e1229: (p247, res)	(p248, data1)
e1234: (p248, res)	(p286, data1)
e1239: (p249, res)	(p250, data0)
e1244: (p250, res)	(p262, data0)
e1249: (p251, res)	(p252, data0)
e1254: (p252, res)	(p262, data1)
e1259: (p253, res)	(p254, data1)	(p255, data1)	(p256, data0)
e1264: (p254, res)	(p256, data1)
e1270: (p255, res_p)	(p256, bit0)
e1274: (p256, res)	(p261, data0)
e1279: (p257, res)	(p258, data1)	(p259, data1)	(p260, data0)
e1284: (p258, res)	(p260, data1)
e1290: (p259, res_p)	(p260, bit0)
e1294: (p260, res)	(p261, data1)
e1300: (p261, res_p)	(p262, bit0)
e1304: (p262, res)	(p265, data1)
e1309: (m313, output_width_16_num_0)	(p263, data1)
e1315: (p263, res)	(p264, data2)
e1321: (p264, res_p)	(p265, bit0)	(p280, bit0)
e1325: (p265, res)	(p283, data0)
e1330: (p266, res)	(p267, data0)
e1335: (p267, res)	(p279, data0)
e1340: (p268, res)	(p269, data0)
e1345: (p269, res)	(p279, data1)
e1350: (p270, res)	(p271, data1)	(p272, data1)	(p273, data0)
e1355: (p271, res)	(p273, data1)
e1361: (p272, res_p)	(p273, bit0)
e1365: (p273, res)	(p278, data0)
e1370: (p274, res)	(p275, data1)	(p276, data1)	(p277, data0)
e1375: (p275, res)	(p277, data1)
e1381: (p276, res_p)	(p277, bit0)
e1385: (p277, res)	(p278, data1)
e1391: (p278, res_p)	(p279, bit0)
e1395: (p279, res)	(p280, data0)
e1400: (p280, res)	(p283, data1)
e1405: (m312, output_width_16_num_0)	(p281, data1)
e1411: (p281, res)	(p282, data2)
e1417: (p282, res_p)	(p283, bit0)
e1421: (p283, res)	(p284, data1)	(p295, data1)	(p306, data1)
e1426: (p284, res)	(p285, data1)
e1431: (p285, res)	(p286, data2)
e1436: (p286, res)	(p287, data1)
e1441: (p287, res)	(m289, input_width_16_num_2)
e1447: (p288, res_p)	(m289, input_width_1_num_0)
e1451: (p290, res)	(p291, data1)
e1456: (p291, res)	(p292, data2)
e1461: (p292, res)	(p297, data0)
e1466: (p293, res)	(p294, data1)
e1471: (p294, res)	(p297, data1)
e1476: (p295, res)	(p296, data1)
e1481: (p296, res)	(p297, data2)
e1486: (p297, res)	(p298, data1)
e1491: (p298, res)	(m300, input_width_16_num_2)
e1497: (p299, res_p)	(m300, input_width_1_num_0)
e1501: (p301, res)	(p302, data1)
e1506: (p302, res)	(p303, data2)
e1511: (p303, res)	(p308, data0)
e1516: (p304, res)	(p305, data1)
e1521: (p305, res)	(p308, data1)
e1526: (p306, res)	(p307, data1)
e1531: (p307, res)	(p308, data2)
e1536: (p308, res)	(p309, data1)
e1541: (p309, res)	(m311, input_width_16_num_2)
e1547: (p310, res_p)	(m311, input_width_1_num_0)
e1551: (r13, reg)	(m321, input_width_16_num_2)	(m322, input_width_16_num_2)
e1552: (m289, output_width_16_num_0)	(r323, reg)
e1562: (m320, output_width_1_num_3)	(r324, reg)
e1564: (m300, output_width_16_num_0)	(r325, reg)
e1574: (m318, output_width_1_num_3)	(r326, reg)
e1576: (m311, output_width_16_num_0)	(r327, reg)
e1586: (m319, output_width_1_num_3)	(r328, reg)
e1588: (I329, io2f_16)	(r330, reg)
e1590: (r330, reg)	(r331, reg)
e1591: (r331, reg)	(r332, reg)	(r333, reg)

ID to Names:
I0: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid
I2: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0
i3: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid
I4: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0
i5: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid
m6: b_b_stencil$ub_b_b_stencil_bank_4_garnet
m7: b_b_stencil$ub_b_b_stencil_bank_5_garnet
p8: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_1$_join$max_mux_i3816_i812
p9: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$opN_0$_join$max_mux_i3820_i812
p10: op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_stencil_2_328_329_tree$_join$max_mux_i3822_i812
p11: op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_stencil_1_329_330$min_mux_i3825_i2192
r12: denoised_1_stencil$d_reg__U3$reg0
r13: denoised_1_stencil$d_reg__U4$reg0
m14: denoised_1_stencil$ub_denoised_1_stencil_BANK_0_garnet
m15: g_gb_stencil$ub_g_gb_stencil_bank_10_garnet
m16: g_gb_stencil$ub_g_gb_stencil_bank_11_garnet
m17: g_gb_stencil$ub_g_gb_stencil_bank_8_garnet
m18: g_gb_stencil$ub_g_gb_stencil_bank_9_garnet
m19: g_gr_stencil$ub_g_gr_stencil_bank_10_garnet
m20: g_gr_stencil$ub_g_gr_stencil_bank_11_garnet
m21: g_gr_stencil$ub_g_gr_stencil_bank_8_garnet
m22: g_gr_stencil$ub_g_gr_stencil_bank_9_garnet
r23: hw_input_global_wrapper_stencil$d_reg__U14$reg0
r24: hw_input_global_wrapper_stencil$d_reg__U15$reg0
r25: hw_input_global_wrapper_stencil$d_reg__U16$reg0
r26: hw_input_global_wrapper_stencil$d_reg__U17$reg0
r27: hw_input_global_wrapper_stencil$d_reg__U18$reg0
r28: hw_input_global_wrapper_stencil$d_reg__U19$reg0
m29: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
p30: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_2_965_i3552_i2231
p31: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_965_966_967_i3554_i212
p32: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_12_980_i3486_i2231
p33: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_966_981_i3488_i212
p34: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_12_982_i3482_i2231
p35: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_982_966_983_i3484_i212
p36: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$sub_i3496_i134
p37: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$mult_i3497_i1096
p38: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$is_pos_i3499_i2391
p39: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_10_g_gr_stencil_12_978$abs$out_mux_i3500_i1784
p40: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$sub_i3490_i134
p41: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$mult_i3491_i1096
p42: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$is_pos_i3493_i2391
p43: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_12_g_gb_stencil_13_977$abs$out_mux_i3494_i1784
p44: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_977_978_979_i3501_i571
p45: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_979_981_983_i3502_i1784
p46: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_10_972_i3405_i2231
p47: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_966_973_i3407_i212
p48: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_10_g_gr_stencil_11_974_i3401_i2231
p49: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_974_966_975_i3403_i212
p50: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$sub_i3415_i134
p51: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$mult_i3416_i1096
p52: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$is_pos_i3418_i2391
p53: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_11_g_gr_stencil_10_970$abs$out_mux_i3419_i1784
p54: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$sub_i3409_i134
p55: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$mult_i3410_i1096
p56: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$is_pos_i3412_i2391
p57: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_10_g_gb_stencil_11_969$abs$out_mux_i3413_i1784
p58: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_969_970_971_i3420_i571
p59: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_971_973_975_i3421_i1784
p60: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_984_985_i3556_i2231
p61: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_985_966_986_i3558_i212
p62: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_968_986_987_i3559_i1985
p63: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_3_991_i3508_i2231
p64: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_966_992_i3510_i212
p65: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_10_996_i3463_i2231
p66: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_996_966_997_i3465_i212
p67: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_11_998_i3460_i2231
p68: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_966_999_i3462_i212
p69: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$sub_i3473_i134
p70: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$mult_i3474_i1096
p71: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$is_pos_i3476_i2391
p72: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_11_994$abs$out_mux_i3477_i1784
p73: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$sub_i3467_i134
p74: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$mult_i3468_i1096
p75: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$is_pos_i3470_i2391
p76: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_10_993$abs$out_mux_i3471_i1784
p77: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_993_994_995_i3478_i571
p78: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_995_997_999_i3479_i1784
p79: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_13_g_gb_stencil_14_1005_i3517_i2231
p80: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1005_966_1006_i3519_i212
p81: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_14_1007_i3513_i2231
p82: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1007_966_1008_i3515_i212
p83: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$sub_i3527_i134
p84: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$mult_i3528_i1096
p85: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$is_pos_i3530_i2391
p86: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_13_g_gr_stencil_14_1003$abs$out_mux_i3531_i1784
p87: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$sub_i3521_i134
p88: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$mult_i3522_i1096
p89: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$is_pos_i3524_i2391
p90: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_13_g_gb_stencil_14_1002$abs$out_mux_i3525_i1784
p91: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1002_1003_1004_i3532_i571
p92: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1004_1006_1008_i3533_i1784
p93: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_1009_976_1010_i3534_i2231
p94: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1010_966_1011_i3536_i212
p95: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1001_1011_1012_i3537_i1985
p96: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_4_b_b_stencil_2_1013_i3456_i2231
p97: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1013_966_1014_i3458_i212
p98: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gb_stencil_11_g_gb_stencil_15_1019_i3428_i2231
p99: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1019_966_1020_i3430_i212
p100: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_g_gr_stencil_13_g_gr_stencil_15_1021_i3424_i2231
p101: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1021_966_1022_i3426_i212
p102: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$sub_i3438_i134
p103: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$mult_i3439_i1096
p104: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$is_pos_i3441_i2391
p105: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gr_stencil_15_g_gr_stencil_13_1017$abs$out_mux_i3442_i1784
p106: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$sub_i3432_i134
p107: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$mult_i3433_i1096
p108: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$is_pos_i3435_i2391
p109: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_g_gb_stencil_11_g_gb_stencil_15_1016$abs$out_mux_i3436_i1784
p110: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_1016_1017_1018_i3443_i571
p111: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_1018_1020_1022_i3444_i1784
p112: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_984_1023_1024_i3503_i2231
p113: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1024_966_1025_i3505_i212
p114: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1015_1025_1026_i3506_i1985
p115: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$sub_i3545_i134
p116: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$mult_i3546_i1096
p117: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$is_pos_i3548_i2391
p118: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_4_b_b_stencil_2_989$abs$out_mux_i3549_i1784
p119: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$sub_i3539_i134
p120: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$mult_i3540_i1096
p121: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$is_pos_i3542_i2391
p122: op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_b_b_stencil_1_b_b_stencil_3_988$abs$out_mux_i3543_i1784
p123: op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_988_989_990_i3550_i571
p124: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_990_1012_1026_i3551_i1784
p125: op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_960_963_i3451_i371
p126: op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9630_964_i3453_i1135
p127: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_987_1027_i3560_i1784
p128: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_b_b_stencil_1_b_b_stencil_4_1029_i3394_i2231
p129: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1029_966_1030_i3396_i212
p130: op_hcompute_demosaicked_1_stencil_2$inner_compute$add_976_1023_1032_i3445_i2231
p131: op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_1032_966_1033_i3447_i212
p132: op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_1031_1033_1034_i3448_i1985
p133: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_964_b_b_stencil_1_1034_i3454_i1784
p134: op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_960_961_i3563_i371
p135: op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9610_962_i3565_i1135
p136: op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_962_1028_1035_i3566_i1784
p137: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_1203_1211$min_mux_i2617_i2192
p138: op_hcompute_corrected_stencil$inner_compute$mult_middle_12127_1213_i2619_i1258
p139: op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$opN_1$_join_i2621_i2231
p140: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_501_i2985_i2231
p141: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_501_502_503_i2987_i212
p142: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_3_516_i2913_i2231
p143: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_516_502_517_i2915_i212
p144: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_3_g_gb_stencil_4_518_i2909_i2231
p145: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_518_502_519_i2911_i212
p146: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$sub_i2923_i134
p147: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$mult_i2924_i1096
p148: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$is_pos_i2926_i2391
p149: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_3_g_gb_stencil_4_514$abs$out_mux_i2927_i1784
p150: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$sub_i2917_i134
p151: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$mult_i2918_i1096
p152: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$is_pos_i2920_i2391
p153: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_3_513$abs$out_mux_i2921_i1784
p154: op_hcompute_demosaicked_1_stencil$inner_compute$ult_513_514_515_i2928_i571
p155: op_hcompute_demosaicked_1_stencil$inner_compute$mux_515_517_519_i2929_i1784
p156: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_2_g_gr_stencil_1_508_i2838_i2231
p157: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_502_509_i2840_i212
p158: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_510_i2832_i2231
p159: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_510_502_511_i2834_i212
p160: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$sub_i2848_i134
p161: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$mult_i2849_i1096
p162: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$is_pos_i2851_i2391
p163: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_506$abs$out_mux_i2852_i1784
p164: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$sub_i2842_i134
p165: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$mult_i2843_i1096
p166: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$is_pos_i2845_i2391
p167: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_2_g_gr_stencil_1_505$abs$out_mux_i2846_i1784
p168: op_hcompute_demosaicked_1_stencil$inner_compute$ult_505_506_507_i2853_i571
p169: op_hcompute_demosaicked_1_stencil$inner_compute$mux_507_509_511_i2854_i1784
p170: op_hcompute_demosaicked_1_stencil$inner_compute$add_512_520_521_i2989_i2231
p171: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_521_502_522_i2991_i212
p172: op_hcompute_demosaicked_1_stencil$inner_compute$sub_504_522_523_i2992_i1985
p173: op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_496_499_i2981_i371
p174: op_hcompute_demosaicked_1_stencil$inner_compute$eq_4990_500_i2983_i1135
p175: op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_523_r_r_stencil_1_i2993_i1784
p176: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_3_528_i2935_i2231
p177: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_528_502_529_i2937_i212
p178: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_4_533_i2890_i2231
p179: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_533_502_534_i2892_i212
p180: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_4_535_i2886_i2231
p181: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_535_502_536_i2888_i212
p182: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$sub_i2900_i134
p183: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$mult_i2901_i1096
p184: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$is_pos_i2903_i2391
p185: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_1_531$abs$out_mux_i2904_i1784
p186: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$sub_i2894_i134
p187: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$mult_i2895_i1096
p188: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$is_pos_i2897_i2391
p189: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_2_530$abs$out_mux_i2898_i1784
p190: op_hcompute_demosaicked_1_stencil$inner_compute$ult_530_531_532_i2905_i571
p191: op_hcompute_demosaicked_1_stencil$inner_compute$mux_532_534_536_i2906_i1784
p192: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_542_i2944_i2231
p193: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_542_502_543_i2946_i212
p194: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_544_i2940_i2231
p195: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_544_502_545_i2942_i212
p196: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$sub_i2954_i134
p197: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$mult_i2955_i1096
p198: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$is_pos_i2957_i2391
p199: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_540$abs$out_mux_i2958_i1784
p200: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$sub_i2948_i134
p201: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$mult_i2949_i1096
p202: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$is_pos_i2951_i2391
p203: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_539$abs$out_mux_i2952_i1784
p204: op_hcompute_demosaicked_1_stencil$inner_compute$ult_539_540_541_i2959_i571
p205: op_hcompute_demosaicked_1_stencil$inner_compute$mux_541_543_545_i2960_i1784
p206: op_hcompute_demosaicked_1_stencil$inner_compute$add_546_512_547_i2961_i2231
p207: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_547_502_548_i2963_i212
p208: op_hcompute_demosaicked_1_stencil$inner_compute$sub_538_548_549_i2964_i1985
p209: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_2_r_r_stencil_4_550_i2883_i2231
p210: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_550_502_551_i2885_i212
p211: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_6_556_i2861_i2231
p212: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_556_502_557_i2863_i212
p213: op_hcompute_demosaicked_1_stencil$inner_compute$add_g_gb_stencil_2_g_gb_stencil_6_558_i2856_i2231
p214: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_558_502_559_i2858_i212
p215: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$sub_i2871_i134
p216: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$mult_i2872_i1096
p217: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$is_pos_i2874_i2391
p218: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gb_stencil_2_g_gb_stencil_6_554$abs$out_mux_i2875_i1784
p219: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$sub_i2865_i134
p220: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$mult_i2866_i1096
p221: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$is_pos_i2868_i2391
p222: op_hcompute_demosaicked_1_stencil$inner_compute$absd_g_gr_stencil_6_g_gr_stencil_4_553$abs$out_mux_i2869_i1784
p223: op_hcompute_demosaicked_1_stencil$inner_compute$ult_553_554_555_i2876_i571
p224: op_hcompute_demosaicked_1_stencil$inner_compute$mux_555_557_559_i2877_i1784
p225: op_hcompute_demosaicked_1_stencil$inner_compute$add_520_560_561_i2930_i2231
p226: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_561_502_562_i2932_i212
p227: op_hcompute_demosaicked_1_stencil$inner_compute$sub_552_562_563_i2933_i1985
p228: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$sub_i2972_i134
p229: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$mult_i2973_i1096
p230: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$is_pos_i2975_i2391
p231: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_2_r_r_stencil_4_526$abs$out_mux_i2976_i1784
p232: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$sub_i2966_i134
p233: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$mult_i2967_i1096
p234: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$is_pos_i2969_i2391
p235: op_hcompute_demosaicked_1_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_3_525$abs$out_mux_i2970_i1784
p236: op_hcompute_demosaicked_1_stencil$inner_compute$ult_525_526_527_i2977_i571
p237: op_hcompute_demosaicked_1_stencil$inner_compute$mux_527_549_563_i2978_i1784
p238: op_hcompute_demosaicked_1_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_4_565_i2827_i2231
p239: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_565_502_566_i2829_i212
p240: op_hcompute_demosaicked_1_stencil$inner_compute$add_512_560_568_i2878_i2231
p241: op_hcompute_demosaicked_1_stencil$inner_compute$lshr_568_502_569_i2880_i212
p242: op_hcompute_demosaicked_1_stencil$inner_compute$sub_567_569_570_i2881_i1985
p243: op_hcompute_demosaicked_1_stencil$inner_compute$mux_500_564_570_i2984_i1784
p244: op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_496_497_i2996_i371
p245: op_hcompute_demosaicked_1_stencil$inner_compute$eq_4970_498_i2998_i1135
p246: op_hcompute_demosaicked_1_stencil$inner_compute$mux_498_524_571_i2999_i1784
p247: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_1203_1204$min_mux_i2604_i2192
p248: op_hcompute_corrected_stencil$inner_compute$mult_middle_1205549_1206_i2606_i1258
p249: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_8_g_gr_stencil_7_767_i3282_i2231
p250: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_767_768_769_i3284_i212
p251: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_7_g_gb_stencil_8_770_i3278_i2231
p252: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_770_768_771_i3280_i212
p253: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$sub_i3292_i134
p254: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$mult_i3293_i1096
p255: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$is_pos_i3295_i2391
p256: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_7_g_gb_stencil_8_765$abs$out_mux_i3296_i1784
p257: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$sub_i3286_i134
p258: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$mult_i3287_i1096
p259: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$is_pos_i3289_i2391
p260: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_8_g_gr_stencil_7_764$abs$out_mux_i3290_i1784
p261: op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_764_765_766_i3297_i571
p262: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_766_769_771_i3298_i1784
p263: op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_759_762_i3273_i371
p264: op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7620_763_i3275_i1135
p265: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_g_gr_stencil_7_772_i3299_i1784
p266: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gb_stencil_8_g_gb_stencil_9_777_i3254_i2231
p267: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_777_768_778_i3256_i212
p268: op_hcompute_demosaicked_1_stencil_1$inner_compute$add_g_gr_stencil_7_g_gr_stencil_9_779_i3250_i2231
p269: op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_779_768_780_i3252_i212
p270: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$sub_i3264_i134
p271: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$mult_i3265_i1096
p272: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$is_pos_i3267_i2391
p273: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gr_stencil_9_g_gr_stencil_7_775$abs$out_mux_i3268_i1784
p274: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$sub_i3258_i134
p275: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$mult_i3259_i1096
p276: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$is_pos_i3261_i2391
p277: op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_g_gb_stencil_9_g_gb_stencil_8_774$abs$out_mux_i3262_i1784
p278: op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_774_775_776_i3269_i571
p279: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_776_778_780_i3270_i1784
p280: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_763_781_g_gb_stencil_8_i3276_i1784
p281: op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_759_760_i3302_i371
p282: op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7600_761_i3304_i1135
p283: op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_761_773_782_i3305_i1784
p284: op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_1203_1207$min_mux_i2610_i2192
p285: op_hcompute_corrected_stencil$inner_compute$mult_middle_1208n103_1209_i2612_i1258
p286: op_hcompute_corrected_stencil$inner_compute$add_1214_1215_1216_tree$_join_i2622_i1176
p287: op_hcompute_curved_stencil$inner_compute$smax_3410_3411_3412$max_mux_i2763_i1301
p288: op_hcompute_curved_stencil$inner_compute$i2770_i2771_i292
m289: op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet
p290: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_1260_1268$min_mux_i2669_i2192
p291: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_126962_1270_i2671_i1258
p292: op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$opN_1$_join_i2673_i2231
p293: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_1260_1261$min_mux_i2656_i2192
p294: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1262n96_1263_i2658_i1258
p295: op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_1260_1264$min_mux_i2662_i2192
p296: op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1265373_1266_i2664_i1258
p297: op_hcompute_corrected_stencil_1$inner_compute$add_1271_1272_1273_tree$_join_i2674_i1176
p298: op_hcompute_curved_stencil_1$inner_compute$smax_4455_4456_4457$max_mux_i2785_i1301
p299: op_hcompute_curved_stencil_1$inner_compute$i2792_i2793_i292
m300: op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet
p301: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1317_1325$min_mux_i2721_i2192
p302: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1326883_1327_i2723_i1258
p303: op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$opN_1$_join_i2725_i2231
p304: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1317_1318$min_mux_i2708_i2192
p305: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1319n31_1320_i2710_i1258
p306: op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1317_1321$min_mux_i2714_i2192
p307: op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1322n261_1323_i2716_i1258
p308: op_hcompute_corrected_stencil_2$inner_compute$add_1328_1329_1330_tree$_join_i2726_i1176
p309: op_hcompute_curved_stencil_2$inner_compute$smax_5500_5501_5502$max_mux_i2807_i1301
p310: op_hcompute_curved_stencil_2$inner_compute$i2814_i2815_i292
m311: op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet
m312: op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet
m313: op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_2_garnet
m314: op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet
m315: op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_2_garnet
m316: op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet
m317: op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_2_garnet
m318: op_hcompute_hw_output_stencil_1_port_controller_garnet
m319: op_hcompute_hw_output_stencil_2_port_controller_garnet
m320: op_hcompute_hw_output_stencil_port_controller_garnet
m321: r_r_stencil$ub_r_r_stencil_bank_4_garnet
m322: r_r_stencil$ub_r_r_stencil_bank_5_garnet
r323: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0
r324: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1
r325: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2
r326: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3
r327: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4
r328: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5
I329: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r330: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
r331: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7
r332: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8
r333: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9

Netlist Bus:
e1: 16
e2: 1
e3: 16
e4: 1
e5: 16
e6: 1
e7: 16
e8: 16
e9: 16
e14: 16
e15: 16
e20: 16
e21: 16
e26: 16
e31: 16
e32: 16
e37: 16
e43: 16
e44: 16
e45: 16
e46: 16
e47: 16
e48: 16
e49: 16
e54: 16
e55: 16
e60: 16
e65: 16
e70: 16
e71: 16
e76: 16
e77: 16
e82: 16
e87: 16
e92: 16
e93: 16
e98: 16
e103: 16
e108: 16
e113: 16
e119: 1
e123: 16
e128: 16
e133: 16
e139: 1
e143: 16
e149: 1
e153: 16
e158: 16
e163: 16
e168: 16
e173: 16
e178: 16
e183: 16
e189: 1
e193: 16
e198: 16
e203: 16
e209: 1
e213: 16
e219: 1
e223: 16
e228: 16
e233: 16
e238: 16
e243: 16
e244: 16
e249: 16
e254: 16
e259: 16
e264: 16
e269: 16
e274: 16
e279: 16
e284: 16
e290: 1
e294: 16
e299: 16
e304: 16
e310: 1
e314: 16
e320: 1
e324: 16
e329: 16
e330: 16
e335: 16
e340: 16
e345: 16
e346: 16
e351: 16
e356: 16
e361: 16
e366: 16
e372: 1
e376: 16
e381: 16
e386: 16
e392: 1
e396: 16
e402: 1
e406: 16
e411: 16
e416: 16
e421: 16
e426: 16
e431: 16
e436: 16
e441: 16
e446: 16
e451: 16
e456: 16
e461: 16
e467: 1
e471: 16
e476: 16
e481: 16
e487: 1
e491: 16
e497: 1
e501: 16
e506: 16
e511: 16
e516: 16
e521: 16
e526: 16
e532: 1
e536: 16
e541: 16
e546: 16
e552: 1
e556: 16
e562: 1
e566: 16
e571: 16
e577: 16
e583: 1
e587: 16
e592: 16
e597: 16
e602: 16
e607: 16
e612: 16
e617: 16
e622: 16
e628: 16
e634: 1
e638: 16
e643: 16
e648: 16
e653: 16
e658: 16
e659: 16
e664: 16
e669: 16
e674: 16
e675: 16
e680: 16
e685: 16
e690: 16
e695: 16
e700: 16
e705: 16
e711: 1
e715: 16
e720: 16
e725: 16
e731: 1
e735: 16
e741: 1
e745: 16
e750: 16
e755: 16
e760: 16
e765: 16
e770: 16
e775: 16
e781: 1
e785: 16
e790: 16
e795: 16
e801: 1
e805: 16
e811: 1
e815: 16
e820: 16
e825: 16
e830: 16
e835: 16
e841: 16
e847: 1
e851: 16
e856: 16
e857: 16
e862: 16
e867: 16
e872: 16
e877: 16
e882: 16
e887: 16
e892: 16
e897: 16
e903: 1
e907: 16
e912: 16
e917: 16
e923: 1
e927: 16
e933: 1
e937: 16
e942: 16
e947: 16
e952: 16
e953: 16
e958: 16
e963: 16
e968: 16
e973: 16
e979: 1
e983: 16
e988: 16
e993: 16
e999: 1
e1003: 16
e1009: 1
e1013: 16
e1018: 16
e1023: 16
e1028: 16
e1033: 16
e1038: 16
e1043: 16
e1048: 16
e1053: 16
e1058: 16
e1063: 16
e1068: 16
e1074: 1
e1078: 16
e1083: 16
e1088: 16
e1094: 1
e1098: 16
e1104: 1
e1108: 16
e1113: 16
e1118: 16
e1123: 16
e1128: 16
e1133: 16
e1139: 1
e1143: 16
e1148: 16
e1153: 16
e1159: 1
e1163: 16
e1169: 1
e1173: 16
e1178: 16
e1183: 16
e1188: 16
e1193: 16
e1198: 16
e1203: 16
e1208: 16
e1214: 16
e1220: 1
e1224: 16
e1229: 16
e1234: 16
e1239: 16
e1244: 16
e1249: 16
e1254: 16
e1259: 16
e1264: 16
e1270: 1
e1274: 16
e1279: 16
e1284: 16
e1290: 1
e1294: 16
e1300: 1
e1304: 16
e1309: 16
e1315: 16
e1321: 1
e1325: 16
e1330: 16
e1335: 16
e1340: 16
e1345: 16
e1350: 16
e1355: 16
e1361: 1
e1365: 16
e1370: 16
e1375: 16
e1381: 1
e1385: 16
e1391: 1
e1395: 16
e1400: 16
e1405: 16
e1411: 16
e1417: 1
e1421: 16
e1426: 16
e1431: 16
e1436: 16
e1441: 16
e1447: 1
e1451: 16
e1456: 16
e1461: 16
e1466: 16
e1471: 16
e1476: 16
e1481: 16
e1486: 16
e1491: 16
e1497: 1
e1501: 16
e1506: 16
e1511: 16
e1516: 16
e1521: 16
e1526: 16
e1531: 16
e1536: 16
e1541: 16
e1547: 1
e1551: 16
e1552: 16
e1562: 1
e1564: 16
e1574: 1
e1576: 16
e1586: 1
e1588: 16
e1590: 16
e1591: 16
