#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  1 10:07:19 2018
# Process ID: 21912
# Current directory: D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17652 D:\SDU\4th Semester\Semester Project\mspro4\Led Panel Driver\Led_Panel_Driver\Led_Panel_Driver.xpr
# Log file: D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/vivado.log
# Journal file: D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.xpr}
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Led_Panel_Driver.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 839.605 ; gain = 89.758
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jun  1 10:13:39 2018] Launched synth_1...
Run output will be captured here: D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.runs/synth_1/runme.log
[Fri Jun  1 10:13:39 2018] Launched impl_1...
Run output will be captured here: D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1671.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1671.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.066 ; gain = 941.094
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj logic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim/logic_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module counter_5_bit
INFO: [VRFC 10-311] analyzing module counter_8_bit
INFO: [VRFC 10-311] analyzing module logic
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj logic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sim_1/new/logic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b0e8d1713b4f481b88aeecd453afc609 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot logic_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "logic_tb_time_impl.sdf", for root module "logic_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "logic_tb_time_impl.sdf", for root module "logic_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module xil_defaultlib.state_machine
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.counter_5_bit
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.counter_8_bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.logic
Compiling architecture behavioral of entity xil_defaultlib.logic_tb
Built simulation snapshot logic_tb_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_tb_time_impl -key {Post-Implementation:sim_1:Timing:logic_tb} -tclbatch {logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1805.758 ; gain = 958.785
run all
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 27358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 40358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 53358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 66358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 79358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 92358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 105358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 118358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 131358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 144358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 157358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 170358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 183358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 196358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 209358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 222358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 235358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 248358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 261358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 274358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 287358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 300358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 313358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 326358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 339358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 352358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 365358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 378358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 391358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 404358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 417358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 430358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 443358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 456358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 469358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 482358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 495358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 508358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 521358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 534358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 547358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 560358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 573358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 586358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 599358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 612358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 625358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 638358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 651358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 664358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 677358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 690358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 703358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 716358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 729358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 742358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 755358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 768358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 781358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 794358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 807358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 820358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 833358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 846358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 859358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 872358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 885358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 898358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 911358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 924358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 937358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 950358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 963358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 976358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 989358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1002358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1015358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1028358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1041358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1054358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1067358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1080358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1093358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1106358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1119358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1132358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1145358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1158358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1171358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1184358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1197358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1210358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1223358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1236358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1249358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1262358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1275358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1288358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1301358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1314358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1327358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1340358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1353358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1366358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1379358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1392358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1405358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1418358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1431358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1444358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1457358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1470358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1483358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1496358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1509358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1522358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1535358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1548358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1561358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1574358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1587358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1600358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1613358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1626358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1639358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1652358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1665358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1678358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1691358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1704358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1717358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1730358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1743358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1756358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1769358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1782358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1795358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1808358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1821358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1834358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1847358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1860358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1873358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1886358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1899358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1912358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1925358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1938358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1951358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1964358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1977358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 1990358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2003358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2016358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2029358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2042358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2055358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2068358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2081358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2094358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2107358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2120358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2133358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2146358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2159358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2172358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2185358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2198358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2211358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2224358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2237358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2250358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2263358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2276358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2289358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2302358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2315358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2328358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2341358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2354358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2367358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2380358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2393358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2406358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2419358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2432358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2445358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2458358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2471358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2484358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2497358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2510358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2523358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2536358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2549358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2562358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2575358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2588358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2601358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2614358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2627358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2640358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2653358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2666358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2679358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2692358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2705358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2718358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2731358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2744358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2757358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2770358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2783358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2796358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2809358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2822358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2835358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2848358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2861358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2874358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2887358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2900358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2913358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2926358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2939358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2952358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2965358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2978358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 2991358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3004358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3017358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3030358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3043358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3056358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3069358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3082358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3095358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3108358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3121358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3134358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3147358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3160358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3173358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3186358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3199358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3212358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3225358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3238358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3251358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3264358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3277358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3290358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3303358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3316358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3329358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3342358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3355358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3368358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3381358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3394358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3407358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3420358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3433358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3446358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3459358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3472358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3485358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3498358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3511358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3524358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3537358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3550358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3563358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3576358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3589358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3602358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3615358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3628358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3641358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3654358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3667358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3680358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3693358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3706358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3719358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3732358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3745358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3758358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3771358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3784358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3797358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3810358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3823358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3836358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3849358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3862358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3875358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3888358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3901358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3914358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3927358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3940358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3953358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3966358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3979358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 3992358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4005358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4018358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4031358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4044358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4057358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4070358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4083358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4096358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4109358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4122358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4135358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4148358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4161358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4174358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4187358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4200358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4213358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4226358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4239358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4252358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4265358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4278358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4291358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4304358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4317358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4330358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4343358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4356358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4369358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4382358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4395358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4408358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4421358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4434358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4447358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4460358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4473358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4486358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4499358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4512358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4525358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4538358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4551358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4564358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4577358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4590358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4603358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4616358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4629358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4642358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4655358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4668358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4681358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4694358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4707358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4720358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4733358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4746358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4759358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4772358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4785358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4798358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4811358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4824358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4837358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4850358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4863358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4876358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4889358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4902358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4915358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4928358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4941358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4954358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4967358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4980358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 4993358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5006358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5019358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5032358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5045358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5058358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5071358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5084358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5097358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5110358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5123358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5136358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5149358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5162358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5175358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5188358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5201358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5214358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5227358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5240358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5253358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5266358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5279358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5292358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5305358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5318358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5331358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5344358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5357358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5370358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5383358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5396358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5409358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5422358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5435358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5448358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5461358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5474358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5487358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5500358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5513358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5526358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5539358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5552358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5565358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5578358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5591358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5604358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5617358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5630358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5643358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5656358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5669358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5682358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5695358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5708358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5721358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5734358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5747358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5760358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5773358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5786358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5799358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5812358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5825358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5838358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5851358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5864358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5877358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5890358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5903358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5916358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5929358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5942358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5955358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5968358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5981358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 5994358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6007358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6020358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6033358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6046358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6059358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6072358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6085358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6098358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6111358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6124358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6137358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6150358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6163358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6176358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6189358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6202358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6215358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6228358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6241358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6254358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6267358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6280358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6293358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6306358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6319358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6332358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6345358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6358358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6371358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6384358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6397358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6410358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6423358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6436358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6449358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6462358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6475358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6488358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6501358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6514358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6527358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6540358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6553358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6566358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6579358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6592358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6605358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6618358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6631358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6644358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6657358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6670358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6683358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6696358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6709358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6722358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6735358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6748358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6761358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6774358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6787358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6800358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6813358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6826358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6839358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6852358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6865358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6878358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6891358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6904358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6917358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6930358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6943358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6956358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6969358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6982358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 6995358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7008358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7021358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7034358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7047358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7060358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7073358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7086358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7099358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7112358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7125358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7138358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7151358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7164358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7177358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7190358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7203358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7216358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7229358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7242358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7255358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7268358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7281358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7294358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7307358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7320358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7333358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7346358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7359358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7372358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7385358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7398358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7411358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7424358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7437358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7450358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7463358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7476358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7489358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7502358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7515358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7528358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7541358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7554358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7567358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7580358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7593358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7606358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7619358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7632358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7645358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7658358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7671358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7684358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7697358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7710358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7723358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7736358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7749358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7762358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7775358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7788358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7801358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7814358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7827358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7840358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7853358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7866358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7879358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7892358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7905358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7918358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7931358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7944358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7957358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7970358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7983358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 7996358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8009358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8022358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8035358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8048358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8061358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8074358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8087358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8100358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8113358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8126358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8139358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8152358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8165358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8178358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8191358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8204358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8217358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8230358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8243358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8256358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8269358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8282358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8295358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8308358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8321358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8334358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8347358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8360358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8373358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8386358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8399358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8412358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8425358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8438358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8451358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8464358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8477358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8490358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8503358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8516358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8529358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8542358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8555358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8568358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8581358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8594358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8607358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8620358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8633358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8646358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8659358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8672358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8685358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8698358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8711358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8724358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8737358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8750358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8763358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8776358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8789358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8802358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8815358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8828358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8841358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8854358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8867358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8880358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8893358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8906358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8919358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8932358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8945358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8958358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8971358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8984358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 8997358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9010358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9023358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9036358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9049358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9062358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9075358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9088358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9101358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9114358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9127358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9140358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9153358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9166358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9179358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9192358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9205358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9218358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9231358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9244358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9257358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9270358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9283358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9296358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9309358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9322358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9335358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9348358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9361358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9374358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9387358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9400358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9413358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9426358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9439358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9452358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9465358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9478358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9491358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9504358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9517358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9530358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9543358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9556358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9569358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9582358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9595358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9608358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9621358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9634358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9647358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9660358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9673358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9686358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9699358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9712358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9725358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9738358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9751358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9764358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9777358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9790358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9803358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9816358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9829358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9842358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9855358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9868358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9881358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9894358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9907358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9920358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9933358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9946358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9959358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9972358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9985358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 9998358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10011358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10024358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10037358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10050358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10063358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10076358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10089358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10102358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10115358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10128358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10141358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10154358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10167358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10180358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10193358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10206358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10219358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10232358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10245358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10258358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10271358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10284358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10297358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10310358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10323358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10336358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10349358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10362358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10375358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10388358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10401358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10414358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10427358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10440358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10453358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10466358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10479358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10492358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10505358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10518358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10531358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10544358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10557358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10570358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10583358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10596358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10609358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10622358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10635358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10648358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10661358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10674358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10687358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10700358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10713358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10726358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10739358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10752358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10765358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10778358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10791358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10804358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10817358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10830358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10843358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10856358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10869358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10882358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10895358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10908358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10921358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10934358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10947358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10960358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10973358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10986358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 10999358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11012358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11025358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11038358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11051358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11064358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11077358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11090358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11103358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11116358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11129358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11142358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11155358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11168358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11181358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11194358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11207358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11220358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11233358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11246358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11259358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11272358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11285358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11298358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11311358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11324358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11337358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11350358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11363358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11376358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11389358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11402358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11415358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11428358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11441358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11454358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11467358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11480358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11493358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11506358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11519358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11532358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11545358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11558358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11571358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11584358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11597358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11610358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11623358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11636358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11649358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11662358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11675358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11688358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11701358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11714358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11727358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11740358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11753358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11766358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11779358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11792358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11805358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11818358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11831358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11844358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11857358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11870358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11883358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11896358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11909358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11922358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11935358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11948358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11961358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11974358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 11987358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12000358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12013358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12026358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12039358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12052358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12065358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12078358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12091358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12104358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12117358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12130358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12143358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12156358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12169358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12182358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12195358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12208358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12221358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12234358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12247358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12260358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12273358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12286358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12299358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12312358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12325358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12338358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12351358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12364358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12377358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12390358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12403358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12416358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12429358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12442358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12455358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12468358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12481358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12494358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12507358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12520358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12533358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12546358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12559358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12572358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12585358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12598358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12611358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12624358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12637358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12650358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12663358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12676358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12689358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12702358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12715358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12728358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12741358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12754358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12767358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12780358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12793358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12806358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12819358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12832358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12845358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12858358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12871358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12884358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12897358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12910358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12923358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12936358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12949358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12962358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12975358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 12988358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13001358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13014358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13027358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13040358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13053358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13066358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13079358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13092358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13105358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13118358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13131358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13144358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13157358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13170358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13183358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13196358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13209358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13222358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13235358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13248358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13261358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13274358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13287358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13300358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13313358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13326358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13339358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13352358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13365358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13378358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13391358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13404358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13417358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13430358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13443358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13456358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13469358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13482358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13495358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13508358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13521358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13534358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13547358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13560358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13573358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13586358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13599358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13612358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13625358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13638358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13651358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13664358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13677358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13690358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13703358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13716358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13729358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13742358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13755358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13768358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13781358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13794358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13807358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13820358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13833358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13846358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13859358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13872358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13885358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13898358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13911358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13924358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13937358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13950358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13963358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13976358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 13989358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14002358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14015358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14028358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14041358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14054358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14067358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14080358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14093358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14106358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14119358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14132358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14145358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14158358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14171358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14184358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14197358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14210358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14223358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14236358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14249358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14262358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14275358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14288358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14301358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14314358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14327358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14340358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14353358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14366358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14379358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14392358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14405358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14418358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14431358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14444358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14457358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14470358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14483358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14496358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14509358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14522358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14535358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14548358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14561358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14574358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14587358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14600358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14613358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14626358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14639358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14652358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14665358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14678358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14691358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14704358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14717358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14730358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14743358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14756358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14769358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14782358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14795358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14808358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14821358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14834358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14847358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14860358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14873358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14886358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14899358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14912358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14925358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14938358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14951358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14964358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14977358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 14990358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15003358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15016358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15029358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15042358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15055358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15068358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15081358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15094358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15107358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15120358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15133358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15146358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15159358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15172358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15185358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15198358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15211358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15224358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15237358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15250358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15263358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15276358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15289358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15302358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15315358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15328358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15341358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15354358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15367358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15380358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15393358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15406358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15419358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15432358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15445358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15458358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15471358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15484358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15497358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15510358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15523358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15536358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15549358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15562358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15575358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15588358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15601358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15614358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15627358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15640358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15653358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15666358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15679358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15692358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15705358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15718358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15731358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15744358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15757358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15770358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15783358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15796358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15809358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15822358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15835358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15848358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15861358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15874358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15887358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15900358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15913358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15926358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15939358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15952358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15965358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15978358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 15991358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16004358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16017358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16030358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16043358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16056358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16069358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16082358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16095358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16108358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16121358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16134358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16147358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16160358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16173358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16186358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16199358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16212358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16225358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16238358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16251358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16264358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16277358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16290358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16303358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16316358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16329358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16342358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16355358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16368358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16381358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16394358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16407358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16420358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16433358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16446358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16459358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16472358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16485358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16498358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16511358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16524358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16537358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16550358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16563358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16576358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16589358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16602358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16615358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16628358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16641358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16654358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16667358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16680358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16693358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16706358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16719358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16732358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16745358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16758358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16771358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16784358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16797358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\Vivado\2018.1\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /logic_tb/uut/c1/p_clk_reg/TChk170_192 at time 16810358169 ps $width (posedge CLR,(0:0:0),0,notifier) 
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1812.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 12:06:19 2018...
