# Verilog RTL Designs using Xilinx Vivado

This repository contains basic and intermediate RTL designs implemented in Verilog HDL and verified using Xilinx Vivado.

---

## ğŸ“‚ Repository Structure

### ğŸ”· Combinational Circuits
- Half Adder
- Full Adder
- 4-bit Ripple Carry Adder

### ğŸ”· Sequential Circuits
- D Flip-Flop (Asynchronous Reset)
- 4-bit Up-Down Counter (Synchronous)
- Traffic Light Controller (Moore FSM)

---

## ğŸ›  Tools Used
- Verilog HDL
- Xilinx Vivado Simulator
- Git & GitHub
- Command Line (CMD)

---

## ğŸ¯ Learning Objectives
- Understanding combinational logic design
- Designing multi-bit arithmetic circuits
- Implementing clocked sequential logic
- FSM design using Moore model
- Writing clean testbenches
- Version control using Git

---

## ğŸš€ Future Enhancements
- Parameterized N-bit Adder
- UART Design using FSM
- ALU Design
- Synthesis & Timing Reports
- FPGA Implementation

---

## ğŸ‘¨â€ğŸ’» Author
Rahul

---
