; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_per_fused_div_exp_mul_sigmoid_sum_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %8 = icmp slt i32 %7, 16, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 15, !dbg !12
  %11 = sdiv i32 %7, 4, !dbg !13
  %12 = shl i32 %11, 4, !dbg !14
  %13 = or disjoint i32 %12, %10, !dbg !15
  %14 = sext i32 %13 to i64, !dbg !16
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !16
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %15, i1 %8, i32 0, i1 %8) #2, !dbg !17
  %17 = bitcast i32 %16 to float, !dbg !17
  %18 = sext i32 %11 to i64, !dbg !18
  %19 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !18
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 %8) #2, !dbg !19
  %21 = bitcast i32 %20 to float, !dbg !19
  %22 = shl i32 %7, 4, !dbg !20
  %23 = or disjoint i32 %22, %10, !dbg !21
  %24 = sext i32 %23 to i64, !dbg !22
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %24, !dbg !22
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %25, i1 %8, i32 0, i1 %8) #2, !dbg !23
  %27 = bitcast i32 %26 to float, !dbg !23
  %28 = fsub float 0.000000e+00, %17, !dbg !24
  %29 = fmul float %28, 0x3FF7154760000000, !dbg !28
  %30 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %29) #2, !dbg !28
  %31 = fadd float %30, 1.000000e+00, !dbg !29
  %32 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %31) #2, !dbg !30
  %33 = fmul float %32, 0x3FF7154760000000, !dbg !31
  %34 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %33) #2, !dbg !31
  %35 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %34, float %21) #2, !dbg !32
  %36 = fmul float %35, %27, !dbg !33
  %37 = select i1 %8, float %36, float 0.000000e+00, !dbg !34
  %38 = bitcast float %37 to i32, !dbg !35
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 8, i32 31), !dbg !35
  %40 = bitcast i32 %39 to float, !dbg !35
  %41 = fadd float %37, %40, !dbg !37
  %42 = bitcast float %41 to i32, !dbg !35
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 4, i32 31), !dbg !35
  %44 = bitcast i32 %43 to float, !dbg !35
  %45 = fadd float %41, %44, !dbg !37
  %46 = bitcast float %45 to i32, !dbg !35
  %47 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %46, i32 2, i32 31), !dbg !35
  %48 = bitcast i32 %47 to float, !dbg !35
  %49 = fadd float %45, %48, !dbg !37
  %50 = bitcast float %49 to i32, !dbg !35
  %51 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %50, i32 1, i32 31), !dbg !35
  %52 = bitcast i32 %51 to float, !dbg !35
  %53 = fadd float %49, %52, !dbg !37
  %54 = sext i32 %7 to i64, !dbg !39
  %55 = getelementptr float, ptr addrspace(1) %3, i64 %54, !dbg !39
  %56 = and i32 %9, 63, !dbg !40
  %57 = icmp eq i32 %56, 0, !dbg !40
  %58 = bitcast float %53 to i32, !dbg !40
  %59 = and i1 %57, %8, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %58, ptr addrspace(1) %55, i1 %59) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cgvhj7nv4uutmwvxpadmyusoenpbleniemtywnay2bidiuol7zk5.py", directory: "inductor_cache/gv")
!4 = !{ptr @triton_per_fused_div_exp_mul_sigmoid_sum_1, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_div_exp_mul_sigmoid_sum_1, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_div_exp_mul_sigmoid_sum_1", linkageName: "triton_per_fused_div_exp_mul_sigmoid_sum_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 30, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 38, scope: !7)
!15 = !DILocation(line: 32, column: 35, scope: !7)
!16 = !DILocation(line: 32, column: 30, scope: !7)
!17 = !DILocation(line: 32, column: 43, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 34, column: 38, scope: !7)
!21 = !DILocation(line: 34, column: 35, scope: !7)
!22 = !DILocation(line: 34, column: 30, scope: !7)
!23 = !DILocation(line: 34, column: 43, scope: !7)
!24 = !DILocation(line: 47, column: 30, scope: !25, inlinedAt: !27)
!25 = distinct !DILexicalBlockFile(scope: !7, file: !26, discriminator: 0)
!26 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!27 = !DILocation(line: 35, column: 22, scope: !7)
!28 = !DILocation(line: 47, column: 29, scope: !25, inlinedAt: !27)
!29 = !DILocation(line: 47, column: 20, scope: !25, inlinedAt: !27)
!30 = !DILocation(line: 47, column: 16, scope: !25, inlinedAt: !27)
!31 = !DILocation(line: 36, column: 23, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 38, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 33, scope: !7)
!35 = !DILocation(line: 267, column: 36, scope: !25, inlinedAt: !36)
!36 = !DILocation(line: 41, column: 25, scope: !7)
!37 = !DILocation(line: 256, column: 15, scope: !38, inlinedAt: !36)
!38 = distinct !DILexicalBlockFile(scope: !25, file: !26, discriminator: 0)
!39 = !DILocation(line: 42, column: 25, scope: !7)
!40 = !DILocation(line: 42, column: 37, scope: !7)
!41 = !DILocation(line: 42, column: 4, scope: !7)
