// Seed: 1718768804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = (id_7);
endmodule
module module_1 #(
    parameter id_0 = 32'd66,
    parameter id_3 = 32'd28,
    parameter id_5 = 32'd54
) (
    input supply0 _id_0,
    input tri0 id_1,
    input wand id_2,
    input wire _id_3,
    output supply1 id_4,
    output tri _id_5
);
  logic [-1 : id_3  -  -1] id_7;
  ;
  logic [id_0 : id_5] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8
  );
endmodule
