
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.153770                       # Number of seconds simulated
sim_ticks                                1153770131000                       # Number of ticks simulated
final_tick                               1153770131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 644337                       # Simulator instruction rate (inst/s)
host_op_rate                                  1043294                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1468943308                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662212                       # Number of bytes of host memory used
host_seconds                                   785.44                       # Real time elapsed on the host
sim_insts                                   506089131                       # Number of instructions simulated
sim_ops                                     819446819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        26922880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26946496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25973952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25973952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           420670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              421039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        405843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           23334700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23355169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22512242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22512242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22512242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          23334700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45867410                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239246065                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374722                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5929                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           984                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2307540262                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   506089131                       # Number of instructions committed
system.cpu.committedOps                     819446819                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             814630687                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452844                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565943                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    814630687                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1830856994                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707741859                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297558157                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           281904786                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303620782                       # number of memory refs
system.cpu.num_load_insts                   239246061                       # Number of load instructions
system.cpu.num_store_insts                   64374721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2307540262                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772215                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 506014918     61.75%     61.92% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.92% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::MemRead                239245993     29.20%     92.14% # Class of executed instruction
system.cpu.op_class::MemWrite                64374294      7.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  819446819                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.837761                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303620787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.142165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.837761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607923650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607923650                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238630343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238630343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64221821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64221821                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302852164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302852164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302852164                       # number of overall hits
system.cpu.dcache.overall_hits::total       302852164                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       152901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       152901                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       768623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         768623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       768623                       # number of overall misses
system.cpu.dcache.overall_misses::total        768623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 148884170500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148884170500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24624446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24624446000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 173508616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 173508616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 173508616500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 173508616500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002375                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002532                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 241804.207906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 241804.207906                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 161048.299226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 161048.299226                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 225739.558275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 225739.558275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 225739.558275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 225739.558275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       656767                       # number of writebacks
system.cpu.dcache.writebacks::total            656767                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       152901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       152901                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       768623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       768623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       768623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 148268448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 148268448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24471545000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24471545000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 172739993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 172739993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 172739993500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 172739993500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 240804.207906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 240804.207906                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 160048.299226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 160048.299226                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 224739.558275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 224739.558275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 224739.558275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 224739.558275                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681564                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.481505                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1830636.956757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.481505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354671718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354671718                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677335304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677335304                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677335304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677335304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677335304                       # number of overall hits
system.cpu.icache.overall_hits::total       677335304                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          370                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           370                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          370                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          370                       # number of overall misses
system.cpu.icache.overall_misses::total           370                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     74051500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74051500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     74051500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74051500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     74051500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74051500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335674                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 200139.189189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 200139.189189                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 200139.189189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 200139.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 200139.189189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 200139.189189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73681500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73681500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73681500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73681500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73681500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73681500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 199139.189189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 199139.189189                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 199139.189189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 199139.189189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 199139.189189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 199139.189189                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.704919                       # Cycle average of tags in use
system.l2.tags.total_refs                     1450616                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.795802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.994271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.901140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.809508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12123783                       # Number of tag accesses
system.l2.tags.data_accesses                 12123783                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       656767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           656767                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             86547                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                86547                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               2925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2925                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         160776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160776                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                163701                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163702                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               163701                       # number of overall hits
system.l2.overall_hits::total                  163702                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63429                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518375                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518744                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                369                       # number of overall misses
system.l2.overall_misses::cpu.data             518375                       # number of overall misses
system.l2.overall_misses::total                518744                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  23302737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23302737500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73114000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 145656716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 145656716500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  168959454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169032568000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73114000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 168959454000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169032568000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       656767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       656767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         86547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86547                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               370                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682446                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              370                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682446                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997297                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760125                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997297                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760125                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 367383.018808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 367383.018808                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 198140.921409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 198140.921409                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 320162.648974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 320162.648974                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 198140.921409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 325940.591271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 325849.683081                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 198140.921409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 325940.591271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 325849.683081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               501300                       # number of writebacks
system.l2.writebacks::total                    501300                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63429                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518744                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22668447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22668447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     69424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 141107256500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141107256500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     69424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 163775704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163845128000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     69424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 163775704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 163845128000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760125                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 357383.018808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 357383.018808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 188140.921409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 188140.921409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 310162.648974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 310162.648974                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 188140.921409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 315940.591271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 315849.683081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 188140.921409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 315940.591271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 315849.683081                       # average overall mshr miss latency
system.l2.replacements                         516807                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4083.958520                       # Cycle average of tags in use
system.l3.tags.total_refs                     1033974                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    525473                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.967701                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      656.361097                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          1.723320                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3425.874103                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.160244                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000421                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.836395                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997060                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3879                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2595823                       # Number of tag accesses
system.l3.tags.data_accesses                  2595823                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       501300                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           501300                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          97446                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             97446                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 97705                       # number of demand (read+write) hits
system.l3.demand_hits::total                    97705                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                97705                       # number of overall hits
system.l3.overall_hits::total                   97705                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63170                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63170                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          369                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       357500                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          357869                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              420670                       # number of demand (read+write) misses
system.l3.demand_misses::total                 421039                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                369                       # number of overall misses
system.l3.overall_misses::cpu.data             420670                       # number of overall misses
system.l3.overall_misses::total                421039                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  21968009000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21968009000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     65365000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 135017334498                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 135082699498                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      65365000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  156985343498                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     157050708498                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     65365000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 156985343498                       # number of overall miss cycles
system.l3.overall_miss_latency::total    157050708498                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       501300                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       501300                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          369                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454946                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455315                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               369                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518375                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518744                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              369                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518375                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518744                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.995917                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.995917                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.785808                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.785981                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.811517                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.811651                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.811517                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.811651                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 347760.155137                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 347760.155137                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 177140.921409                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 377670.865729                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 377464.098589                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 177140.921409                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 373179.317513                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 373007.508801                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 177140.921409                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 373179.317513                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 373007.508801                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               405843                       # number of writebacks
system.l3.writebacks::total                    405843                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1201                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1201                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63170                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63170                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          369                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       357500                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       357869                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         420670                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            421039                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        420670                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           421039                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  21336309000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21336309000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     61675000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 131442334498                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 131504009498                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     61675000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 152778643498                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 152840318498                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     61675000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 152778643498                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 152840318498                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.995917                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.995917                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.785808                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.785981                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.811517                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.811651                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.811517                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.811651                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 337760.155137                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 337760.155137                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 167140.921409                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 367670.865729                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 367464.098589                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 167140.921409                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 363179.317513                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 363007.508801                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 167140.921409                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 363179.317513                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 363007.508801                       # average overall mshr miss latency
system.l3.replacements                         521377                       # number of replacements
system.membus.snoop_filter.tot_requests        864136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       443097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             357869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       405843                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10783                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        357869                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1258704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1258704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1258704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     52920448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     52920448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52920448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            421039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  421039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              421039                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2487942500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2105203000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1450616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       768170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6599                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1158067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           86547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          86547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2218810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2219609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85713408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          622759                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32083200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1391752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004742                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068695                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1385153     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6599      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1391752                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1382134000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1066387500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035229                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         105952                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       105952                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1153770131000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455315                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       907143                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          130665                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455315                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553919                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65282816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          521377                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25973952                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1040175                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.101860                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.302464                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 934223     89.81%     89.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 105952     10.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1040175                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1018941446                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778116052                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
