Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 03:32:16 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0/post_synth_power.rpt
| Design           : td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 106.620      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 3.999        |
| Device Static (mW)       | 102.621      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |     1.382  |        3 |       --- |             --- |
| Slice Logic              |     1.153  |      472 |       --- |             --- |
|   LUT as Logic           |     0.766  |      180 |     53200 |            0.34 |
|   LUT as Distributed RAM |     0.367  |      128 |     17400 |            0.74 |
|   Register               |     0.020  |      106 |    106400 |            0.10 |
|   Others                 |     0.000  |        6 |       --- |             --- |
| Signals                  |     1.463  |      242 |       --- |             --- |
| Static Power             |   102.621  |          |           |                 |
| Total                    |   106.620  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.004 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+------------+
| Name                                                                  | Power (mW) |
+-----------------------------------------------------------------------+------------+
| td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0                   |     3.999  |
|   td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_U_0     |     1.584  |
|     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram_U |     1.584  |
|       ram_reg_0_15_0_0                                                |     0.018  |
|       ram_reg_0_15_0_0__0                                             |     0.018  |
|       ram_reg_0_15_0_0__1                                             |     0.018  |
|       ram_reg_0_15_0_0__10                                            |     0.018  |
|       ram_reg_0_15_0_0__11                                            |     0.018  |
|       ram_reg_0_15_0_0__12                                            |     0.018  |
|       ram_reg_0_15_0_0__13                                            |     0.018  |
|       ram_reg_0_15_0_0__14                                            |     0.018  |
|       ram_reg_0_15_0_0__15                                            |     0.018  |
|       ram_reg_0_15_0_0__16                                            |     0.018  |
|       ram_reg_0_15_0_0__17                                            |     0.018  |
|       ram_reg_0_15_0_0__18                                            |     0.018  |
|       ram_reg_0_15_0_0__19                                            |     0.018  |
|       ram_reg_0_15_0_0__2                                             |     0.018  |
|       ram_reg_0_15_0_0__20                                            |     0.018  |
|       ram_reg_0_15_0_0__21                                            |     0.018  |
|       ram_reg_0_15_0_0__22                                            |     0.018  |
|       ram_reg_0_15_0_0__23                                            |     0.018  |
|       ram_reg_0_15_0_0__24                                            |     0.018  |
|       ram_reg_0_15_0_0__25                                            |     0.018  |
|       ram_reg_0_15_0_0__26                                            |     0.018  |
|       ram_reg_0_15_0_0__27                                            |     0.018  |
|       ram_reg_0_15_0_0__28                                            |     0.018  |
|       ram_reg_0_15_0_0__29                                            |     0.018  |
|       ram_reg_0_15_0_0__3                                             |     0.018  |
|       ram_reg_0_15_0_0__30                                            |     0.018  |
|       ram_reg_0_15_0_0__4                                             |     0.018  |
|       ram_reg_0_15_0_0__5                                             |     0.018  |
|       ram_reg_0_15_0_0__6                                             |     0.018  |
|       ram_reg_0_15_0_0__7                                             |     0.018  |
|       ram_reg_0_15_0_0__8                                             |     0.018  |
|       ram_reg_0_15_0_0__9                                             |     0.018  |
|   td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_U_1     |     1.828  |
|     td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram_U |     1.828  |
|       ram_reg_0_15_0_0                                                |     0.018  |
|       ram_reg_0_15_0_0__0                                             |     0.018  |
|       ram_reg_0_15_0_0__1                                             |     0.018  |
|       ram_reg_0_15_0_0__10                                            |     0.018  |
|       ram_reg_0_15_0_0__11                                            |     0.018  |
|       ram_reg_0_15_0_0__12                                            |     0.018  |
|       ram_reg_0_15_0_0__13                                            |     0.018  |
|       ram_reg_0_15_0_0__14                                            |     0.018  |
|       ram_reg_0_15_0_0__15                                            |     0.018  |
|       ram_reg_0_15_0_0__16                                            |     0.018  |
|       ram_reg_0_15_0_0__17                                            |     0.018  |
|       ram_reg_0_15_0_0__18                                            |     0.018  |
|       ram_reg_0_15_0_0__19                                            |     0.018  |
|       ram_reg_0_15_0_0__2                                             |     0.018  |
|       ram_reg_0_15_0_0__20                                            |     0.018  |
|       ram_reg_0_15_0_0__21                                            |     0.018  |
|       ram_reg_0_15_0_0__22                                            |     0.018  |
|       ram_reg_0_15_0_0__23                                            |     0.018  |
|       ram_reg_0_15_0_0__24                                            |     0.018  |
|       ram_reg_0_15_0_0__25                                            |     0.018  |
|       ram_reg_0_15_0_0__26                                            |     0.018  |
|       ram_reg_0_15_0_0__27                                            |     0.018  |
|       ram_reg_0_15_0_0__28                                            |     0.018  |
|       ram_reg_0_15_0_0__29                                            |     0.018  |
|       ram_reg_0_15_0_0__3                                             |     0.018  |
|       ram_reg_0_15_0_0__30                                            |     0.018  |
|       ram_reg_0_15_0_0__4                                             |     0.018  |
|       ram_reg_0_15_0_0__5                                             |     0.018  |
|       ram_reg_0_15_0_0__6                                             |     0.018  |
|       ram_reg_0_15_0_0__7                                             |     0.018  |
|       ram_reg_0_15_0_0__8                                             |     0.018  |
|       ram_reg_0_15_0_0__9                                             |     0.018  |
+-----------------------------------------------------------------------+------------+


