m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/024_built_in_gates/sim
vclkgen
!s110 1729755335
!i10b 1
!s100 8Qmh1BD>4XVXc>Hj@CHIE3
!s11b Dg1SIo80bB@j0V0VzS_@n1
IIW[I<=EUP_4zaFbMmUTXa2
VDg1SIo80bB@j0V0VzS_@n1
d/home/anmol/udemy_verilog/050_SEQ_clkgen/sim
w1729754968
8/home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v
F/home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v
!i122 0
L0 2 37
OV;L;2020.1;71
r1
!s85 0
31
!s108 1729755334.000000
!s107 /home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/050_SEQ_clkgen/clkgen.v|
!i113 1
o-work work
tCvgOpt 0
