# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe --main --timing --Mdir /home/forever/sys1-sp24/src/lab2-1/build/verilate --top-module Testbench -o Testbench -CFLAGS -DVL_DEBUG -DTOP=Testbench -std=c++17 /home/forever/sys1-sp24/src/lab2-1/sim/testbench.v /home/forever/sys1-sp24/src/lab2-1/sim/judge.v /home/forever/sys1-sp24/src/lab2-1/submit/add_subs.v /home/forever/sys1-sp24/src/lab2-1/submit/adder.v /home/forever/sys1-sp24/src/lab2-1/submit/adders.v +define+TOP_DIR=_/home/forever/sys1-sp24/src/lab2-1/build/verilate_ +define+VERILATE"
T      5199  5523947  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench.cpp"
T      3284  5523946  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench.h"
T      1809  5523960  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench.mk"
T       391  5523945  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__ConstPool_0.cpp"
T      1552  5523942  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__Syms.cpp"
T      1471  5523944  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__Syms.h"
T       308  5523956  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__TraceDecls__0__Slow.cpp"
T     88866  5523957  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__Trace__0.cpp"
T    124568  5523955  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__Trace__0__Slow.cpp"
T      5050  5523949  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root.h"
T     81177  5523954  1710995312   948687268  1710995312   948687268 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root__DepSet_h17da5287__0.cpp"
T     10719  5523952  1710995312   944687283  1710995312   944687283 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root__DepSet_h17da5287__0__Slow.cpp"
T      1177  5523953  1710995312   944687283  1710995312   944687283 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0.cpp"
T      1471  5523951  1710995312   944687283  1710995312   944687283 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0__Slow.cpp"
T       733  5523950  1710995312   944687283  1710995312   944687283 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench___024root__Slow.cpp"
T      1009  5523958  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__main.cpp"
T       714  5523948  1710995312   940687298  1710995312   940687298 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__pch.h"
T      1847  5523961  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__ver.d"
T         0        0  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench__verFiles.dat"
T      1844  5523959  1710995312   952687253  1710995312   952687253 "/home/forever/sys1-sp24/src/lab2-1/build/verilate/VTestbench_classes.mk"
S       318  5510380  1710918198   581519117  1710918198   581519117 "/home/forever/sys1-sp24/src/lab2-1/sim/judge.v"
S      1483  5510381  1710919964   208983115  1710919964   208983115 "/home/forever/sys1-sp24/src/lab2-1/sim/testbench.v"
S       400  5522780  1710994315   420087742  1710994315   408087638 "/home/forever/sys1-sp24/src/lab2-1/submit/add_subs.v"
S       167  5522809  1710990224   703491326  1710990224   699491142 "/home/forever/sys1-sp24/src/lab2-1/submit/adder.v"
S       444  5510385  1710911307   963835068  1710911307   963835068 "/home/forever/sys1-sp24/src/lab2-1/submit/adders.v"
S  13855600  3057199  1709352298   690720493  1709352298   690720493 "/usr/local/bin/verilator_bin"
S      4942  3444981  1709352298   882727211  1709352298   882727211 "/usr/local/share/verilator/include/verilated_std.sv"
