#INFO-MSG==>   Setting log file  : ./logs/route.log
#INFO-MSG==>    ALL route substeps :  dont_use tool_constraints cmax_interpolate route_options route_options_drc report_pre_route route_trackassign add_pg_hookup initial_detailroute incr_create_clock_shield verify_zrt_route derive_pg change_names 
#INFO-MSG==>    Current MW lib  : fdkex_51074_LIB
#INFO-MSG==>    Completed substeps : 
#INFO-MSG==>    Remaining substeps :  dont_use tool_constraints cmax_interpolate route_options route_options_drc report_pre_route route_trackassign add_pg_hookup initial_detailroute incr_create_clock_shield verify_zrt_route derive_pg change_names  
#INFO-MSG==>  Executing substep dont_use
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/dont_use.tcl : START Tue Mar 31 03:12:38 MST 2015
#INFO-MSG==>  Setting APR dont_use cells
#INFO-MSG==>  Setting dont_use on seleted cells based on dont_use_default the ASIC flow
#INFO-MSG==>  Setting dont_use on vcc
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on vss
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on d04bfn00*ua5
   because HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b3
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b4
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04hgy*
   because SPECIAL:Synchronizers and Metastable Hardened DFFs
#INFO-MSG==>  Setting dont_use on d04hhy*
   because  SPECIAL:Synchronizer Cell
#INFO-MSG==>  Setting dont_use on d04nob03wn0c0
   because  Incorrect transition value is library
#INFO-MSG==>  Setting dont_use on d04bbf*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bca*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bco*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bfy*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bin*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bly*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bmb*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bna*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bno*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bth*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bxo*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bdc*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bgn*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bfn00?nua5
   because LOW_DRIVE CELL
#INFO-MSG==>  Setting dont_use on d04ann04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04con01?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nab03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn03?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04bfn1*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04inn12*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04gbf*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gin*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gan*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gna*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gno*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gor*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gmx22*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04cdc03*
   because RTL_ONLY:RTL instantition required. Clock divider.
#INFO-MSG==>  Setting dont_use on d04cgc00*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc02*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc03*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgm22*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04frt03?d0k0
   because Retention flop : incorrect embedded well tap causes DRC violation 
#INFO-MSG==>  Setting dont_use on d04f2*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04f4*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04qct01*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04qct00*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04cab13?d0b5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04cab13?d0c5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0
   because SPECIAL: Cells with max_capacitance=0 in the lib file
==>INFORMATION: P_source_if_exists: dont_use.tcl : END Tue Mar 31 03:12:41 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:03 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:02 hrs : MEMORY : 3494600 KB
#INFO-MSG==>  Time to run substep dont_use in (hh:mm:ss) : 00:00:03 hrs
#INFO-MSG==>  Executing substep tool_constraints
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/tool_constraints.tcl : START Tue Mar 31 03:12:42 MST 2015
#INFO-MSG==>  Setting min_routing_layer: m0
#INFO-MSG==>  Setting max_routing_layer: m8
#INFO-MSG==>  Setting rc_ignore_layer:   m0 tm1
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
#INFO-MSG==>  Setting Delay Calculation as follows :
 Pre-route : Elmore
 Routed Clock : Arnoldi
 Post-route : Arnoldi
==>INFORMATION: P_source_if_exists: tool_constraints.tcl : END Tue Mar 31 03:12:43 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3494600 KB
#INFO-MSG==>  Time to run substep tool_constraints in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep cmax_interpolate
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/cmax_interpolate.tcl : START Tue Mar 31 03:12:44 MST 2015
#INFO-MSG==>  Reading Max-Cap LUT file - /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/erc/stdcell73_3x1r6u1_d04_rv_allfreq.csv
#INFO-MSG==>  Applying frequency based max-capacitance values...
#WARNING-MSG==>  Lib pin d04ani02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0h7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b6/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0f5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1g0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf12xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf13xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bca03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bco03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0o0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxd1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bly0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1b0/out could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0c5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc23xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04con01xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04dly00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0o7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0q0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0n5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o2 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbi24xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0d3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04oan01xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ori02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/sum could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04slcd2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04sva00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svb00ld0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00nd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00wd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00yd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svc00ld0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00nd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00wd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00yd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0l0/o could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0l0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0g3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0g5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0f0/out could not be found
#INFO-MSG==>  Frequency based max-capacitance values applied successfully!
==>INFORMATION: P_source_if_exists: cmax_interpolate.tcl : END Tue Mar 31 03:12:51 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:06 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:03 hrs : MEMORY : 3494600 KB
#INFO-MSG==>  Time to run substep cmax_interpolate in (hh:mm:ss) : 00:00:07 hrs
#INFO-MSG==>  Executing substep route_options
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options.tcl : START Tue Mar 31 03:12:51 MST 2015
#INFO-MSG==>  Removing dont_use attributes on hold-buffers and inverters
#INFO-MSG==>  Setting route_opt strategy
#INFO-MSG==>  Setting SI parameters
Information: Existing back annotation will be deleted.   (UID-1006)
==>INFORMATION: P_source_if_exists: route_options.tcl : END Tue Mar 31 03:12:52 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3494600 KB
#INFO-MSG==>  Time to run substep route_options in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep route_options_drc
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options_drc.tcl : START Tue Mar 31 03:12:53 MST 2015
==>INFORMATION: P_source_if_exists: route_options_drc.tcl : END Tue Mar 31 03:12:53 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3494600 KB
#INFO-MSG==>  Time to run substep route_options_drc in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep report_pre_route
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/report_pre_route.tcl : START Tue Mar 31 03:12:54 MST 2015
 
****************************************
Report : Layers
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 03:12:54 2015
****************************************

Layer Name                   Library             Design              Tool understands
m0                           Horizontal          Horizontal          Horizontal
m1                           Vertical            Vertical            Vertical
m2                           Horizontal          Horizontal          Horizontal
m3                           Vertical            Vertical            Vertical
m4                           Horizontal          Horizontal          Horizontal
m5                           Vertical            Vertical            Vertical
m6                           Horizontal          Horizontal          Horizontal
m7                           Vertical            Vertical            Vertical
m8                           Horizontal          Horizontal          Horizontal
m9                           Vertical            Vertical            Vertical
tm1                          Horizontal          Horizontal          Horizontal
c4                           Not Set             Vertical            Vertical

 
****************************************
Report : tlu_plus_files
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 03:12:54 2015
****************************************

  Max TLU+ file: /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus
  Min TLU+ file: /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus
  Tech2ITF mapping file: /p/fdk/fdk73/builds/pdk733_r1.7/extraction/starrc/cmdfiles/asic.starrc.map
  Max EMULATION TLU+ file: /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus
  Min EMULATION TLU+ file: /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus

Information: Creating error view fdkex.err. (ZRT-516)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
net(fifo0/n6460) has floating ports (dbId = 3981824 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6463) has floating ports (dbId = 3981825 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6465) has floating ports (dbId = 3981826 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6473) has floating ports (dbId = 3981827 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6420) has floating ports (dbId = 3981312 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6421) has floating ports (dbId = 3981313 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6422) has floating ports (dbId = 3981314 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6423) has floating ports (dbId = 3981315 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6424) has floating ports (dbId = 3981316 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6425) has floating ports (dbId = 3981317 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6426) has floating ports (dbId = 3981318 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6427) has floating ports (dbId = 3981319 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6428) has floating ports (dbId = 3981320 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6429) has floating ports (dbId = 3981321 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6430) has floating ports (dbId = 3981322 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6431) has floating ports (dbId = 3981323 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6432) has floating ports (dbId = 3981324 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6433) has floating ports (dbId = 3981325 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6434) has floating ports (dbId = 3981326 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6435) has floating ports (dbId = 3981327 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6436) has floating ports (dbId = 3981328 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6437) has floating ports (dbId = 3981329 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6438) has floating ports (dbId = 3981330 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6439) has floating ports (dbId = 3981331 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6440) has floating ports (dbId = 3981332 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6441) has floating ports (dbId = 3981333 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6442) has floating ports (dbId = 3981334 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6443) has floating ports (dbId = 3981335 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6444) has floating ports (dbId = 3981336 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6445) has floating ports (dbId = 3981337 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6446) has floating ports (dbId = 3981338 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6447) has floating ports (dbId = 3981339 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6448) has floating ports (dbId = 3981340 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6449) has floating ports (dbId = 3981341 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6450) has floating ports (dbId = 3981342 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6451) has floating ports (dbId = 3981343 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6452) has floating ports (dbId = 3981344 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6453) has floating ports (dbId = 3981345 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6454) has floating ports (dbId = 3981346 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6455) has floating ports (dbId = 3981347 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6456) has floating ports (dbId = 3981348 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6457) has floating ports (dbId = 3981349 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6458) has floating ports (dbId = 3981350 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6459) has floating ports (dbId = 3981351 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6378) has floating ports (dbId = 3981056 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6379) has floating ports (dbId = 3981057 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6380) has floating ports (dbId = 3981058 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6381) has floating ports (dbId = 3981059 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6382) has floating ports (dbId = 3981060 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6383) has floating ports (dbId = 3981061 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6384) has floating ports (dbId = 3981062 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6385) has floating ports (dbId = 3981063 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6386) has floating ports (dbId = 3981064 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6387) has floating ports (dbId = 3981065 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6388) has floating ports (dbId = 3981066 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6389) has floating ports (dbId = 3981067 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6390) has floating ports (dbId = 3981068 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6391) has floating ports (dbId = 3981069 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6392) has floating ports (dbId = 3981070 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6393) has floating ports (dbId = 3981071 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6394) has floating ports (dbId = 3981072 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6395) has floating ports (dbId = 3981073 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6396) has floating ports (dbId = 3981074 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6397) has floating ports (dbId = 3981075 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6398) has floating ports (dbId = 3981076 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6399) has floating ports (dbId = 3981077 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6402) has floating ports (dbId = 3981078 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6403) has floating ports (dbId = 3981079 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6404) has floating ports (dbId = 3981080 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6405) has floating ports (dbId = 3981081 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6406) has floating ports (dbId = 3981082 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6407) has floating ports (dbId = 3981083 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6408) has floating ports (dbId = 3981084 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6409) has floating ports (dbId = 3981085 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6410) has floating ports (dbId = 3981086 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6411) has floating ports (dbId = 3981087 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6412) has floating ports (dbId = 3981088 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6413) has floating ports (dbId = 3981089 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6414) has floating ports (dbId = 3981090 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6415) has floating ports (dbId = 3981091 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6416) has floating ports (dbId = 3981092 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6417) has floating ports (dbId = 3981093 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6418) has floating ports (dbId = 3981094 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6419) has floating ports (dbId = 3981095 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6338) has floating ports (dbId = 3980288 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6339) has floating ports (dbId = 3980289 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6340) has floating ports (dbId = 3980290 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6341) has floating ports (dbId = 3980291 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6342) has floating ports (dbId = 3980292 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6343) has floating ports (dbId = 3980293 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6344) has floating ports (dbId = 3980294 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6345) has floating ports (dbId = 3980295 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6346) has floating ports (dbId = 3980296 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6347) has floating ports (dbId = 3980297 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6348) has floating ports (dbId = 3980298 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6349) has floating ports (dbId = 3980299 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6350) has floating ports (dbId = 3980300 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6351) has floating ports (dbId = 3980301 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6352) has floating ports (dbId = 3980302 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6353) has floating ports (dbId = 3980303 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6354) has floating ports (dbId = 3980304 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6355) has floating ports (dbId = 3980305 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6356) has floating ports (dbId = 3980306 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6357) has floating ports (dbId = 3980307 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6358) has floating ports (dbId = 3980308 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6359) has floating ports (dbId = 3980309 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6360) has floating ports (dbId = 3980310 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6361) has floating ports (dbId = 3980311 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6362) has floating ports (dbId = 3980312 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6363) has floating ports (dbId = 3980313 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6364) has floating ports (dbId = 3980314 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6365) has floating ports (dbId = 3980315 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6366) has floating ports (dbId = 3980316 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6367) has floating ports (dbId = 3980317 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6368) has floating ports (dbId = 3980318 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6369) has floating ports (dbId = 3980319 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6370) has floating ports (dbId = 3980320 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6371) has floating ports (dbId = 3980321 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6372) has floating ports (dbId = 3980322 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6373) has floating ports (dbId = 3980323 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6374) has floating ports (dbId = 3980324 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6375) has floating ports (dbId = 3980325 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6376) has floating ports (dbId = 3980326 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6377) has floating ports (dbId = 3980327 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6298) has floating ports (dbId = 3979776 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6299) has floating ports (dbId = 3979777 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6300) has floating ports (dbId = 3979778 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6301) has floating ports (dbId = 3979779 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6302) has floating ports (dbId = 3979780 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6303) has floating ports (dbId = 3979781 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6304) has floating ports (dbId = 3979782 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6305) has floating ports (dbId = 3979783 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6306) has floating ports (dbId = 3979784 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6307) has floating ports (dbId = 3979785 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6308) has floating ports (dbId = 3979786 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6309) has floating ports (dbId = 3979787 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6310) has floating ports (dbId = 3979788 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6311) has floating ports (dbId = 3979789 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6312) has floating ports (dbId = 3979790 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6313) has floating ports (dbId = 3979791 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6314) has floating ports (dbId = 3979792 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6315) has floating ports (dbId = 3979793 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6316) has floating ports (dbId = 3979794 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6317) has floating ports (dbId = 3979795 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6318) has floating ports (dbId = 3979796 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6319) has floating ports (dbId = 3979797 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6320) has floating ports (dbId = 3979798 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6321) has floating ports (dbId = 3979799 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6322) has floating ports (dbId = 3979800 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6323) has floating ports (dbId = 3979801 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6324) has floating ports (dbId = 3979802 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6325) has floating ports (dbId = 3979803 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6326) has floating ports (dbId = 3979804 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6327) has floating ports (dbId = 3979805 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6328) has floating ports (dbId = 3979806 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6329) has floating ports (dbId = 3979807 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6330) has floating ports (dbId = 3979808 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6331) has floating ports (dbId = 3979809 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6332) has floating ports (dbId = 3979810 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6333) has floating ports (dbId = 3979811 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6334) has floating ports (dbId = 3979812 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6335) has floating ports (dbId = 3979813 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6336) has floating ports (dbId = 3979814 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6337) has floating ports (dbId = 3979815 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6258) has floating ports (dbId = 3979520 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6259) has floating ports (dbId = 3979521 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6260) has floating ports (dbId = 3979522 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6261) has floating ports (dbId = 3979523 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6262) has floating ports (dbId = 3979524 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6263) has floating ports (dbId = 3979525 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6264) has floating ports (dbId = 3979526 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6265) has floating ports (dbId = 3979527 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6266) has floating ports (dbId = 3979528 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6267) has floating ports (dbId = 3979529 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6268) has floating ports (dbId = 3979530 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6269) has floating ports (dbId = 3979531 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6270) has floating ports (dbId = 3979532 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6271) has floating ports (dbId = 3979533 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6272) has floating ports (dbId = 3979534 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6273) has floating ports (dbId = 3979535 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6274) has floating ports (dbId = 3979536 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6275) has floating ports (dbId = 3979537 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6276) has floating ports (dbId = 3979538 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6277) has floating ports (dbId = 3979539 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6278) has floating ports (dbId = 3979540 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6279) has floating ports (dbId = 3979541 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6280) has floating ports (dbId = 3979542 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6281) has floating ports (dbId = 3979543 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6282) has floating ports (dbId = 3979544 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6283) has floating ports (dbId = 3979545 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6284) has floating ports (dbId = 3979546 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6285) has floating ports (dbId = 3979547 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6286) has floating ports (dbId = 3979548 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6287) has floating ports (dbId = 3979549 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6288) has floating ports (dbId = 3979550 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6289) has floating ports (dbId = 3979551 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6290) has floating ports (dbId = 3979552 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6291) has floating ports (dbId = 3979553 numNodes = 2 numEdges = 0 numCmps = 2)
net(fifo0/n6292) has floating ports (dbId = 3979554 numNodes = 3 numEdges = 0 numCmps = 3)
net(fifo0/n6293) has floating ports (dbId = 3979555 numNodes = 2 numEdges = 0 numCmps = 2)

... and 51206 more nets has floating ports 

Total number of nets = 52798, of which 0 are not extracted
Total number of open nets = 51406, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:18 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DBIn Done] Stage (MB): Used  143  Alloctr  152  Proc   32 
[DBIn Done] Total (MB): Used  144  Alloctr  153  Proc 4264 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

Warning: The check_zrt_routability command uses a single CPU process; ignoring the set_host_options -max_cores setting of 4. (ZRT-520)

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port blocked by check port access

>>>>>> No blocked port found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked net found

End of check_zrt_routability
==>INFORMATION: P_source_if_exists: report_pre_route.tcl : END Tue Mar 31 03:13:28 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:34 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:17 hrs : MEMORY : 3534544 KB
#INFO-MSG==>  Time to run substep report_pre_route in (hh:mm:ss) : 00:00:35 hrs
#INFO-MSG==>  Executing substep route_trackassign
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_trackassign.tcl : START Tue Mar 31 03:13:29 MST 2015
#INFO-MSG==>  Running intial route_opt upto track Assignment
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 10 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (route_opt default). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (route_opt default). (ROPT-021)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1391/52797 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 52905 nets in the design, 52774 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Automatic time-borrowing...
GART: Updated design time.
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Tue Mar 31 03:17:13 2015

  Beginning initial routing 
  --------------------------

Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 52798, of which 0 are not extracted
Total number of open nets = 51406, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:15 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DBIn Done] Stage (MB): Used  143  Alloctr  152  Proc  221 
[DBIn Done] Total (MB): Used  144  Alloctr  153  Proc 1045 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  144  Alloctr  153  Proc 1049 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-effort                                                 :        medium              
-double_pattern_utilization_by_layer_name               :        {}                  
-exclude_blocked_gcells_from_congestion_report          :        false               
-extra_blocked_layer_utilization_reduction              :        0                   
-force_full_effort                                      :        false               
-layer_based_congestion_map                             :        true                
-macro_boundary_track_utilization                       :        100                 
-macro_boundary_width                                   :        5                   
-macro_corner_track_utilization                         :        95                  
-timing_driven                                          :        true                
-timing_driven_effort_level                             :        high                
-voltage_area_corner_track_utilization                  :        100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   49  Alloctr   49  Proc   41 
[End of Build Tech Data] Total (MB): Used  203  Alloctr  212  Proc 1094 
Net statistics:
Total number of nets     = 52798
Number of nets to route  = 51406
Number of nets with min-layer-mode soft = 1398
Number of nets with min-layer-mode soft-cost-medium = 1398
Number of nets with max-layer-mode hard = 968
1392 nets are fully connected,
 of which 1392 are detail routed and 0 are global routed.
423 nets have non-default rule ndr_defaultW_3T_noSh_Lth
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   19  Proc   32 
[End of Build All Nets] Total (MB): Used  222  Alloctr  231  Proc 1127 
Average gCell capacity  4.55     on layer (1)    m0
Average gCell capacity  4.30     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.64     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   28 
[End of Build Congestion map] Total (MB): Used  221  Alloctr  242  Proc 1155 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   73  Alloctr   83  Proc  102 
[End of Build Data] Total (MB): Used  227  Alloctr  246  Proc 1155 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:08 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    5  Alloctr    4  Proc   50 
[End of Blocked Pin Detection] Total (MB): Used  227  Alloctr  246  Proc 1206 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:11
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:18 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[End of Initial Routing] Stage (MB): Used   34  Alloctr   32  Proc  145 
[End of Initial Routing] Total (MB): Used  261  Alloctr  279  Proc 1351 
Initial. Routing result:
Initial. Both Dirs: Overflow = 33910 Max = 5 GRCs = 28659 (2.48%)
Initial. H routing: Overflow = 32200 Max = 5 (GRCs =  1) GRCs = 26490 (4.59%)
Initial. V routing: Overflow =  1709 Max = 3 (GRCs =  1) GRCs =  2169 (0.38%)
Initial. m0         Overflow =    35 Max = 1 (GRCs = 35) GRCs =    36 (0.01%)
Initial. m1         Overflow =  1364 Max = 3 (GRCs =  1) GRCs =  1829 (0.32%)
Initial. m2         Overflow =  1848 Max = 3 (GRCs =  4) GRCs =  2115 (0.37%)
Initial. m3         Overflow =    68 Max = 2 (GRCs =  2) GRCs =    66 (0.01%)
Initial. m4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =   500 Max = 5 (GRCs =  1) GRCs =   425 (0.07%)
Initial. m7         Overflow =   277 Max = 2 (GRCs =  3) GRCs =   274 (0.05%)
Initial. m8         Overflow = 29815 Max = 4 (GRCs =  2) GRCs = 23912 (4.14%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.8 0.59 0.05 0.08 0.00 0.28 0.00 0.00 0.00 0.00 0.17 0.00 0.00 0.01
m1       87.9 3.71 0.87 2.17 0.00 2.51 0.39 0.04 0.00 0.00 2.20 0.00 0.00 0.19
m2       60.4 10.5 1.68 11.8 0.00 4.80 6.38 1.05 2.33 0.00 0.81 0.02 0.09 0.01
m3       62.3 13.3 6.56 8.07 2.15 4.26 2.03 0.53 0.59 0.00 0.11 0.01 0.00 0.00
m4       79.0 14.1 0.00 5.02 0.00 1.17 0.55 0.00 0.08 0.00 0.01 0.00 0.00 0.00
m5       91.6 7.02 0.67 0.48 0.05 0.10 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       85.8 2.45 3.34 4.82 0.00 0.89 1.30 0.46 0.07 0.00 0.74 0.00 0.02 0.05
m7       79.4 0.00 5.96 5.72 0.00 4.61 2.10 0.73 0.00 0.00 1.38 0.00 0.01 0.04
m8       92.7 0.00 0.00 0.00 0.00 2.74 0.00 0.00 0.00 0.00 2.11 0.00 0.00 2.40
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.2 5.37 1.98 3.95 0.23 2.21 1.32 0.29 0.32 0.00 0.78 0.00 0.01 0.28


Initial. Total Wire Length = 486167.10
Initial. Layer m0 wire length = 2913.52
Initial. Layer m1 wire length = 32287.45
Initial. Layer m2 wire length = 163166.83
Initial. Layer m3 wire length = 160415.79
Initial. Layer m4 wire length = 65298.74
Initial. Layer m5 wire length = 20870.15
Initial. Layer m6 wire length = 9309.91
Initial. Layer m7 wire length = 19502.05
Initial. Layer m8 wire length = 12402.65
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 322998
Initial. Via VIA0AX count = 10300
Initial. Via VIA1A count = 182760
Initial. Via VIA2A count = 103413
Initial. Via VIA3C_32 count = 13208
Initial. Via VIA4A count = 5894
Initial. Via VIA5B count = 3367
Initial. Via VIA6A44 count = 2716
Initial. Via VIA7F count = 1340
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:11 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  263  Alloctr  282  Proc 1351 
phase1. Routing result:
phase1. Both Dirs: Overflow = 29738 Max = 5 GRCs = 23830 (2.06%)
phase1. H routing: Overflow = 29112 Max = 5 (GRCs =  1) GRCs = 22911 (3.97%)
phase1. V routing: Overflow =   626 Max = 2 (GRCs =  5) GRCs =   919 (0.16%)
phase1. m0         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    12 (0.00%)
phase1. m1         Overflow =   370 Max = 2 (GRCs =  2) GRCs =   666 (0.12%)
phase1. m2         Overflow =    66 Max = 1 (GRCs =  6) GRCs =    99 (0.02%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =   458 Max = 5 (GRCs =  1) GRCs =   384 (0.07%)
phase1. m7         Overflow =   256 Max = 2 (GRCs =  3) GRCs =   253 (0.04%)
phase1. m8         Overflow = 28576 Max = 3 (GRCs =  7) GRCs = 22416 (3.88%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.6 0.66 0.05 0.09 0.00 0.32 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.2 3.67 0.87 2.12 0.00 2.49 0.37 0.03 0.00 0.00 2.15 0.00 0.00 0.04
m2       60.8 11.4 1.85 12.2 0.00 4.90 5.81 0.91 1.74 0.00 0.30 0.00 0.00 0.00
m3       62.2 13.4 6.73 8.13 2.16 4.22 1.99 0.49 0.51 0.00 0.07 0.00 0.00 0.00
m4       76.1 15.5 0.00 6.00 0.00 1.44 0.74 0.00 0.10 0.00 0.00 0.00 0.00 0.00
m5       90.4 8.06 0.77 0.54 0.08 0.12 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       84.8 2.75 3.59 5.11 0.00 0.97 1.34 0.47 0.08 0.00 0.74 0.00 0.02 0.05
m7       79.0 0.00 6.36 5.75 0.00 4.64 2.06 0.76 0.00 0.00 1.37 0.00 0.00 0.04
m8       92.7 0.00 0.00 0.00 0.00 2.97 0.00 0.00 0.00 0.00 1.97 0.00 0.00 2.28
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.8 5.73 2.09 4.12 0.23 2.28 1.27 0.27 0.25 0.00 0.70 0.00 0.00 0.25


phase1. Total Wire Length = 487027.52
phase1. Layer m0 wire length = 3231.06
phase1. Layer m1 wire length = 30676.59
phase1. Layer m2 wire length = 150321.05
phase1. Layer m3 wire length = 158254.22
phase1. Layer m4 wire length = 75851.60
phase1. Layer m5 wire length = 24246.64
phase1. Layer m6 wire length = 11875.57
phase1. Layer m7 wire length = 20618.39
phase1. Layer m8 wire length = 11952.40
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 330110
phase1. Via VIA0AX count = 10616
phase1. Via VIA1A count = 181294
phase1. Via VIA2A count = 106652
phase1. Via VIA3C_32 count = 16444
phase1. Via VIA4A count = 6974
phase1. Via VIA5B count = 3815
phase1. Via VIA6A44 count = 2964
phase1. Via VIA7F count = 1351
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:13
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:14 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  265  Alloctr  284  Proc 1351 
phase2. Routing result:
phase2. Both Dirs: Overflow = 26528 Max = 3 GRCs = 18597 (1.61%)
phase2. H routing: Overflow = 26008 Max = 3 (GRCs = 11) GRCs = 18004 (3.12%)
phase2. V routing: Overflow =   520 Max = 2 (GRCs =  3) GRCs =   593 (0.10%)
phase2. m0         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.00%)
phase2. m1         Overflow =   287 Max = 1 (GRCs = 197) GRCs =   363 (0.06%)
phase2. m2         Overflow =    50 Max = 1 (GRCs =  7) GRCs =    65 (0.01%)
phase2. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =   414 Max = 3 (GRCs =  8) GRCs =   359 (0.06%)
phase2. m7         Overflow =   233 Max = 2 (GRCs =  3) GRCs =   230 (0.04%)
phase2. m8         Overflow = 25537 Max = 3 (GRCs =  3) GRCs = 17572 (3.04%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.6 0.66 0.05 0.09 0.00 0.32 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.3 3.66 0.87 2.12 0.00 2.46 0.36 0.03 0.00 0.00 2.08 0.00 0.00 0.03
m2       60.7 11.3 1.84 12.3 0.00 4.92 5.85 0.92 1.74 0.00 0.29 0.00 0.00 0.00
m3       62.2 13.5 6.75 8.11 2.14 4.22 1.97 0.49 0.51 0.00 0.07 0.00 0.00 0.00
m4       75.9 15.7 0.00 6.00 0.00 1.43 0.73 0.00 0.10 0.00 0.00 0.00 0.00 0.00
m5       90.2 8.17 0.78 0.55 0.08 0.12 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       83.8 3.11 3.72 5.48 0.00 1.02 1.47 0.49 0.09 0.00 0.76 0.00 0.02 0.04
m7       78.6 0.00 6.66 5.81 0.00 4.65 2.03 0.79 0.00 0.00 1.37 0.00 0.00 0.04
m8       93.5 0.00 0.00 0.00 0.00 3.12 0.00 0.00 0.00 0.00 1.22 0.00 0.00 2.12
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.8 5.42 1.99 3.89 0.21 2.14 1.20 0.26 0.24 0.00 0.58 0.00 0.00 0.21


phase2. Total Wire Length = 487139.60
phase2. Layer m0 wire length = 3222.16
phase2. Layer m1 wire length = 30433.35
phase2. Layer m2 wire length = 149203.57
phase2. Layer m3 wire length = 157507.32
phase2. Layer m4 wire length = 75971.50
phase2. Layer m5 wire length = 24329.45
phase2. Layer m6 wire length = 15013.69
phase2. Layer m7 wire length = 21520.91
phase2. Layer m8 wire length = 9937.65
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 331931
phase2. Via VIA0AX count = 10592
phase2. Via VIA1A count = 181165
phase2. Via VIA2A count = 106942
phase2. Via VIA3C_32 count = 17142
phase2. Via VIA4A count = 7426
phase2. Via VIA5B count = 4171
phase2. Via VIA6A44 count = 3333
phase2. Via VIA7F count = 1160
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  265  Alloctr  284  Proc 1351 
phase3. Routing result:
phase3. Both Dirs: Overflow = 26247 Max = 3 GRCs = 18222 (1.58%)
phase3. H routing: Overflow = 25766 Max = 3 (GRCs =  9) GRCs = 17669 (3.06%)
phase3. V routing: Overflow =   480 Max = 2 (GRCs =  3) GRCs =   553 (0.10%)
phase3. m0         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.00%)
phase3. m1         Overflow =   253 Max = 1 (GRCs = 168) GRCs =   329 (0.06%)
phase3. m2         Overflow =    37 Max = 1 (GRCs =  4) GRCs =    51 (0.01%)
phase3. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m6         Overflow =   398 Max = 3 (GRCs =  7) GRCs =   347 (0.06%)
phase3. m7         Overflow =   227 Max = 2 (GRCs =  3) GRCs =   224 (0.04%)
phase3. m8         Overflow = 25328 Max = 3 (GRCs =  2) GRCs = 17267 (2.99%)
phase3. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.6 0.66 0.05 0.09 0.00 0.32 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.3 3.66 0.87 2.12 0.00 2.46 0.36 0.03 0.00 0.00 2.08 0.00 0.00 0.03
m2       60.7 11.3 1.84 12.3 0.00 4.92 5.85 0.91 1.74 0.00 0.29 0.00 0.00 0.00
m3       62.2 13.5 6.75 8.10 2.14 4.22 1.96 0.49 0.51 0.00 0.07 0.00 0.00 0.00
m4       75.9 15.7 0.00 6.00 0.00 1.43 0.73 0.00 0.10 0.00 0.00 0.00 0.00 0.00
m5       90.2 8.21 0.78 0.54 0.07 0.12 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       83.7 3.12 3.73 5.50 0.00 1.03 1.47 0.49 0.09 0.00 0.76 0.00 0.02 0.04
m7       78.6 0.00 6.67 5.81 0.00 4.63 2.05 0.80 0.00 0.00 1.37 0.00 0.00 0.04
m8       93.5 0.00 0.00 0.00 0.00 3.14 0.00 0.00 0.00 0.00 1.17 0.00 0.00 2.11
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.8 5.41 1.99 3.89 0.21 2.14 1.20 0.26 0.23 0.00 0.57 0.00 0.00 0.21


phase3. Total Wire Length = 487161.49
phase3. Layer m0 wire length = 3225.63
phase3. Layer m1 wire length = 30415.67
phase3. Layer m2 wire length = 149142.41
phase3. Layer m3 wire length = 157429.18
phase3. Layer m4 wire length = 76020.12
phase3. Layer m5 wire length = 24399.01
phase3. Layer m6 wire length = 15163.82
phase3. Layer m7 wire length = 21546.39
phase3. Layer m8 wire length = 9819.26
phase3. Layer m9 wire length = 0.00
phase3. Layer tm1 wire length = 0.00
phase3. Layer c4 wire length = 0.00
phase3. Total Number of Contacts = 332115
phase3. Via VIA0AX count = 10592
phase3. Via VIA1A count = 181142
phase3. Via VIA2A count = 107009
phase3. Via VIA3C_32 count = 17209
phase3. Via VIA4A count = 7469
phase3. Via VIA5B count = 4190
phase3. Via VIA6A44 count = 3350
phase3. Via VIA7F count = 1154
phase3. Via VIA8A count = 0
phase3. Via VIA9A count = 0
phase3. Via TV1A count = 0
phase3. completed.
Number of multi gcell level routed nets = 16
[End of Whole Chip Routing] Elapsed real time: 0:00:57 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:56 total=0:00:56
[End of Whole Chip Routing] Stage (MB): Used  111  Alloctr  121  Proc  298 
[End of Whole Chip Routing] Total (MB): Used  265  Alloctr  284  Proc 1351 

Congestion utilization per direction:
Average vertical track utilization   =  6.46 %
Peak    vertical track utilization   = 71.43 %
Average horizontal track utilization =  7.47 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -45  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  249  Alloctr  264  Proc 1351 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:59 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[GR: Done] Stage (MB): Used  105  Alloctr  110  Proc  301 
[GR: Done] Total (MB): Used  249  Alloctr  264  Proc 1351 
Total number of nets = 52798, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:00 total=0:01:01
[End of Global Routing] Stage (MB): Used   42  Alloctr   42  Proc  301 
[End of Global Routing] Total (MB): Used  187  Alloctr  196  Proc 1351 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 194766 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used   37  Alloctr   34  Proc    0 
[Track Assign: Read routes] Total (MB): Used  225  Alloctr  230  Proc 1351 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Number of wires with overlap after iteration 0 = 304119 of 524543


[Track Assign: Iteration 0] Elapsed real time: 0:01:57 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:48 total=0:01:48
[Track Assign: Iteration 0] Stage (MB): Used   41  Alloctr   41  Proc   16 
[Track Assign: Iteration 0] Total (MB): Used  228  Alloctr  238  Proc 1367 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

[Track Assign: Iteration 1] Elapsed real time: 0:04:16 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:03:57 total=0:03:58
[Track Assign: Iteration 1] Stage (MB): Used   41  Alloctr   42  Proc   24 
[Track Assign: Iteration 1] Total (MB): Used  228  Alloctr  239  Proc 1375 

Number of wires with overlap after iteration 1 = 192048 of 377060


Wire length and via report:
---------------------------
Number of m0 wires: 3011                 VCNAX: 0
Number of m1 wires: 89849                VIA0AX: 23655
Number of m2 wires: 176586               VIA1A: 204032
Number of m3 wires: 76249                VIA2A: 127752
Number of m4 wires: 15656                VIA3C_32: 29067
Number of m5 wires: 7760                 VIA4A: 13180
Number of m6 wires: 4355                 VIA5B: 5728
Number of m7 wires: 2887                 VIA6A44: 4420
Number of m8 wires: 707                  VIA7F: 1166
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 377060            vias: 409000

Total m0 wire length: 2538.1
Total m1 wire length: 23929.0
Total m2 wire length: 144731.2
Total m3 wire length: 146114.6
Total m4 wire length: 83859.6
Total m5 wire length: 38496.2
Total m6 wire length: 18918.1
Total m7 wire length: 22943.4
Total m8 wire length: 9465.1
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 490995.3

Longest m0 wire length: 13.3
Longest m1 wire length: 32.3
Longest m2 wire length: 43.0
Longest m3 wire length: 83.3
Longest m4 wire length: 121.9
Longest m5 wire length: 105.0
Longest m6 wire length: 70.6
Longest m7 wire length: 126.1
Longest m8 wire length: 109.2
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0

Total number of nets = 52798, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:04:19 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:01 total=0:04:02
[Track Assign: Done] Stage (MB): Used   25  Alloctr   23  Proc   24 
[Track Assign: Done] Total (MB): Used  212  Alloctr  219  Proc 1375 
Updating the database ...
[DBOUT] Elapsed real time: 0:00:02 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DBOUT] Stage (MB): Used -198  Alloctr -204  Proc    0 
[DBOUT] Total (MB): Used   14  Alloctr   15  Proc 1375 
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.
ROPT:    Initial Route Done             Tue Mar 31 03:25:45 2015

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 52905 nets in the design, 52774 nets have timing window. (TIM-180)
CRPR with SI and timing window on (iteration 1)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 03:28:00 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        115.78
  Critical Path Slack:        -332.45
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -656.72
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        321.60
  Critical Path Slack:        -384.27
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -5734897.50
  No. of Violating Paths:    33676.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:        158.13
  Critical Path Slack:        -281.19
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5970.44
  No. of Violating Paths:      109.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:        565.70
  Critical Path Slack:        -129.09
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -21817.54
  No. of Violating Paths:      610.00
  Worst Hold Violation:        -41.55
  Total Hold Violation:     -45785.94
  No. of Hold Violations:     5545.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        409.35
  Critical Path Slack:        -129.17
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -3478.92
  No. of Violating Paths:      104.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              52781
  Buf/Inv Cell Count:           20617
  Buf Cell Count:               18023
  Inv Cell Count:                2594
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     37977
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10235.674640
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           5379.262162
  Total Buffer Area:          4875.77
  Total Inverter Area:         503.49
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      288483.53
  Net YLength        :      272361.12
  -----------------------------------
  Cell Area:             26181.302445
  Design Area:           26181.302445
  Net Length        :       560844.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         52905
  Nets With Violations:           648
  Max Trans Violations:             0
  Max Cap Violations:              38
  Max Fanout Violations:          632
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             3204.89
  -----------------------------------------
  Overall Compile Time:             3698.29
  Overall Compile Wall Clock Time: 1427792000.00

  --------------------------------------------------------------------

  Design  WNS: 384.27  TNS: 5762013.50  Number of Violating Paths: 34350  (with Crosstalk delta delays)


  Design (Hold)  WNS: 41.55  TNS: 45785.99  Number of Violating Paths: 5545  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 384.2701 TNS: 5762013.5000  Number of Violating Path: 34350
ROPT:    (HOLD) WNS: 41.5453 TNS: 45785.9883  Number of Violating Path: 5545
ROPT:    Number of DRC Violating Nets: 38
ROPT:    Number of Route Violation: 0 
WARNING: option "delta_slew" no longer supported. Setting to default.
Warning: Resetting 'timing_window' to false when 'delta_delay' and 'static_noise' are both  set to false.  (UID-1019)
ROPT:    Running Optimization Stage 1             Tue Mar 31 03:28:03 2015

  Timing, DRC and Routing Optimization (track Stage 1)
  ------------------------------------------------


Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'
Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 380.38  TNS: 5691735.00  Number of Violating Paths: 34294

  Nets with DRC Violations: 648
  Total moveable cell area: 9959.8
  Total fixed cell area: 16221.5
  Total physical cell area: 26181.3
  Core area: (0 0 302400 303240)



  Design (Hold)  WNS: 36.61  TNS: 31777.63  Number of Violating Paths: 3786

  Beginning On-Route Optimization 
  --------------------------------

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Information: Critical range constraint is used for TNS optimization. (PSYN-308)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Post-DRC Hold Fix
  ----------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52   26181.4    380.38 5698411.5    5939.7 init_mask_in0_seed4_reg_73_/si -31776.70
    0:00:52   26181.6    380.38 5698411.5    5939.7 init_mask_alu0_seed7_reg_113_/si -31774.05
    0:00:52   26181.6    380.38 5698411.5    5939.7 init_mask_alu0_seed7_reg_113_/si -31774.05
    0:00:53   26181.7    380.38 5698411.5    5939.7 init_mask_alu0_seed5_reg_144_/si -31769.19
    0:00:53   26181.9    380.38 5698411.5    5939.7 init_mask_alu0_seed5_reg_45_/si -31760.59
    0:00:53   26182.0    380.38 5698411.5    5939.7 init_mask_alu0_seed6_reg_10_/si -31753.96
    0:00:53   26182.1    380.38 5698411.5    5939.7 init_mask_alu0_seed6_reg_0_/si -31742.77
    0:00:53   26182.4    380.38 5698411.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_25_/d -31736.30
    0:00:53   26182.7    380.38 5698411.5    5939.7 alu_core0_tmp_add_reg_14_/si -31722.30
    0:00:53   26182.8    380.38 5698411.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_60_/d -31717.83
    0:00:53   26183.1    380.38 5698411.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_30_/d -31712.66
    0:00:53   26183.3    380.38 5698411.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_29_/d -31712.62
    0:00:53   26183.4    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_23_/d -31711.98
    0:00:53   26183.5    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_17_/d -31710.82
    0:00:53   26183.7    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_7_/si -31705.39
    0:00:53   26183.8    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_24_/d -31702.48
    0:00:53   26184.0    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_26_/d -31700.28
    0:00:53   26184.2    380.38 5698410.5    5939.7 alu_core0_tmp_add_reg_26_/si -31692.45
    0:00:53   26184.3    380.38 5698410.5    5939.7 init_mask_alu0_seed1_reg_18_/si -31686.89
    0:00:53   26184.4    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__98_/d -31685.38
    0:00:54   26184.6    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_20_/d -31671.32
    0:00:54   26184.7    380.38 5698410.5    5939.7 alu_core0_dout_reg_52_/d  -31668.75
    0:00:54   26184.8    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__97_/d -31646.20
    0:00:54   26185.0    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__83_/si -31645.47
    0:00:54   26185.0    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__83_/si -31645.47
    0:00:54   26185.1    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__73_/d -31643.55
    0:00:54   26185.3    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__70_/d -31634.33
    0:00:54   26185.4    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__55_/si -31611.27
    0:00:54   26185.5    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__46_/d -31597.33
    0:00:54   26185.5    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__46_/d -31597.33
    0:00:54   26185.7    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__37_/si -31574.90
    0:00:54   26185.8    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__35_/d -31566.27
    0:00:54   26186.0    380.38 5698410.5    5939.7 alu_core0_tmp_add_reg_60_/si -31552.83
    0:00:54   26186.2    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__29_/si -31508.25
    0:00:54   26186.5    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__20_/d -31471.87
    0:00:54   26186.7    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_encoded_reg_39_/si -31468.84
    0:00:54   26186.8    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_encoded_reg_2_/si -31468.80
    0:00:54   26186.9    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_1__94_/d -31457.62
    0:00:54   26187.1    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_1__88_/si -31455.53
    0:00:54   26187.1    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_1__88_/si -31455.53
    0:00:54   26187.2    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_1__88_/d -31451.12
    0:00:54   26187.4    380.38 5698410.5    5939.7 init_mask_alu0_seed1_reg_57_/si -31446.73
    0:00:54   26187.4    380.38 5698410.5    5939.7 init_mask_alu0_seed1_reg_57_/si -31446.73
    0:00:54   26187.5    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_37_/d -31440.42
    0:00:55   26187.6    380.38 5698410.5    5939.7 init_mask_in0_mask_reg_2__43_/si -31440.39
    0:00:55   26187.8    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_61_/d -31430.55
    0:00:55   26187.9    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__78_/si -31414.96
    0:00:55   26187.9    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__78_/si -31414.96
    0:00:55   26188.1    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__73_/si -31414.64
    0:00:55   26188.1    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__73_/si -31414.64
    0:00:55   26188.2    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__73_/d -31403.25
    0:00:55   26188.3    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__10_/si -31400.79
    0:00:55   26188.3    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_2__10_/si -31400.79
    0:00:55   26188.6    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_4__67_/si -31360.67
    0:00:55   26188.8    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__123_/si -31358.70
    0:00:55   26188.8    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__123_/si -31358.70
    0:00:55   26188.9    380.38 5698410.5    5939.7 init_mask_alu0_mask_reg_5__52_/si -31357.94
    0:00:55   26189.0    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_6_/d -31342.25
    0:00:55   26189.2    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_4_/d -31340.47
    0:00:55   26189.3    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_1_/d -31329.96
    0:00:55   26189.4    380.38 5698410.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_43_/d -31324.50
    0:00:55   26189.6    380.38 5698410.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_59_/d -31323.49
    0:00:55   26189.6    380.38 5698411.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_59_/d -31322.10
    0:00:55   26189.8    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_0__124_/si -31282.91
    0:00:55   26190.0    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_0__119_/d -31275.42
    0:00:56   26190.1    380.38 5698411.0    5939.7 init_mask_alu0_seed0_reg_114_/si -31274.30
    0:00:56   26190.1    380.38 5698411.0    5939.7 init_mask_alu0_seed0_reg_114_/si -31274.30
    0:00:56   26190.3    380.38 5698411.0    5939.7 init_mask_alu0_seed0_reg_90_/si -31273.40
    0:00:56   26190.4    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_6__79_/si -31269.04
    0:00:56   26190.4    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_6__79_/si -31269.04
    0:00:56   26190.5    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_6__112_/si -31267.73
    0:00:56   26190.5    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_6__112_/si -31267.73
    0:00:57   26190.7    380.38 5698411.0    5939.7 init_mask_alu0_mask_reg_7__29_/d -31261.67
    0:00:57   26190.7    380.38 5698470.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_5_/d -31258.34
    0:00:57   26190.8    380.38 5698470.5    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_10_/d -31256.83
    0:00:58   26190.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__15_/si -31254.87
    0:00:58   26190.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__15_/si -31254.87
    0:00:58   26191.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__15_/d -31251.73
    0:00:58   26191.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__121_/d -31238.57
    0:00:58   26191.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__36_/si -31231.07
    0:00:59   26191.5    380.38 5698470.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_7_/d -31230.27
    0:01:00   26191.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__105_/si -31227.79
    0:01:00   26191.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__105_/si -31227.79
    0:01:00   26191.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__105_/d -31219.01
    0:01:00   26191.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__15_/si -31217.19
    0:01:00   26191.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__15_/si -31217.19
    0:01:00   26192.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__14_/si -31217.11
    0:01:00   26192.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__14_/si -31217.11
    0:01:00   26192.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__14_/d -31192.59
    0:01:01   26192.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__6_/si -31191.32
    0:01:01   26192.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__6_/si -31191.32
    0:01:01   26192.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__6_/d -31188.12
    0:01:01   26192.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__67_/d -31186.68
    0:01:02   26192.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__113_/d -31180.62
    0:01:02   26192.9    380.38 5698470.5    5939.7 alu_core0_dout_reg_1_/d   -31173.05
    0:01:02   26193.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__11_/d -31165.99
    0:01:03   26193.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__1_/d -31158.47
    0:01:03   26193.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_0__121_/d -31129.14
    0:01:03   26193.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__19_/d -31104.52
    0:01:03   26194.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__17_/si -31104.01
    0:01:03   26194.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__17_/si -31104.01
    0:01:04   26194.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__17_/d -31068.50
    0:01:04   26194.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__86_/si -31068.13
    0:01:04   26194.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__86_/si -31068.13
    0:01:04   26194.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__44_/d -31044.04
    0:01:05   26194.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__43_/d -31035.33
    0:01:05   26194.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__30_/si -31034.47
    0:01:05   26194.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__30_/si -31034.47
    0:01:05   26195.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__28_/d -31029.74
    0:01:05   26195.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__10_/si -31020.20
    0:01:05   26195.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__10_/d -31015.99
    0:01:06   26195.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__119_/si -31013.49
    0:01:06   26195.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__119_/si -31013.49
    0:01:06   26195.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__119_/d -31011.19
    0:01:06   26195.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__117_/d -31008.91
    0:01:06   26195.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__5_/d -31007.82
    0:01:06   26195.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__64_/d -31007.45
    0:01:06   26196.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__62_/si -30999.67
    0:01:07   26196.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__48_/d -30994.38
    0:01:07   26196.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__38_/d -30990.67
    0:01:07   26196.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__32_/si -30986.84
    0:01:07   26196.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__32_/si -30986.84
    0:01:07   26196.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__32_/d -30986.84
    0:01:08   26196.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__10_/d -30984.73
    0:01:08   26196.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__62_/d -30982.10
    0:01:08   26197.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__112_/si -30976.21
    0:01:08   26197.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__112_/si -30976.21
    0:01:08   26197.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__112_/d -30962.29
    0:01:08   26197.5    380.38 5698470.5    5939.7 init_mask_in0_mask_reg_3__11_/si -30962.26
    0:01:08   26197.6    380.38 5698470.5    5939.7 init_mask_in0_mask_reg_3__11_/d -30949.21
    0:01:08   26197.8    380.38 5698470.5    5939.7 alu_core0_dout_reg_94_/si -30940.26
    0:01:09   26197.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__92_/si -30939.99
    0:01:09   26197.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_5__92_/si -30939.99
    0:01:09   26198.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__108_/d -30911.64
    0:01:09   26198.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__106_/si -30910.59
    0:01:09   26198.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__106_/si -30910.59
    0:01:09   26198.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_3__106_/d -30901.50
    0:01:09   26198.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__119_/si -30900.43
    0:01:09   26198.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__119_/si -30900.43
    0:01:09   26198.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__118_/si -30892.46
    0:01:09   26198.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__118_/d -30880.30
    0:01:10   26198.9    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__116_/d -30870.08
    0:01:10   26199.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__111_/si -30869.99
    0:01:10   26199.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__111_/si -30869.99
    0:01:10   26199.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__71_/si -30844.32
    0:01:10   26199.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__69_/d -30828.48
    0:01:10   26199.6    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__61_/d -30826.18
    0:01:10   26199.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__60_/si -30819.06
    0:01:10   26199.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__77_/si -30799.57
    0:01:10   26200.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__77_/d -30791.38
    0:01:10   26200.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_6__65_/d -30790.66
    0:01:10   26200.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__9_/si -30788.92
    0:01:10   26200.3    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_7__9_/si -30788.92
    0:01:10   26200.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_0__67_/si -30787.31
    0:01:10   26200.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_0__67_/si -30787.31
    0:01:10   26200.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__95_/si -30772.05
    0:01:10   26200.7    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__91_/d -30766.19
    0:01:10   26200.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__86_/d -30765.90
    0:01:10   26201.0    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__85_/d -30751.71
    0:01:11   26201.1    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__49_/si -30743.35
    0:01:11   26201.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__49_/d -30734.14
    0:01:11   26201.2    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_1__49_/d -30734.14
    0:01:11   26201.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__114_/si -30730.66
    0:01:11   26201.5    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__114_/d -30707.82
    0:01:11   26201.8    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__68_/d -30670.40
    0:01:11   26202.0    380.38 5698470.5    5939.7 alu_core0_dout_reg_91_/d  -30670.10
    0:01:11   26202.1    380.38 5698470.5    5939.7 alu_core0_dout_reg_70_/d  -30663.92
    0:01:11   26202.4    380.38 5698470.5    5939.7 init_mask_alu0_mask_reg_4__72_/si -30638.43
    0:01:11   26202.5    380.38 5698470.0    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_36_/si -30634.65
    0:01:12   26202.6    380.38 5698470.0    5939.7 alu_core0_dout_reg_70_/d  -30632.33
    0:01:12   26202.7    380.38 5698470.0    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_36_/d -30630.87
    0:01:12   26202.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__83_/si -30629.17
    0:01:12   26202.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__83_/si -30629.17
    0:01:12   26203.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__80_/si -30626.00
    0:01:12   26203.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__80_/si -30626.00
    0:01:12   26203.1    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__80_/d -30611.68
    0:01:13   26203.3    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__53_/d -30600.75
    0:01:13   26203.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__43_/d -30592.29
    0:01:13   26203.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__43_/d -30592.29
    0:01:13   26203.5    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__102_/si -30570.91
    0:01:13   26203.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__46_/d -30544.06
    0:01:13   26204.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__44_/si -30540.25
    0:01:13   26204.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__44_/si -30540.25
    0:01:13   26204.2    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__44_/d -30495.88
    0:01:13   26204.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_2__36_/d -30492.50
    0:01:13   26204.5    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__61_/d -30491.73
    0:01:13   26204.7    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__45_/d -30478.68
    0:01:13   26204.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__54_/si -30476.10
    0:01:13   26204.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__54_/si -30476.10
    0:01:13   26204.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__54_/d -30475.46
    0:01:13   26205.1    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__3_/si -30473.63
    0:01:13   26205.1    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__3_/si -30473.63
    0:01:14   26205.2    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__62_/d -30470.53
    0:01:14   26205.4    380.38 5698470.0    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_14_/d -30469.85
    0:01:14   26205.5    380.38 5698470.0    5939.7 check_ecc_in0_secded_in0_data_encoded_reg_55_/si -30469.68
    0:01:14   26205.6    380.38 5698470.0    5939.7 check_ecc_in1_secded_in0_data_encoded_reg_54_/si -30460.56
    0:01:14   26205.8    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_0__96_/d -30448.05
    0:01:14   26205.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_1__93_/d -30436.83
    0:01:14   26206.0    380.38 5698470.0    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_53_/d -30432.97
    0:01:14   26206.2    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_7__64_/si -30429.06
    0:01:14   26206.2    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_7__64_/si -30429.06
    0:01:14   26206.3    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_7__51_/si -30425.60
    0:01:14   26206.3    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_7__51_/si -30425.60
    0:01:14   26206.5    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_4__66_/si -30421.39
    0:01:14   26206.5    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_4__66_/si -30421.39
    0:01:14   26206.6    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_4__66_/d -30407.48
    0:01:14   26206.7    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__103_/si -30405.62
    0:01:14   26206.7    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__103_/si -30405.62
    0:01:14   26206.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__102_/si -30400.40
    0:01:14   26206.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__102_/si -30400.40
    0:01:14   26207.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__101_/si -30396.28
    0:01:14   26207.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__101_/si -30396.28
    0:01:14   26207.2    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__100_/si -30393.47
    0:01:15   26207.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__24_/si -30350.28
    0:01:15   26207.7    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_5__24_/d -30315.84
    0:01:15   26207.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__66_/si -30314.95
    0:01:15   26207.9    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__66_/si -30314.95
    0:01:16   26208.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__46_/si -30313.29
    0:01:16   26208.0    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__46_/si -30313.29
    0:01:16   26208.1    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__46_/d -30307.56
    0:01:16   26208.3    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__44_/d -30303.51
    0:01:16   26208.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__26_/si -30302.66
    0:01:16   26208.4    380.38 5698470.0    5939.7 init_mask_alu0_mask_reg_6__26_/si -30302.66
    0:01:17   26208.6    380.38 5698470.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_39_/d -30300.40
    0:01:17   26208.7    380.38 5698469.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_36_/d -30297.58
    0:01:17   26208.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__8_/si -30293.82
    0:01:17   26209.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__121_/si -30293.00
    0:01:17   26209.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__121_/si -30293.00
    0:01:17   26209.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__122_/d -30282.70
    0:01:17   26209.3    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_3__91_/si -30274.14
    0:01:17   26209.3    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_3__91_/si -30274.14
    0:01:17   26209.4    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_3__91_/d -30253.40
    0:01:18   26209.5    380.38 5698469.5    5939.7 alu_core0_dout_reg_51_/d  -30248.40
    0:01:18   26209.7    380.38 5698469.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_9_/d -30246.92
    0:01:18   26209.6    380.38 5698469.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_36_/d -30243.47
    0:01:19   26209.7    380.38 5698469.5    5939.7 alu_core0_dout_reg_10_/si -30213.37
    0:01:19   26209.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__65_/d -30195.66
    0:01:19   26210.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__34_/si -30191.01
    0:01:19   26210.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__34_/si -30191.01
    0:01:19   26210.1    380.38 5698469.5    5939.7 alu_core0_dout_reg_5_/d   -30185.30
    0:01:19   26210.3    380.38 5698469.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_35_/d -30177.41
    0:01:19   26210.4    380.38 5698469.5    5939.7 init_mask_in0_mask_reg_1__16_/si -30176.75
    0:01:19   26210.5    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__42_/d -30159.78
    0:01:20   26210.7    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__2_/d -30154.63
    0:01:20   26210.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__17_/si -30150.27
    0:01:20   26210.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__17_/si -30150.27
    0:01:20   26211.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__37_/si -30143.70
    0:01:20   26211.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__37_/si -30143.70
    0:01:20   26211.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__37_/d -30142.48
    0:01:20   26211.2    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_36_/si -30140.74
    0:01:20   26211.2    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_36_/si -30140.74
    0:01:20   26211.4    380.38 5698469.5    5939.7 init_mask_in0_seed3_reg_3_/si -30136.26
    0:01:20   26211.5    380.38 5698469.5    5939.7 init_mask_in0_seed4_reg_75_/si -30127.54
    0:01:21   26211.7    380.38 5698469.5    5939.7 init_mask_in0_seed4_reg_71_/si -30127.19
    0:01:21   26211.8    380.38 5698469.5    5939.7 init_mask_in0_seed5_reg_96_/si -30121.81
    0:01:21   26212.1    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_32_/si -30119.13
    0:01:21   26212.2    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_28_/si -30117.19
    0:01:21   26212.2    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_28_/si -30117.19
    0:01:22   26212.4    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_44_/si -30116.51
    0:01:22   26212.4    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_44_/si -30116.51
    0:01:22   26212.5    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_213_/si -30097.98
    0:01:22   26212.6    380.38 5698469.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_52_/d -30096.15
    0:01:22   26212.8    380.38 5698469.5    5939.7 check_ecc_in0_gen_ecc_in0_ecc_reg_6_/si -30093.72
    0:01:22   26212.9    380.38 5698469.5    5939.7 check_ecc_in0_gen_ecc_in0_ecc_reg_1_/si -30087.04
    0:01:22   26213.1    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_213_/si -30087.01
    0:01:22   26213.2    380.38 5698469.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_2_/si -30075.41
    0:01:22   26213.3    380.38 5698469.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_3_/si -30069.58
    0:01:22   26213.5    380.38 5698469.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_5_/si -30068.22
    0:01:23   26213.6    380.38 5698469.5    5939.7 alu_core0_dout_reg_49_/d  -30066.67
    0:01:23   26213.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__7_/d -30064.33
    0:01:23   26213.9    380.38 5698469.5    5939.7 init_mask_in0_seed4_reg_79_/si -30061.27
    0:01:23   26214.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__47_/d -30052.07
    0:01:23   26214.2    380.38 5698469.5    5939.7 alu_core0_dout_reg_49_/d  -30048.74
    0:01:23   26214.3    380.38 5698469.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_29_/si -30040.49
    0:01:23   26214.5    380.38 5698469.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_15_/si -30031.22
    0:01:23   26214.6    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_63_/si -30020.72
    0:01:23   26214.7    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_46_/si -30011.50
    0:01:23   26214.7    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_46_/si -30011.50
    0:01:23   26214.9    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_112_/si -29998.99
    0:01:23   26214.9    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_112_/si -29998.99
    0:01:23   26215.2    380.38 5698469.5    5939.7 init_mask_in0_seed1_reg_28_/si -29977.09
    0:01:23   26215.3    380.38 5698469.5    5939.7 init_mask_in0_seed2_reg_51_/si -29973.20
    0:01:23   26215.4    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_10_/si -29971.40
    0:01:23   26215.4    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_10_/si -29971.40
    0:01:23   26215.6    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_9_/si -29960.62
    0:01:23   26215.6    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_9_/si -29960.62
    0:01:23   26215.7    380.38 5698469.5    5939.7 init_mask_alu0_seed3_reg_2_/si -29954.79
    0:01:23   26215.7    380.38 5698469.5    5939.7 init_mask_alu0_seed3_reg_2_/si -29954.79
    0:01:23   26215.9    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_191_/si -29943.20
    0:01:24   26216.0    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_117_/si -29937.47
    0:01:24   26216.0    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_117_/si -29937.47
    0:01:24   26216.1    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_116_/si -29935.16
    0:01:24   26216.3    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_112_/si -29926.00
    0:01:24   26216.3    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_112_/si -29926.00
    0:01:24   26216.4    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__94_/d -29918.77
    0:01:24   26216.6    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_0__70_/si -29917.70
    0:01:24   26216.6    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_0__70_/si -29917.70
    0:01:24   26216.7    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__45_/si -29917.68
    0:01:24   26216.7    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__45_/si -29917.68
    0:01:24   26216.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__45_/d -29892.55
    0:01:24   26217.0    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__75_/si -29871.04
    0:01:24   26217.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__70_/d -29853.30
    0:01:24   26217.2    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__60_/d -29850.02
    0:01:25   26217.4    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__42_/si -29840.86
    0:01:25   26217.5    380.38 5698469.5    5939.7 init_mask_alu0_seed0_reg_31_/si -29834.80
    0:01:25   26217.7    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__90_/si -29825.48
    0:01:25   26217.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__90_/d -29815.56
    0:01:26   26218.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_0__126_/d -29792.16
    0:01:26   26218.4    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_0__125_/d -29768.46
    0:01:26   26218.5    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__56_/si -29768.39
    0:01:26   26218.5    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__56_/si -29768.39
    0:01:26   26218.6    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__93_/si -29765.38
    0:01:26   26218.6    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__93_/si -29765.38
    0:01:26   26218.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__79_/si -29764.61
    0:01:26   26218.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__79_/si -29764.61
    0:01:26   26218.9    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__79_/d -29763.39
    0:01:27   26219.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__58_/si -29760.74
    0:01:27   26219.1    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__58_/si -29760.74
    0:01:27   26219.2    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__58_/d -29756.62
    0:01:27   26219.3    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__82_/si -29756.29
    0:01:27   26219.3    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_2__82_/si -29756.29
    0:01:27   26219.6    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__32_/si -29723.02
    0:01:27   26219.8    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__32_/d -29719.74
    0:01:27   26219.9    380.38 5698469.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_38_/d -29719.52
    0:01:27   26220.0    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_82_/si -29718.14
    0:01:27   26220.0    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_82_/si -29718.14
    0:01:28   26220.2    380.38 5698469.5    5939.7 gen_ecc_alu0_ecc_reg_4_/si -29712.09
    0:01:28   26220.3    380.38 5698469.5    5939.7 init_mask_in0_seed2_reg_43_/si -29707.45
    0:01:28   26220.5    380.38 5698469.5    5939.7 init_mask_in0_seed2_reg_25_/si -29701.12
    0:01:28   26220.6    380.38 5698469.5    5939.7 init_mask_in0_seed2_reg_2_/si -29688.04
    0:01:28   26220.7    380.38 5698469.5    5939.7 init_mask_in0_seed3_reg_22_/si -29686.84
    0:01:28   26220.9    380.38 5698469.5    5939.7 init_mask_in0_seed3_reg_14_/si -29677.39
    0:01:28   26221.0    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_46_/si -29674.63
    0:01:28   26221.0    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_46_/si -29674.63
    0:01:28   26221.2    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_37_/si -29673.48
    0:01:28   26221.2    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_37_/si -29673.48
    0:01:28   26221.3    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_23_/si -29672.99
    0:01:28   26221.3    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_23_/si -29672.99
    0:01:28   26221.4    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_5_/si -29672.91
    0:01:28   26221.4    380.38 5698469.5    5939.7 init_mask_alu0_seed6_reg_5_/si -29672.91
    0:01:29   26221.6    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_86_/si -29669.49
    0:01:29   26221.6    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_86_/si -29669.49
    0:01:29   26221.7    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_179_/si -29657.23
    0:01:29   26221.9    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_174_/si -29647.19
    0:01:29   26222.0    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_168_/si -29638.23
    0:01:29   26222.1    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_156_/si -29633.99
    0:01:29   26222.3    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_153_/si -29627.88
    0:01:29   26222.4    380.38 5698469.5    5939.7 init_mask_alu0_seed5_reg_81_/si -29619.89
    0:01:29   26222.6    380.38 5698469.5    5939.7 init_mask_alu0_seed3_reg_5_/si -29615.57
    0:01:29   26222.6    380.38 5698469.5    5939.7 init_mask_alu0_seed3_reg_5_/si -29615.57
    0:01:29   26222.7    380.38 5698469.5    5939.7 init_mask_alu0_seed4_reg_118_/si -29612.29
    0:01:29   26222.7    380.38 5698469.5    5939.7 init_mask_alu0_seed4_reg_118_/si -29612.29
    0:01:29   26222.8    380.38 5698469.5    5939.7 init_mask_alu0_seed4_reg_84_/si -29611.38
    0:01:29   26222.8    380.38 5698469.5    5939.7 init_mask_alu0_seed4_reg_84_/si -29611.38
    0:01:29   26223.0    380.38 5698469.5    5939.7 init_mask_alu0_seed4_reg_57_/si -29602.04
    0:01:29   26223.1    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_87_/si -29599.02
    0:01:29   26223.1    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_87_/si -29599.02
    0:01:29   26223.3    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_12_/si -29595.75
    0:01:29   26223.3    380.38 5698469.5    5939.7 init_mask_alu0_seed2_reg_12_/si -29595.75
    0:01:29   26223.4    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_4__59_/d -29590.75
    0:01:29   26223.5    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_5__75_/d -29588.85
    0:01:30   26223.7    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_6__47_/d -29583.34
    0:01:30   26223.8    380.38 5698469.5    5939.7 init_mask_alu0_seed0_reg_87_/si -29577.30
    0:01:30   26223.8    380.38 5698469.5    5939.7 init_mask_alu0_seed0_reg_87_/si -29577.30
    0:01:30   26224.0    380.38 5698469.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_40_/d -29569.69
    0:01:30   26224.1    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_1__73_/si -29569.04
    0:01:30   26224.1    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_1__73_/si -29569.04
    0:01:30   26224.2    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__88_/si -29563.79
    0:01:30   26224.2    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__88_/si -29563.79
    0:01:30   26224.4    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__83_/si -29561.77
    0:01:30   26224.4    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__83_/si -29561.77
    0:01:30   26224.5    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_176_/si -29550.11
    0:01:30   26224.6    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_81_/si -29548.33
    0:01:30   26224.6    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_81_/si -29548.33
    0:01:30   26224.8    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_80_/si -29547.43
    0:01:30   26224.8    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_80_/si -29547.43
    0:01:30   26224.9    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_78_/si -29543.47
    0:01:30   26224.9    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_78_/si -29543.47
    0:01:30   26225.1    380.38 5698469.0    5939.7 init_mask_alu0_seed7_reg_6_/si -29522.83
    0:01:30   26225.2    380.38 5698469.0    5939.7 alu_core0_dout_reg_2_/d   -29522.27
    0:01:30   26225.3    380.38 5698469.0    5939.7 init_mask_alu0_seed1_reg_109_/si -29521.54
    0:01:30   26225.3    380.38 5698469.0    5939.7 init_mask_alu0_seed1_reg_109_/si -29521.54
    0:01:30   26225.5    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_5__26_/d -29518.06
    0:01:30   26225.8    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_5__23_/d -29489.10
    0:01:30   26225.9    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__98_/d -29487.94
    0:01:30   26226.0    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_6__102_/si -29484.59
    0:01:30   26226.2    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_7__0_/si -29483.81
    0:01:30   26226.3    380.38 5698469.0    5939.7 alu_core0_dout_reg_43_/d  -29483.25
    0:01:30   26226.5    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_33_/si -29481.40
    0:01:30   26226.5    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_33_/si -29481.40
    0:01:30   26226.6    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_30_/si -29473.00
    0:01:30   26226.6    380.38 5698469.0    5939.7 init_mask_alu0_seed6_reg_30_/si -29473.00
    0:01:30   26226.7    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_4__76_/si -29469.76
    0:01:30   26226.7    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_4__76_/si -29469.76
    0:01:31   26226.9    380.38 5698469.0    5939.7 init_mask_alu0_seed0_reg_45_/si -29469.54
    0:01:31   26226.9    380.38 5698469.0    5939.7 init_mask_alu0_seed0_reg_45_/si -29469.54
    0:01:31   26227.0    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_114_/si -29464.71
    0:01:31   26227.0    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_114_/si -29464.71
    0:01:31   26227.2    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_93_/si -29464.48
    0:01:31   26227.2    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_93_/si -29464.48
    0:01:31   26227.3    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_92_/si -29463.04
    0:01:31   26227.3    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_92_/si -29463.04
    0:01:31   26227.4    380.38 5698469.0    5939.7 init_mask_alu0_seed5_reg_73_/si -29450.90
    0:01:31   26227.6    380.38 5698469.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_35_/d -29447.82
    0:01:31   26227.7    380.38 5698469.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_33_/si -29444.74
    0:01:32   26228.0    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_0__123_/si -29409.05
    0:01:32   26228.1    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_0__122_/d -29389.06
    0:01:32   26228.3    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_0__120_/d -29386.42
    0:01:32   26228.6    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_0__118_/si -29348.17
    0:01:32   26228.8    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_0__117_/d -29320.09
    0:01:32   26229.0    380.38 5698469.0    5939.7 init_mask_alu0_mask_reg_5__72_/si -29313.49
    0:01:32   26229.1    380.38 5698468.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_33_/d -29311.78
    0:01:32   26229.3    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__42_/d -29302.02
    0:01:32   26229.3    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__42_/d -29302.02
    0:01:32   26229.5    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__18_/d -29251.47
    0:01:32   26229.5    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__18_/d -29251.47
    0:01:32   26229.7    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__22_/si -29251.47
    0:01:32   26229.7    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__22_/si -29251.47
    0:01:32   26230.0    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_5__22_/d -29226.05
    0:01:32   26230.1    380.38 5698468.5    5939.7 init_mask_alu0_mask_reg_6__43_/d -29222.70
    0:01:32   26230.2    380.38 5698468.5    5939.7 init_mask_alu0_seed6_reg_139_/si -29211.35
    0:01:32   26230.4    380.38 5698468.5    5939.7 init_mask_alu0_seed7_reg_94_/si -29206.80
    0:01:32   26230.4    380.38 5698468.5    5939.7 init_mask_alu0_seed7_reg_94_/si -29206.80
    0:01:32   26230.2    380.38 5698468.0    5939.7 alu_core0_dout_reg_110_/si -29196.51
    0:01:32   26230.3    380.38 5698468.0    5939.7 alu_core0_dout_reg_63_/d  -29194.52
    0:01:32   26230.3    380.38 5698468.0    5939.7 alu_core0_dout_reg_110_/si -29192.57
    0:01:32   26230.4    380.38 5698468.0    5939.7 alu_core0_dout_reg_96_/d  -29192.46
    0:01:32   26230.5    380.38 5698468.0    5939.7 alu_core0_dout_reg_66_/d  -29189.50
    0:01:32   26230.6    380.38 5698468.0    5939.7 alu_core0_dout_reg_32_/d  -29186.68
    0:01:32   26230.7    380.38 5698468.0    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_27_/d -29183.98
    0:01:32   26230.9    380.38 5698468.0    5939.7 alu_core0_dout_reg_106_/si -29174.71
    0:01:32   26230.9    380.38 5698468.0    5939.7 alu_core0_dout_reg_106_/si -29174.71
    0:01:32   26230.9    380.38 5698468.0    5939.7 alu_core0_dout_reg_110_/si -29174.25
    0:01:32   26231.0    380.38 5698468.0    5939.7 alu_core0_dout_reg_66_/d  -29171.20
    0:01:32   26231.2    380.38 5698468.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_44_/si -29153.31
    0:01:32   26231.2    380.38 5698468.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_44_/si -29153.31
    0:01:32   26231.3    380.38 5698468.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_44_/d -29138.77
    0:01:32   26231.4    380.38 5698468.0    5939.7 alu_core0_dout_reg_7_/si  -29126.64
    0:01:32   26231.4    380.38 5698468.0    5939.7 alu_core0_dout_reg_7_/si  -29126.64
    0:01:32   26231.6    380.38 5698468.0    5939.7 alu_core0_dout_reg_7_/d   -29111.43
    0:01:32   26231.7    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_19_/si -29103.53
    0:01:32   26231.9    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_36_/si -29096.00
    0:01:32   26232.0    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_27_/si -29090.21
    0:01:33   26232.1    380.38 5698468.0    5939.7 alu_core0_dout_reg_37_/d  -29084.69
    0:01:33   26232.3    380.38 5698468.0    5939.7 alu_core0_dout_reg_72_/d  -29083.44
    0:01:33   26232.4    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_66_/si -29072.79
    0:01:33   26232.6    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_63_/si -29068.37
    0:01:33   26232.7    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_69_/si -29054.80
    0:01:33   26232.8    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_61_/si -29046.47
    0:01:33   26233.0    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_6__7_/d -29028.43
    0:01:33   26233.1    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_64_/si -29016.17
    0:01:34   26233.3    380.38 5698468.0    5939.7 alu_core0_dout_reg_83_/d  -29009.66
    0:01:34   26233.5    380.38 5698468.0    5939.7 alu_core0_dout_reg_54_/d  -29008.09
    0:01:34   26233.7    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_67_/si -28997.43
    0:01:34   26233.8    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_79_/si -28997.32
    0:01:34   26234.0    380.38 5698468.0    5939.7 check_ecc_in1_secded_in0_data_tmp_reg_64_/si -28997.19
    0:01:35   26234.1    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_8_/si -28984.56
    0:01:35   26234.2    380.38 5698468.0    5939.7 init_mask_alu0_seed6_reg_168_/si -28972.39
    0:01:35   26234.4    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_157_/si -28970.41
    0:01:35   26234.8    380.38 5698468.0    5939.7 alu_core0_dout_reg_83_/d  -28966.83
    0:01:35   26234.9    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_110_/si -28964.40
    0:01:35   26235.0    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_106_/si -28952.89
    0:01:36   26235.2    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_101_/si -28940.49
    0:01:36   26235.3    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_181_/si -28940.28
    0:01:36   26235.5    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_36_/si -28932.35
    0:01:37   26235.6    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_49_/si -28926.38
    0:01:37   26235.7    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_4__58_/si -28918.87
    0:01:37   26235.9    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_94_/si -28900.52
    0:01:38   26236.0    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_13_/si -28899.32
    0:01:38   26236.2    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_5_/si -28895.54
    0:01:38   26236.3    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_6_/si -28868.14
    0:01:38   26236.4    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_57_/si -28862.15
    0:01:38   26236.7    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_5__0_/si -28820.90
    0:01:38   26236.9    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_92_/si -28817.56
    0:01:39   26237.0    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_93_/si -28815.50
    0:01:39   26237.1    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_80_/si -28813.75
    0:01:39   26237.6    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_34_/si -28767.79
    0:01:39   26237.7    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_4__49_/d -28745.78
    0:01:39   26237.8    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_5__18_/d -28728.28
    0:01:39   26238.0    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_86_/si -28724.85
    0:01:40   26238.1    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_119_/si -28722.64
    0:01:40   26238.4    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_126_/si -28699.77
    0:01:40   26238.4    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_126_/si -28699.77
    0:01:40   26238.5    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_88_/si -28697.22
    0:01:40   26238.7    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_81_/si -28696.79
    0:01:40   26238.8    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_149_/si -28694.63
    0:01:41   26238.9    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_98_/si -28693.18
    0:01:41   26239.1    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_104_/si -28692.38
    0:01:41   26239.2    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_111_/si -28689.37
    0:01:41   26239.4    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_125_/si -28686.35
    0:01:41   26239.5    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_121_/si -28684.25
    0:01:41   26239.6    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_118_/si -28680.78
    0:01:41   26239.8    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_117_/si -28677.45
    0:01:41   26239.9    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_115_/si -28675.22
    0:01:41   26240.1    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_124_/si -28671.56
    0:01:41   26240.2    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_108_/si -28670.06
    0:01:41   26240.3    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_114_/si -28668.88
    0:01:41   26240.5    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_122_/si -28667.13
    0:01:41   26240.6    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_31_/si -28664.74
    0:01:41   26240.6    380.38 5698468.0    5939.7 init_mask_in0_seed4_reg_31_/si -28664.74
    0:01:41   26240.8    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_71_/si -28663.87
    0:01:41   26240.8    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_71_/si -28663.87
    0:01:41   26240.9    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_1_/si -28660.31
    0:01:41   26241.0    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_6__8_/d -28654.00
    0:01:41   26241.2    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_6__9_/d -28646.32
    0:01:41   26241.3    380.38 5698468.0    5939.7 init_mask_alu0_seed2_reg_55_/si -28636.74
    0:01:41   26241.3    380.38 5698468.0    5939.7 init_mask_alu0_seed2_reg_55_/si -28636.74
    0:01:42   26241.5    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_198_/si -28634.49
    0:01:42   26241.7    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_206_/si -28614.18
    0:01:42   26241.7    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_206_/si -28614.18
    0:01:42   26242.0    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_205_/si -28594.08
    0:01:42   26242.2    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_189_/si -28591.62
    0:01:42   26242.3    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_201_/si -28578.10
    0:01:42   26242.4    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_191_/si -28576.47
    0:01:42   26242.6    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_243_/si -28575.80
    0:01:42   26242.7    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_186_/si -28574.50
    0:01:42   26242.9    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_255_/si -28573.08
    0:01:42   26242.9    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_255_/si -28573.08
    0:01:42   26243.0    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_0__11_/si -28540.42
    0:01:42   26243.3    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_0__25_/d -28492.38
    0:01:42   26243.4    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__84_/d -28479.91
    0:01:42   26243.6    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__82_/d -28470.14
    0:01:42   26243.7    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__81_/d -28459.01
    0:01:42   26244.0    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__78_/si -28412.84
    0:01:42   26244.1    380.38 5698468.0    5939.7 init_mask_alu0_seed0_reg_30_/si -28399.50
    0:01:42   26244.3    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__73_/d -28388.53
    0:01:42   26244.4    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__71_/d -28383.07
    0:01:42   26244.5    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_52_/si -28380.11
    0:01:42   26244.7    380.38 5698468.0    5939.7 init_mask_in0_seed3_reg_37_/si -28369.51
    0:01:42   26244.8    380.38 5698468.0    5939.7 init_mask_in0_mask_reg_3__19_/si -28361.86
    0:01:42   26245.0    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__8_/d -28351.83
    0:01:42   26245.1    380.38 5698468.0    5939.7 init_mask_alu0_seed1_reg_131_/si -28345.11
    0:01:42   26245.1    380.38 5698468.0    5939.7 init_mask_alu0_seed1_reg_131_/si -28345.11
    0:01:42   26245.2    380.38 5698468.0    5939.7 init_mask_alu0_seed1_reg_122_/si -28336.26
    0:01:42   26245.2    380.38 5698468.0    5939.7 init_mask_alu0_seed1_reg_122_/si -28336.26
    0:01:43   26245.4    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_225_/si -28334.00
    0:01:43   26245.5    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_102_/si -28329.72
    0:01:43   26245.7    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_86_/si -28328.70
    0:01:43   26245.8    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_233_/si -28324.36
    0:01:43   26245.9    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_238_/si -28321.93
    0:01:43   26246.1    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_227_/si -28318.57
    0:01:43   26246.2    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_92_/si -28307.26
    0:01:43   26246.4    380.38 5698468.0    5939.7 init_mask_in0_seed6_reg_91_/si -28295.06
    0:01:44   26246.5    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_219_/si -28292.96
    0:01:44   26246.6    380.38 5698468.0    5939.7 init_mask_in0_seed5_reg_87_/si -28292.29
    0:01:44   26246.8    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_230_/si -28277.04
    0:01:44   26246.8    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_230_/si -28277.04
    0:01:44   26246.9    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_222_/si -28275.77
    0:01:44   26247.0    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_215_/si -28272.28
    0:01:44   26247.2    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_211_/si -28261.66
    0:01:44   26247.2    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_211_/si -28261.66
    0:01:44   26247.3    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_223_/si -28247.64
    0:01:44   26247.5    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_234_/si -28244.97
    0:01:44   26247.6    380.38 5698468.0    5939.7 init_mask_alu0_seed7_reg_208_/si -28242.53
    0:01:45   26247.7    380.38 5698468.0    5939.7 init_mask_alu0_seed4_reg_143_/si -28239.26
    0:01:45   26247.9    380.38 5698468.0    5939.7 init_mask_alu0_seed4_reg_137_/si -28235.37
    0:01:45   26248.0    380.38 5698468.0    5939.7 init_mask_alu0_seed2_reg_139_/si -28232.67
    0:01:45   26248.2    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_4__115_/si -28203.94
    0:01:45   26248.3    380.38 5698468.0    5939.7 init_mask_alu0_seed3_reg_62_/si -28203.07
    0:01:45   26248.4    380.38 5698468.0    5939.7 init_mask_alu0_mask_reg_3__53_/d -28196.48
    0:01:45   26248.6    380.38 5698468.0    5939.7 init_mask_in0_seed0_reg_55_/si -28194.85
    0:01:45   26248.7    380.38 5698467.0    5939.7 init_mask_in0_seed0_reg_45_/si -28188.89
    0:01:45   26248.9    380.38 5698467.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_2_/d -28186.66
    0:01:45   26249.0    380.38 5698467.0    5939.7 alu_core0_dout_reg_92_/d  -28184.31
    0:01:45   26249.1    380.38 5698467.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_47_/si -28179.36
    0:01:45   26249.3    380.38 5698467.0    5939.7 init_mask_in0_mask_reg_6__5_/si -28175.54
    0:01:46   26249.4    380.38 5698467.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_11_/d -28172.12
    0:01:46   26249.6    380.38 5698467.0    5939.7 init_mask_in0_mask_reg_6__5_/d -28152.34
    0:01:46   26249.6    380.38 5698467.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_8_/si -28148.25
    0:01:46   26249.6    380.38 5698469.5    5939.7 alu_core0_dout_reg_88_/d  -28147.79
    0:01:47   26249.8    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_90_/si -28141.69
    0:01:47   26249.8    380.38 5698469.5    5939.7 init_mask_alu0_seed7_reg_90_/si -28141.69
    0:01:47   26249.9    380.38 5698469.5    5939.7 init_mask_alu0_mask_reg_7__91_/d -28136.90
    0:01:47   26250.2    380.38 5698469.5    5939.7 alu_core0_dout_reg_42_/d  -28135.52
    0:01:47   26250.3    380.38 5698470.0    5939.7 alu_core0_dout_reg_88_/d  -28125.00
    0:01:47   26250.5    380.38 5698470.0    5939.7 alu_core0_dout_reg_3_/d   -28121.68
    0:01:47   26250.6    380.38 5698470.0    5939.7 alu_core0_dout_reg_11_/si -28120.91
    0:01:47   26250.7    380.38 5698466.5    5939.7 alu_core0_dout_reg_11_/d  -28120.83
    0:01:47   26251.0    380.38 5698466.5    5939.7 init_mask_alu0_mask_reg_0__21_/d -28072.98
    0:01:47   26251.1    380.38 5698466.5    5939.7 init_mask_alu0_mask_reg_7__31_/si -28062.44
    0:01:47   26251.1    380.38 5698466.5    5939.7 init_mask_alu0_mask_reg_7__31_/si -28062.44
    0:01:47   26251.3    380.38 5698466.5    5939.7 init_mask_alu0_mask_reg_7__31_/d -28051.45
    0:01:48   26251.4    380.38 5698466.5    5939.7 alu_core0_dout_reg_11_/d  -28050.16
    0:01:48   26251.5    380.38 5698466.5    5939.7 init_mask_alu0_seed5_reg_119_/si -28047.19
    0:01:48   26251.5    380.38 5698466.5    5939.7 init_mask_alu0_seed5_reg_119_/si -28047.19
    0:01:48   26251.7    380.38 5698466.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_13_/d -28044.73
    0:01:48   26251.8    380.38 5698466.5    5939.7 init_mask_in0_mask_reg_3__8_/si -28039.14
    0:01:48   26252.0    380.38 5698466.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_62_/d -28036.98
    0:01:48   26252.1    380.38 5698466.0    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_51_/d -28030.59
    0:01:48   26252.2    380.38 5698466.0    5939.7 alu_core0_dout_reg_6_/d   -28018.95
    0:01:48   26252.3    380.38 5698465.5    5939.7 alu_core0_dout_reg_0_/d   -28016.96
    0:01:48   26252.2    380.38 5698465.5    5939.7 alu_core0_dout_reg_122_/si -28016.22
    0:01:48   26252.2    380.38 5698465.5    5939.7 alu_core0_dout_reg_122_/si -28016.22
    0:01:49   26252.4    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_42_/d -28013.81
    0:01:49   26252.7    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_48_/si -28004.25
    0:01:49   26252.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__48_/d -27994.95
    0:01:49   26252.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__50_/d -27981.70
    0:01:49   26253.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__12_/si -27974.51
    0:01:49   26253.2    380.38 5698465.5    5939.7 alu_core0_dout_reg_0_/d   -27950.24
    0:01:49   26253.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__37_/si -27944.38
    0:01:49   26253.5    380.38 5698465.5    5939.7 alu_core0_dout_reg_112_/si -27939.72
    0:01:49   26253.5    380.38 5698465.5    5939.7 alu_core0_dout_reg_112_/si -27939.72
    0:01:49   26253.6    380.38 5698465.5    5939.7 alu_core0_dout_reg_24_/si -27929.18
    0:01:49   26253.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__40_/si -27902.51
    0:01:49   26253.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__40_/d -27891.62
    0:01:49   26254.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__92_/si -27878.90
    0:01:49   26254.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__92_/si -27878.90
    0:01:49   26254.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__24_/si -27869.49
    0:01:49   26254.3    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_6_/si -27863.18
    0:01:49   26254.5    380.38 5698465.5    5939.7 alu_core0_dout_reg_4_/d   -27854.43
    0:01:50   26254.6    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_29_/si -27845.79
    0:01:50   26254.8    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_22_/si -27845.04
    0:01:50   26254.9    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_25_/si -27837.25
    0:01:50   26255.0    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_31_/si -27831.28
    0:01:50   26255.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__9_/si -27829.13
    0:01:50   26255.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__9_/si -27829.13
    0:01:50   26255.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__35_/d -27819.60
    0:01:51   26255.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__6_/si -27818.60
    0:01:51   26255.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__6_/si -27818.60
    0:01:51   26255.6    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_119_/si -27807.12
    0:01:51   26255.6    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_119_/si -27807.12
    0:01:51   26255.7    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_123_/si -27803.64
    0:01:51   26255.9    380.38 5698465.5    5939.7 alu_core0_dout_reg_24_/d  -27785.05
    0:01:51   26256.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__57_/d -27772.73
    0:01:51   26256.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__43_/d -27747.04
    0:01:51   26256.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__8_/d -27738.28
    0:01:52   26256.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__48_/d -27731.07
    0:01:52   26256.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__1_/d -27723.96
    0:01:52   26256.9    380.38 5698465.5    5939.7 init_mask_in0_seed6_reg_22_/si -27712.93
    0:01:52   26257.0    380.38 5698465.5    5939.7 gen_ecc_in0_ecc_reg_2_/si -27712.26
    0:01:52   26257.1    380.38 5698465.5    5939.7 init_mask_alu0_seed3_reg_10_/si -27702.56
    0:01:53   26257.3    380.38 5698465.5    5939.7 init_mask_alu0_seed3_reg_24_/si -27700.91
    0:01:53   26257.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_3__120_/d -27653.66
    0:01:53   26257.7    380.38 5698465.5    5939.7 init_mask_alu0_seed3_reg_132_/si -27652.45
    0:01:53   26257.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_3__19_/d -27644.38
    0:01:53   26258.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_3__14_/si -27632.64
    0:01:53   26258.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_3__14_/si -27632.64
    0:01:53   26258.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__23_/si -27612.52
    0:01:53   26258.2    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_117_/si -27599.44
    0:01:53   26258.2    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_117_/si -27599.44
    0:01:53   26258.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__14_/d -27596.55
    0:01:53   26258.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__116_/si -27582.37
    0:01:53   26258.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__116_/si -27582.37
    0:01:54   26258.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__116_/d -27574.07
    0:01:54   26258.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__61_/d -27569.59
    0:01:54   26258.9    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__62_/d -27563.15
    0:01:54   26259.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__88_/d -27555.09
    0:01:54   26259.2    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_10_/si -27552.95
    0:01:54   26259.2    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_10_/si -27552.95
    0:01:55   26259.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__8_/si -27549.04
    0:01:55   26259.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__8_/si -27549.04
    0:01:55   26259.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__16_/si -27544.13
    0:01:55   26259.6    380.38 5698465.5    5939.7 init_mask_alu0_seed5_reg_118_/si -27536.88
    0:01:55   26259.6    380.38 5698465.5    5939.7 init_mask_alu0_seed5_reg_118_/si -27536.88
    0:01:55   26259.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__17_/si -27527.61
    0:01:55   26259.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__17_/si -27527.61
    0:01:56   26259.9    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__17_/d -27526.65
    0:01:56   26260.1    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_113_/si -27510.46
    0:01:56   26260.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__19_/d -27501.95
    0:01:56   26260.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_0__20_/d -27489.18
    0:01:56   26260.5    380.38 5698465.5    5939.7 init_mask_alu0_seed3_reg_106_/si -27488.18
    0:01:56   26260.6    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_7_/si -27477.41
    0:01:56   26260.8    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_49_/si -27470.04
    0:01:57   26260.9    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_72_/si -27469.05
    0:01:57   26261.0    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_15_/si -27467.18
    0:01:57   26261.2    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_57_/si -27459.90
    0:01:57   26261.3    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_28_/si -27447.65
    0:01:57   26261.5    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_62_/si -27438.73
    0:01:57   26261.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__55_/si -27430.50
    0:01:57   26261.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__48_/si -27422.77
    0:01:57   26261.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__56_/si -27413.32
    0:01:57   26262.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__58_/si -27405.65
    0:01:57   26262.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__37_/si -27396.04
    0:01:57   26262.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__37_/si -27396.04
    0:01:57   26262.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__120_/si -27383.48
    0:01:57   26262.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__120_/si -27383.48
    0:01:58   26262.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__26_/si -27368.82
    0:01:58   26262.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__26_/si -27368.82
    0:01:58   26262.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__116_/d -27362.35
    0:01:58   26262.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__117_/d -27355.31
    0:01:58   26262.9    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__118_/si -27335.32
    0:01:58   26263.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__119_/d -27327.47
    0:01:58   26263.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__114_/si -27323.16
    0:01:58   26263.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__114_/si -27323.16
    0:01:58   26263.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__30_/d -27319.29
    0:01:58   26263.4    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_123_/si -27305.84
    0:01:58   26263.4    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_123_/si -27305.84
    0:01:58   26263.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__6_/d -27297.85
    0:01:58   26263.7    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_88_/si -27284.52
    0:01:58   26263.7    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_88_/si -27284.52
    0:01:59   26263.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__94_/si -27275.59
    0:01:59   26264.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__95_/si -27265.97
    0:01:59   26264.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__95_/d -27262.93
    0:01:59   26264.3    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__96_/d -27262.25
    0:01:59   26264.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__91_/d -27259.27
    0:01:59   26264.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__81_/si -27258.38
    0:01:59   26264.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__81_/si -27258.38
    0:01:59   26264.7    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_94_/si -27245.05
    0:01:59   26264.7    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_94_/si -27245.05
    0:02:00   26264.8    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_60_/si -27236.37
    0:02:00   26264.8    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_60_/si -27236.37
    0:02:00   26265.0    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_54_/si -27231.13
    0:02:00   26265.1    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_62_/si -27203.42
    0:02:00   26265.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__44_/si -27188.64
    0:02:00   26265.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__42_/si -27176.06
    0:02:00   26265.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__42_/si -27176.06
    0:02:00   26265.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_6__90_/d -27171.59
    0:02:00   26265.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_6__104_/d -27146.74
    0:02:00   26265.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_6__96_/d -27117.84
    0:02:00   26265.9    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_59_/si -27104.92
    0:02:00   26265.9    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_59_/si -27104.92
    0:02:01   26266.1    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_17_/si -27098.57
    0:02:01   26266.2    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_12_/si -27079.20
    0:02:02   26266.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__9_/si -27075.54
    0:02:02   26266.5    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_130_/si -27058.36
    0:02:02   26266.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_6__83_/d -27055.68
    0:02:02   26266.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_6__78_/d -27052.52
    0:02:02   26266.9    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_29_/si -27049.64
    0:02:02   26266.9    380.38 5698465.5    5939.7 init_mask_alu0_seed7_reg_29_/si -27049.64
    0:02:02   26267.0    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_74_/si -27038.13
    0:02:02   26267.0    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_74_/si -27038.13
    0:02:03   26267.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__42_/d -27036.20
    0:02:03   26267.3    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_69_/si -27024.26
    0:02:03   26267.3    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_69_/si -27024.26
    0:02:03   26267.5    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_73_/si -27016.08
    0:02:03   26267.5    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_73_/si -27016.08
    0:02:03   26267.6    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_70_/si -27006.21
    0:02:03   26267.6    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_70_/si -27006.21
    0:02:03   26267.7    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_71_/si -26993.49
    0:02:03   26267.7    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_71_/si -26993.49
    0:02:03   26267.9    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_72_/si -26981.13
    0:02:03   26267.9    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_72_/si -26981.13
    0:02:03   26268.0    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_66_/si -26968.21
    0:02:03   26268.0    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_66_/si -26968.21
    0:02:04   26268.2    380.38 5698465.5    5939.7 init_mask_in0_seed6_reg_27_/si -26962.99
    0:02:04   26268.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__37_/si -26957.77
    0:02:04   26268.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__37_/d -26948.27
    0:02:04   26268.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__32_/d -26936.58
    0:02:04   26268.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__39_/si -26924.30
    0:02:04   26269.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__41_/si -26890.63
    0:02:04   26269.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__41_/d -26880.96
    0:02:04   26269.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__36_/si -26853.82
    0:02:04   26269.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__35_/si -26849.07
    0:02:04   26269.8    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_54_/si -26846.40
    0:02:04   26270.0    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_37_/si -26839.38
    0:02:04   26270.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__44_/d -26839.30
    0:02:04   26270.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__36_/si -26831.61
    0:02:04   26270.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__42_/si -26830.53
    0:02:05   26270.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__38_/d -26829.59
    0:02:05   26270.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__29_/d -26826.90
    0:02:05   26270.8    380.38 5698465.5    5939.7 init_mask_alu0_seed2_reg_75_/si -26802.15
    0:02:05   26271.0    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_114_/si -26795.70
    0:02:05   26271.0    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_114_/si -26795.70
    0:02:05   26271.1    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_110_/si -26767.98
    0:02:05   26271.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__103_/d -26762.25
    0:02:05   26271.4    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__111_/d -26742.68
    0:02:05   26271.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__104_/d -26733.27
    0:02:05   26271.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__18_/si -26727.39
    0:02:05   26271.7    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__18_/si -26727.39
    0:02:05   26271.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__107_/d -26721.20
    0:02:05   26271.9    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__108_/d -26715.58
    0:02:05   26272.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__70_/si -26704.92
    0:02:05   26272.1    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_2__70_/si -26704.92
    0:02:05   26272.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__15_/si -26698.58
    0:02:05   26272.2    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_1__15_/si -26698.58
    0:02:05   26272.4    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_82_/si -26689.82
    0:02:05   26272.4    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_82_/si -26689.82
    0:02:05   26272.5    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_79_/si -26679.07
    0:02:05   26272.5    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_79_/si -26679.07
    0:02:05   26272.6    380.38 5698465.5    5939.7 init_mask_in0_seed6_reg_24_/si -26675.90
    0:02:05   26272.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__48_/si -26630.44
    0:02:06   26273.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__25_/si -26624.46
    0:02:06   26273.2    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_40_/si -26616.08
    0:02:06   26273.3    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_97_/si -26611.27
    0:02:06   26273.3    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_97_/si -26611.27
    0:02:06   26273.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__78_/si -26602.08
    0:02:06   26273.5    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__78_/si -26602.08
    0:02:06   26273.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__87_/si -26591.60
    0:02:06   26273.6    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_4__87_/si -26591.60
    0:02:06   26273.8    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__126_/d -26590.21
    0:02:06   26273.9    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__125_/d -26588.23
    0:02:06   26274.0    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_91_/si -26579.90
    0:02:06   26274.0    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_91_/si -26579.90
    0:02:06   26274.2    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_87_/si -26577.90
    0:02:06   26274.2    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_87_/si -26577.90
    0:02:06   26274.3    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_102_/si -26571.38
    0:02:06   26274.3    380.38 5698465.5    5939.7 init_mask_alu0_seed4_reg_102_/si -26571.38
    0:02:07   26274.4    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_127_/si -26563.54
    0:02:07   26274.6    380.38 5698465.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_7_/si -26556.92
    0:02:07   26274.6    380.38 5698465.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_7_/si -26556.92
    0:02:07   26274.7    380.38 5698465.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_6_/si -26548.82
    0:02:07   26274.9    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_46_/d -26544.64
    0:02:07   26275.0    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_encoded_reg_69_/si -26540.10
    0:02:07   26275.2    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_57_/d -26539.91
    0:02:07   26275.5    380.38 5698465.5    5939.7 check_ecc_in1_gen_ecc_in0_ecc_reg_4_/si -26516.04
    0:02:07   26275.6    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_22_/si -26504.61
    0:02:07   26275.7    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_66_/si -26504.55
    0:02:07   26275.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__14_/si -26495.63
    0:02:08   26275.6    380.38 5698465.5    5939.7 alu_core0_dout_reg_27_/si -26492.60
    0:02:09   26275.7    380.38 5698465.5    5939.7 alu_core0_dout_reg_27_/d  -26491.80
    0:02:09   26275.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__23_/si -26490.01
    0:02:09   26276.0    380.38 5698465.5    5939.7 init_mask_alu0_mask_reg_7__127_/d -26488.34
    0:02:09   26276.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__52_/d -26478.27
    0:02:09   26276.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__57_/si -26474.32
    0:02:10   26276.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__52_/d -26469.53
    0:02:10   26276.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__9_/si -26460.87
    0:02:10   26276.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__27_/d -26439.26
    0:02:11   26276.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__62_/d -26430.49
    0:02:11   26277.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__58_/si -26429.18
    0:02:11   26277.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__45_/si -26424.45
    0:02:11   26277.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__32_/si -26416.02
    0:02:12   26277.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__12_/si -26413.91
    0:02:12   26277.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__50_/si -26412.67
    0:02:12   26277.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__52_/si -26412.10
    0:02:12   26277.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__15_/si -26390.54
    0:02:14   26277.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__21_/d -26378.72
    0:02:14   26278.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__55_/si -26373.24
    0:02:14   26278.4    380.38 5698465.5    5939.7 alu_core0_dout_reg_119_/si -26360.80
    0:02:14   26278.4    380.38 5698465.5    5939.7 alu_core0_dout_reg_101_/d -26359.77
    0:02:14   26278.5    380.38 5698465.5    5939.7 init_mask_alu0_seed1_reg_0_/si -26343.83
    0:02:15   26278.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__54_/d -26335.76
    0:02:15   26278.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__44_/d -26306.72
    0:02:16   26279.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__59_/si -26299.54
    0:02:16   26279.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__0_/d -26291.67
    0:02:16   26279.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__3_/d -26283.34
    0:02:16   26279.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__46_/si -26278.78
    0:02:17   26279.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__63_/si -26273.77
    0:02:17   26279.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__5_/si -26255.15
    0:02:17   26279.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__25_/d -26230.55
    0:02:17   26280.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__16_/si -26223.87
    0:02:17   26280.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__14_/d -26179.68
    0:02:17   26280.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__9_/d -26169.50
    0:02:18   26280.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__12_/d -26149.18
    0:02:18   26280.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__7_/si -26143.33
    0:02:18   26280.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__2_/si -26137.92
    0:02:18   26281.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__2_/d -26127.11
    0:02:18   26281.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__42_/d -26102.97
    0:02:18   26281.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__44_/d -26075.12
    0:02:19   26281.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__45_/si -26046.04
    0:02:19   26281.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__45_/d -26036.60
    0:02:19   26281.7    380.38 5698465.5    5939.7 gen_ecc_in1_ecc_reg_1_/si -26030.99
    0:02:19   26281.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__43_/d -26018.50
    0:02:20   26282.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__10_/d -26011.63
    0:02:20   26282.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__27_/si -26009.28
    0:02:20   26282.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_3__46_/si -26007.72
    0:02:20   26282.4    380.38 5698465.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_58_/d -25999.43
    0:02:20   26282.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__24_/si -25993.40
    0:02:20   26282.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__45_/si -25985.82
    0:02:21   26282.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__34_/si -25982.44
    0:02:21   26283.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__31_/si -25975.20
    0:02:21   26283.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__30_/d -25971.26
    0:02:21   26283.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__31_/d -25968.45
    0:02:21   26283.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__32_/si -25963.61
    0:02:21   26283.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_2__21_/d -25961.49
    0:02:22   26283.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__31_/si -25959.35
    0:02:22   26283.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__2_/si -25953.66
    0:02:22   26284.0    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__2_/d -25935.88
    0:02:22   26284.1    380.38 5698465.5    5939.7 alu_core0_dout_reg_82_/si -25934.70
    0:02:23   26284.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_1__8_/si -25926.63
    0:02:23   26284.4    380.38 5698465.5    5939.7 init_mask_alu0_seed3_reg_108_/si -25903.25
    0:02:23   26284.5    380.38 5698465.5    5939.7 init_mask_in0_seed2_reg_50_/si -25901.39
    0:02:23   26284.8    380.38 5698465.5    5939.7 init_mask_in0_seed1_reg_4_/si -25898.22
    0:02:23   26285.0    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_88_/si -25883.89
    0:02:23   26285.0    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_88_/si -25883.89
    0:02:23   26285.1    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_39_/si -25876.35
    0:02:23   26285.2    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_40_/si -25867.34
    0:02:23   26285.4    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_38_/si -25862.61
    0:02:23   26285.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__30_/si -25857.38
    0:02:24   26285.6    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_25_/si -25851.53
    0:02:24   26285.8    380.38 5698465.5    5939.7 init_mask_in0_seed6_reg_68_/si -25841.25
    0:02:24   26285.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__14_/si -25838.86
    0:02:24   26285.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__14_/si -25838.86
    0:02:24   26286.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__54_/d -25825.11
    0:02:24   26286.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__43_/si -25775.74
    0:02:24   26286.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__46_/si -25769.35
    0:02:24   26286.6    380.38 5698465.5    5939.7 init_mask_in0_seed6_reg_70_/si -25757.62
    0:02:25   26286.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__42_/d -25703.75
    0:02:25   26287.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__45_/d -25674.48
    0:02:25   26287.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__55_/d -25663.25
    0:02:25   26287.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__47_/d -25634.97
    0:02:25   26287.7    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_59_/si -25624.46
    0:02:25   26287.9    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_70_/si -25622.68
    0:02:26   26288.0    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_54_/si -25615.76
    0:02:26   26288.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_6__4_/d -25607.86
    0:02:26   26288.3    380.38 5698465.5    5939.7 init_mask_in0_seed0_reg_10_/si -25601.18
    0:02:26   26288.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_0__2_/si -25597.48
    0:02:26   26288.6    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_10_/d -25593.96
    0:02:27   26288.7    380.38 5698465.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_2_/si -25593.87
    0:02:27   26288.9    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_65_/si -25588.42
    0:02:27   26289.0    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_52_/si -25583.35
    0:02:28   26289.1    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_39_/si -25576.87
    0:02:28   26289.3    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_40_/si -25568.17
    0:02:28   26289.4    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_57_/si -25562.74
    0:02:28   26289.6    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_62_/si -25558.05
    0:02:28   26289.7    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_43_/si -25548.35
    0:02:28   26289.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__57_/si -25541.38
    0:02:29   26290.0    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_47_/si -25533.03
    0:02:29   26290.1    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_41_/si -25522.37
    0:02:29   26290.3    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_42_/si -25516.66
    0:02:29   26290.4    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__1_/d -25505.94
    0:02:30   26290.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__61_/si -25497.50
    0:02:30   26290.7    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__62_/si -25492.82
    0:02:30   26290.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__57_/si -25485.85
    0:02:30   26291.0    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_50_/si -25481.36
    0:02:31   26291.1    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_67_/si -25476.28
    0:02:31   26291.2    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_42_/si -25469.44
    0:02:31   26291.4    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_54_/si -25464.00
    0:02:31   26291.5    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_55_/si -25456.76
    0:02:31   26291.7    380.38 5698465.5    5939.7 init_mask_in0_seed3_reg_47_/si -25450.48
    0:02:31   26291.9    380.38 5698465.5    5939.7 init_mask_in0_seed5_reg_10_/si -25401.70
    0:02:32   26292.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__19_/si -25373.23
    0:02:32   26292.2    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__20_/d -25352.35
    0:02:32   26292.4    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_79_/si -25344.40
    0:02:32   26292.4    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_79_/si -25344.40
    0:02:32   26292.5    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_5__27_/si -25336.71
    0:02:32   26292.6    380.38 5698465.5    5939.7 init_mask_alu0_seed0_reg_55_/si -25313.26
    0:02:32   26292.8    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__41_/si -25306.37
    0:02:32   26292.9    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_30_/si -25302.69
    0:02:32   26293.1    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__47_/d -25293.25
    0:02:32   26293.2    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_34_/si -25284.13
    0:02:32   26293.3    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__46_/si -25279.46
    0:02:33   26293.6    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__46_/d -25252.04
    0:02:33   26293.7    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_29_/si -25247.71
    0:02:33   26293.7    380.38 5698465.5    5939.7 init_mask_in0_seed4_reg_29_/si -25247.71
    0:02:33   26293.9    380.38 5698465.5    5939.7 init_mask_in0_mask_reg_4__27_/si -25245.02
    0:02:33   26294.0    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_4__26_/si -25242.56
    0:02:33   26294.2    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_4__21_/si -25237.37
    0:02:33   26294.3    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_6__6_/d -25229.09
    0:02:33   26294.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__47_/si -25217.97
    0:02:33   26294.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__47_/si -25217.97
    0:02:34   26294.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__47_/d -25191.25
    0:02:34   26294.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__54_/d -25180.46
    0:02:34   26295.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__53_/d -25173.01
    0:02:35   26295.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__11_/si -25166.41
    0:02:35   26295.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__11_/si -25166.41
    0:02:35   26295.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__51_/d -25155.33
    0:02:35   26295.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__92_/si -25142.88
    0:02:35   26295.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__92_/si -25142.88
    0:02:35   26295.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__92_/d -25133.68
    0:02:35   26295.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__80_/si -25120.54
    0:02:35   26295.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__80_/si -25120.54
    0:02:35   26295.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__94_/d -25112.89
    0:02:35   26296.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__66_/d -25108.01
    0:02:35   26296.1    380.38 5698578.5    5939.7 init_mask_in0_seed0_reg_33_/si -25099.01
    0:02:36   26296.3    380.38 5698578.5    5939.7 init_mask_in0_seed0_reg_8_/si -25091.17
    0:02:36   26296.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_0__38_/si -25090.29
    0:02:36   26296.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_0__4_/si -25081.54
    0:02:36   26296.7    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_0__42_/si -25075.21
    0:02:36   26296.8    380.38 5698578.5    5939.7 init_mask_in0_seed3_reg_32_/si -25066.36
    0:02:36   26297.0    380.38 5698578.5    5939.7 init_mask_in0_seed3_reg_30_/si -25051.87
    0:02:36   26297.1    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__41_/si -25043.43
    0:02:36   26297.2    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__26_/si -25032.98
    0:02:37   26297.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__29_/si -25020.94
    0:02:37   26297.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__27_/d -25014.95
    0:02:37   26297.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__111_/d -24996.85
    0:02:37   26297.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__36_/si -24979.21
    0:02:37   26297.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__32_/d -24976.48
    0:02:37   26298.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__35_/d -24955.22
    0:02:37   26298.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__50_/si -24938.65
    0:02:37   26298.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__50_/si -24938.65
    0:02:37   26298.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__57_/si -24925.65
    0:02:37   26298.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__57_/si -24925.65
    0:02:37   26298.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__49_/d -24915.04
    0:02:37   26298.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__51_/d -24909.00
    0:02:37   26298.8    380.38 5698578.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_56_/d -24902.51
    0:02:37   26298.9    380.38 5698578.5    5939.7 check_ecc_in0_secded_in0_data_tmp_reg_52_/d -24899.36
    0:02:37   26299.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__115_/si -24878.72
    0:02:37   26299.3    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_122_/si -24872.60
    0:02:37   26299.3    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_122_/si -24872.60
    0:02:37   26299.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__18_/si -24867.14
    0:02:37   26299.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__18_/si -24867.14
    0:02:37   26299.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__122_/si -24857.69
    0:02:37   26299.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__122_/si -24857.69
    0:02:37   26299.8    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_133_/si -24843.95
    0:02:37   26299.8    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_133_/si -24843.95
    0:02:37   26299.9    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_135_/si -24833.33
    0:02:37   26299.9    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_135_/si -24833.33
    0:02:37   26300.0    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_10_/si -24832.45
    0:02:37   26300.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__121_/d -24831.87
    0:02:37   26300.3    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_2_/si -24820.56
    0:02:37   26300.3    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_2_/si -24820.56
    0:02:38   26300.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__120_/d -24819.34
    0:02:38   26300.6    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_128_/si -24816.73
    0:02:38   26300.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__4_/si -24815.67
    0:02:38   26300.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__4_/si -24815.67
    0:02:38   26300.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_2__124_/d -24813.66
    0:02:38   26301.0    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_43_/si -24802.89
    0:02:38   26301.0    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_43_/si -24802.89
    0:02:38   26301.2    380.38 5698578.5    5939.7 init_mask_alu0_seed3_reg_104_/si -24790.11
    0:02:38   26301.2    380.38 5698578.5    5939.7 init_mask_alu0_seed3_reg_104_/si -24790.11
    0:02:38   26301.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__98_/d -24785.20
    0:02:38   26301.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__96_/d -24782.94
    0:02:38   26301.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__93_/d -24758.61
    0:02:38   26301.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__109_/d -24734.15
    0:02:38   26302.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_3__48_/d -24728.42
    0:02:38   26302.1    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__20_/si -24722.44
    0:02:38   26302.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__87_/si -24721.02
    0:02:38   26302.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__87_/si -24721.02
    0:02:38   26302.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__12_/si -24714.65
    0:02:38   26302.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__3_/si -24708.47
    0:02:38   26302.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__3_/si -24708.47
    0:02:38   26302.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__3_/d -24707.52
    0:02:39   26302.8    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_6__38_/si -24703.04
    0:02:39   26303.0    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__5_/si -24700.93
    0:02:39   26303.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__91_/si -24694.96
    0:02:39   26303.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__91_/si -24694.96
    0:02:39   26303.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__127_/d -24672.89
    0:02:39   26303.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_5__11_/si -24665.94
    0:02:39   26303.7    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__17_/si -24648.75
    0:02:39   26303.8    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__22_/si -24644.69
    0:02:39   26303.9    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__25_/si -24639.34
    0:02:39   26304.1    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__25_/d -24632.77
    0:02:39   26304.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__8_/d -24631.14
    0:02:39   26304.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__26_/d -24626.10
    0:02:39   26304.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__9_/d -24623.67
    0:02:39   26304.8    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__15_/si -24604.32
    0:02:39   26305.1    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__15_/d -24581.77
    0:02:39   26305.2    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__59_/d -24578.57
    0:02:40   26305.3    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__3_/si -24574.05
    0:02:40   26305.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__3_/si -24568.78
    0:02:40   26305.6    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__49_/si -24564.69
    0:02:40   26305.9    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__10_/si -24559.79
    0:02:40   26306.0    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__10_/d -24557.38
    0:02:40   26306.2    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__28_/d -24543.82
    0:02:40   26306.3    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__53_/si -24538.40
    0:02:40   26306.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_6__28_/si -24535.08
    0:02:40   26306.6    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_1__54_/si -24530.53
    0:02:40   26306.7    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__1_/si -24525.72
    0:02:41   26306.9    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__15_/si -24520.90
    0:02:41   26307.0    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__15_/d -24505.10
    0:02:41   26307.2    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_3__7_/si -24500.38
    0:02:41   26307.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__127_/si -24497.98
    0:02:41   26307.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_5__127_/si -24497.98
    0:02:41   26307.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__20_/d -24493.52
    0:02:41   26307.6    380.38 5698578.5    5939.7 alu_core0_dout_reg_77_/d  -24493.28
    0:02:42   26307.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__81_/d -24490.95
    0:02:42   26307.9    380.38 5698578.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_57_/d -24484.24
    0:02:42   26308.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__22_/d -24477.33
    0:02:42   26308.1    380.38 5698578.5    5939.7 init_mask_alu0_seed3_reg_90_/si -24474.11
    0:02:42   26308.3    380.38 5698578.5    5939.7 init_mask_alu0_seed3_reg_92_/si -24466.10
    0:02:42   26308.3    380.38 5698578.5    5939.7 init_mask_alu0_seed3_reg_92_/si -24466.10
    0:02:42   26308.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_4__19_/si -24464.58
    0:02:42   26308.7    380.38 5698578.5    5939.7 alu_core0_dout_reg_58_/d  -24463.60
    0:02:43   26308.8    380.38 5698578.5    5939.7 init_mask_in0_seed3_reg_19_/si -24461.62
    0:02:43   26309.0    380.38 5698578.5    5939.7 init_mask_in0_seed2_reg_30_/si -24445.34
    0:02:43   26309.1    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_9_/si -24434.30
    0:02:43   26309.1    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_9_/si -24434.30
    0:02:43   26309.2    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_140_/si -24433.19
    0:02:44   26309.4    380.38 5698578.5    5939.7 init_mask_in0_seed3_reg_11_/si -24427.14
    0:02:44   26309.5    380.38 5698578.5    5939.7 gen_ecc_in0_ecc_reg_3_/si -24420.28
    0:02:45   26309.7    380.38 5698578.5    5939.7 init_mask_alu0_seed7_reg_199_/si -24416.15
    0:02:45   26309.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__71_/d -24414.32
    0:02:45   26309.9    380.38 5698578.5    5939.7 alu_core0_dout_reg_62_/d  -24414.19
    0:02:45   26310.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__8_/si -24409.13
    0:02:45   26310.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__8_/d -24403.84
    0:02:46   26310.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__9_/d -24395.00
    0:02:46   26310.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__120_/d -24384.85
    0:02:46   26310.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__15_/d -24379.70
    0:02:47   26310.8    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_18_/si -24368.44
    0:02:47   26310.8    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_18_/si -24368.44
    0:02:47   26310.9    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_13_/si -24363.06
    0:02:47   26310.9    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_13_/si -24363.06
    0:02:47   26311.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__43_/d -24357.45
    0:02:48   26311.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__39_/d -24351.01
    0:02:48   26311.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__37_/d -24342.29
    0:02:48   26311.5    380.38 5698578.5    5939.7 init_mask_alu0_seed4_reg_5_/si -24340.64
    0:02:48   26311.6    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_137_/si -24335.01
    0:02:48   26311.8    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_145_/si -24333.39
    0:02:49   26311.9    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_187_/si -24331.85
    0:02:49   26312.0    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_184_/si -24330.98
    0:02:49   26312.2    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_147_/si -24328.87
    0:02:49   26312.3    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_150_/si -24326.69
    0:02:49   26312.5    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_143_/si -24323.86
    0:02:49   26312.6    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_157_/si -24322.34
    0:02:50   26312.7    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_158_/si -24319.45
    0:02:50   26312.9    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_149_/si -24317.34
    0:02:50   26313.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__18_/si -24309.48
    0:02:50   26313.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__18_/si -24309.48
    0:02:50   26313.2    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_25_/si -24308.29
    0:02:50   26313.3    380.38 5698578.5    5939.7 init_mask_alu0_seed2_reg_24_/si -24308.11
    0:02:50   26313.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__112_/si -24299.78
    0:02:50   26313.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__112_/si -24299.78
    0:02:51   26313.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__80_/si -24296.80
    0:02:51   26313.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__80_/si -24296.80
    0:02:51   26313.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__63_/si -24293.21
    0:02:51   26313.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__63_/si -24293.21
    0:02:51   26313.9    380.38 5698578.5    5939.7 gen_ecc_alu0_ecc_reg_6_/si -24288.10
    0:02:51   26314.0    380.38 5698578.5    5939.7 init_mask_alu0_seed0_reg_73_/si -24283.74
    0:02:51   26314.0    380.38 5698578.5    5939.7 init_mask_alu0_seed0_reg_73_/si -24283.74
    0:02:51   26314.1    380.38 5698578.5    5939.7 init_mask_in0_seed1_reg_15_/si -24278.92
    0:02:51   26314.3    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__63_/d -24276.54
    0:02:52   26314.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__61_/si -24267.39
    0:02:52   26314.6    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__61_/d -24267.23
    0:02:52   26314.7    380.38 5698578.5    5939.7 init_mask_in0_seed2_reg_33_/si -24263.91
    0:02:52   26314.8    380.38 5698578.5    5939.7 init_mask_in0_seed2_reg_42_/si -24254.13
    0:02:53   26315.0    380.38 5698578.5    5939.7 init_mask_in0_seed2_reg_7_/si -24252.75
    0:02:53   26315.1    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__17_/si -24241.15
    0:02:53   26315.3    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__60_/d -24237.33
    0:02:54   26315.4    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__55_/d -24237.06
    0:02:54   26315.5    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__39_/si -24229.15
    0:02:54   26315.7    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__53_/si -24220.09
    0:02:54   26315.8    380.38 5698578.5    5939.7 init_mask_in0_mask_reg_2__53_/d -24212.46
    0:02:55   26316.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_0__98_/d -24201.25
    0:02:55   26316.1    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_41_/si -24190.17
    0:02:55   26316.2    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_37_/si -24177.34
    0:02:55   26316.2    380.38 5698578.5    5939.7 init_mask_alu0_seed1_reg_37_/si -24177.34
    0:02:56   26316.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__39_/d -24167.96
    0:02:56   26316.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__33_/d -24158.62
    0:02:56   26316.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__35_/d -24149.43
    0:02:56   26316.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__45_/si -24142.46
    0:02:56   26316.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__55_/si -24135.51
    0:02:56   26316.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__55_/si -24135.51
    0:02:57   26317.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__54_/d -24134.15
    0:02:57   26317.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__32_/d -24125.04
    0:02:57   26317.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_1__34_/d -24114.86
    0:02:57   26317.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__34_/si -24113.48
    0:02:57   26317.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__34_/si -24113.48
    0:02:57   26317.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__34_/d -24103.22
    0:02:57   26317.8    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__101_/d -24079.11
    0:02:57   26318.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__97_/si -24047.68
    0:02:57   26318.2    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__99_/d -24037.53
    0:02:57   26318.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__109_/si -24030.12
    0:02:58   26318.5    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__103_/si -24014.60
    0:02:58   26318.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__93_/d -24010.58
    0:02:58   26318.7    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_101_/si -24008.37
    0:02:58   26318.9    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__100_/si -24005.65
    0:02:58   26319.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__100_/d -23994.26
    0:02:59   26319.2    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_112_/si -23993.42
    0:02:59   26319.2    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_112_/si -23993.42
    0:02:59   26319.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__50_/d -23992.96
    0:02:59   26319.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__49_/d -23992.38
    0:02:59   26319.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__45_/d -23987.04
    0:02:59   26319.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__55_/si -23981.82
    0:02:59   26319.7    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_6__55_/si -23981.82
    0:02:59   26319.9    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_96_/si -23968.76
    0:02:59   26319.9    380.38 5698578.5    5939.7 init_mask_alu0_seed6_reg_96_/si -23968.76
    0:02:59   26320.0    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__38_/d -23962.94
    0:02:59   26320.1    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__40_/d -23953.76
    0:02:59   26320.3    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__36_/d -23946.34
    0:02:59   26320.4    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__33_/d -23939.35
    0:02:59   26320.6    380.38 5698578.5    5939.7 init_mask_alu0_mask_reg_4__26_/d -23928.75
    0:02:59   26320.7    380.38 5698572.5    5939.7 init_mask_in0_seed2_reg_17_/si -23927.59
    0:02:59   26320.8    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__2_/d -23919.61
    0:02:59   26321.0    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__8_/d -23903.48
    0:02:59   26321.1    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__24_/si -23896.42
    0:02:59   26321.3    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__24_/d -23890.42
    0:02:59   26321.4    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__19_/si -23862.37
    0:02:59   26321.5    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__7_/d -23853.37
    0:02:59   26321.8    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__1_/si -23825.58
    0:02:59   26322.0    380.38 5698572.5    5939.7 init_mask_alu0_seed2_reg_123_/si -23816.61
    0:02:59   26322.0    380.38 5698572.5    5939.7 init_mask_alu0_seed2_reg_123_/si -23816.61
    0:02:59   26322.1    380.38 5698572.5    5939.7 init_mask_alu0_seed2_reg_115_/si -23805.18
    0:02:59   26322.2    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_84_/si -23792.18
    0:02:59   26322.2    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_84_/si -23792.18
    0:02:59   26322.4    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_80_/si -23781.37
    0:02:59   26322.4    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_80_/si -23781.37
    0:02:59   26322.5    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_7__3_/d -23781.16
    0:02:59   26322.7    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_77_/si -23778.90
    0:02:59   26322.7    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_77_/si -23778.90
    0:02:59   26322.8    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_19_/si -23769.06
    0:02:59   26322.8    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_19_/si -23769.06
    0:03:00   26322.9    380.38 5698572.5    5939.7 init_mask_alu0_seed7_reg_17_/si -23760.99
    0:03:00   26323.1    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_2__75_/d -23751.38
    0:03:00   26323.2    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_2__77_/si -23729.56
    0:03:00   26323.2    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_2__77_/si -23729.56
    0:03:00   26323.4    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_1__100_/d -23726.96
    0:03:00   26323.5    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_1__102_/d -23720.56
    0:03:00   26323.6    380.38 5698572.5    5939.7 init_mask_alu0_seed2_reg_71_/si -23711.17
    0:03:00   26323.6    380.38 5698572.5    5939.7 init_mask_alu0_seed2_reg_71_/si -23711.17
    0:03:00   26323.8    380.38 5698572.5    5939.7 init_mask_in0_seed4_reg_81_/si -23707.00
    0:03:00   26323.9    380.38 5698572.5    5939.7 init_mask_in0_seed4_reg_91_/si -23703.82
    0:03:00   26324.1    380.38 5698572.5    5939.7 init_mask_in0_seed4_reg_86_/si -23701.37
    0:03:00   26324.2    380.38 5698572.5    5939.7 init_mask_in0_seed4_reg_10_/si -23695.31
    0:03:01   26324.3    380.38 5698572.5    5939.7 init_mask_in0_seed5_reg_3_/si -23682.09
    0:03:01   26324.5    380.38 5698572.5    5939.7 init_mask_in0_seed4_reg_95_/si -23679.77
    0:03:01   26324.6    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_4__15_/si -23670.45
    0:03:01   26324.8    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_4__1_/si -23665.61
    0:03:01   26325.0    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__24_/si -23624.85
    0:03:01   26325.3    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__24_/d -23600.27
    0:03:01   26325.4    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__28_/d -23590.89
    0:03:01   26325.6    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__29_/si -23590.36
    0:03:02   26325.7    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__29_/d -23582.50
    0:03:02   26325.9    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__30_/d -23573.64
    0:03:02   26326.0    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_4__10_/d -23564.39
    0:03:02   26326.1    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__26_/si -23551.04
    0:03:02   26326.3    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__27_/si -23538.35
    0:03:02   26326.4    380.38 5698572.5    5939.7 init_mask_alu0_mask_reg_0__31_/d -23530.06
    0:03:02   26326.6    380.38 5698572.5    5939.7 check_ecc_in1_secded_in0_flag_ded_reg/si -23518.16
    0:03:02   26326.7    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_2__29_/si -23516.81
    0:03:02   26326.8    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_6__15_/si -23510.24
    0:03:02   26326.8    380.38 5698572.5    5939.7 init_mask_in0_mask_reg_6__15_/si -23510.24
    0:03:02   26327.0    380.38 5698572.5    5939.7 alu_core0_dout_reg_100_/si -23509.04
    0:03:02   26326.6    380.38 5698572.5    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_34_/d -23507.43
    0:03:03   26326.7    380.38 5698572.5    5939.7 alu_core0_dout_reg_35_/d  -23506.98
    0:03:03   26326.9    380.38 5698572.5    5939.7 alu_core0_dout_reg_16_/d  -23504.81
    0:03:03   26326.8    380.38 5698575.0    5939.7 alu_core0_dout_reg_55_/d  -23503.38
    0:03:03   26326.9    380.38 5698575.0    5939.7 alu_core0_dout_reg_8_/d   -23500.56
    0:03:03   26327.0    380.38 5698575.0    5939.7 check_ecc_in1_secded_in0_data_rxc_reg_45_/d -23498.63
    0:03:03   26327.2    380.38 5698575.0    5939.7 check_ecc_in0_secded_in0_data_encoded_reg_59_/si -23490.05
    0:03:03   26327.2    380.38 5698575.0    5939.7 check_ecc_in0_secded_in0_data_encoded_reg_59_/si -23490.05
    0:03:03   26327.3    380.38 5698575.0    5939.7 init_mask_in0_seed6_reg_109_/si -23480.42
    0:03:03   26327.5    380.38 5698575.0    5939.7 alu_core0_dout_reg_80_/d  -23479.64
    0:03:03   26327.6    380.38 5698575.0    5939.7 alu_core0_dout_reg_55_/d  -23478.04
    0:03:03   26327.6    380.38 5698569.5    5939.7 alu_core0_dout_reg_33_/d  -23475.23
    0:03:03   26327.7    380.38 5698569.5    5939.7 alu_core0_dout_reg_23_/d  -23466.56
    0:03:03   26327.9    380.38 5698569.5    5939.7 init_mask_in0_seed5_reg_95_/si -23466.25
    0:03:03   26328.0    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_82_/si -23458.14
    0:03:03   26328.0    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_82_/si -23458.14
    0:03:03   26328.2    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_84_/si -23453.10
    0:03:03   26328.2    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_84_/si -23453.10
    0:03:03   26328.3    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_85_/si -23441.31
    0:03:03   26328.3    380.38 5698569.5    5939.7 init_mask_alu0_seed0_reg_85_/si -23441.31
    0:03:03   26328.6    380.38 5698569.5    5939.7 alu_core0_dout_reg_90_/d  -23439.90
    0:03:03   26328.7    380.38 5698569.5    5939.7 alu_core0_dout_reg_33_/d  -23434.12
    0:03:03   26328.7    380.38 5698566.0    5939.7 alu_core0_dout_reg_39_/d  -23432.84
    0:03:03   26328.9    380.38 5698566.0    5939.7 alu_core0_dout_reg_18_/d  -23428.79
    0:03:04   26329.0    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_83_/si -23425.51
    0:03:04   26329.0    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_83_/si -23425.51
    0:03:04   26329.1    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_94_/si -23410.92
    0:03:04   26329.1    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_94_/si -23410.92
    0:03:04   26329.4    380.38 5698566.0    5939.7 init_mask_in0_seed6_reg_100_/si -23391.25
    0:03:04   26329.4    380.38 5698566.0    5939.7 init_mask_in0_seed6_reg_100_/si -23391.25
    0:03:04   26329.6    380.38 5698566.0    5939.7 init_mask_in0_seed5_reg_106_/si -23389.97
    0:03:04   26329.7    380.38 5698566.0    5939.7 alu_core0_dout_reg_65_/d  -23389.53
    0:03:04   26329.8    380.38 5698566.0    5939.7 alu_core0_dout_reg_29_/d  -23383.93
    0:03:04   26330.0    380.38 5698566.0    5939.7 init_mask_in0_seed5_reg_100_/si -23376.62
    0:03:04   26330.1    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_135_/si -23353.27
    0:03:04   26330.3    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__116_/d -23340.88
    0:03:04   26330.4    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__113_/d -23330.53
    0:03:04   26330.5    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__121_/d -23318.40
    0:03:04   26330.7    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_136_/si -23314.33
    0:03:05   26330.8    380.38 5698566.0    5939.7 alu_core0_dout_reg_39_/d  -23311.20
    0:03:05   26331.0    380.38 5698566.0    5939.7 init_mask_in0_seed6_reg_98_/si -23307.60
    0:03:05   26331.1    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_138_/si -23303.68
    0:03:05   26331.2    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__16_/d -23294.40
    0:03:06   26331.4    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__23_/si -23284.57
    0:03:06   26331.4    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__23_/si -23284.57
    0:03:06   26331.5    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__23_/d -23277.35
    0:03:06   26331.8    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__125_/d -23229.21
    0:03:06   26331.9    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__122_/si -23220.17
    0:03:06   26331.9    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__122_/si -23220.17
    0:03:07   26332.1    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__122_/d -23211.18
    0:03:07   26332.3    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__124_/d -23183.32
    0:03:07   26332.6    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__123_/d -23155.96
    0:03:07   26332.9    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__119_/si -23136.10
    0:03:08   26333.0    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_0__13_/d -23125.13
    0:03:08   26333.2    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_52_/si -23109.67
    0:03:08   26333.2    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_52_/si -23109.67
    0:03:08   26333.3    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_67_/si -23106.99
    0:03:08   26333.3    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_67_/si -23106.99
    0:03:08   26333.6    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_0__59_/si -23081.87
    0:03:08   26333.7    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_0__65_/d -23078.30
    0:03:08   26333.9    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_0_/si -23077.71
    0:03:08   26333.9    380.38 5698566.0    5939.7 init_mask_alu0_seed0_reg_0_/si -23077.71
    0:03:08   26334.0    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__89_/d -23052.26
    0:03:09   26334.2    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__90_/d -23043.82
    0:03:09   26334.2    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__90_/d -23043.82
    0:03:09   26334.3    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__28_/d -23039.86
    0:03:09   26334.4    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__16_/si -23019.27
    0:03:09   26334.6    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__16_/d -23015.36
    0:03:09   26334.7    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__32_/si -23013.51
    0:03:09   26335.0    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__26_/d -22990.98
    0:03:09   26335.1    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__27_/si -22976.60
    0:03:09   26335.4    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__27_/d -22955.55
    0:03:09   26335.6    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__30_/d -22952.81
    0:03:09   26335.7    380.38 5698566.0    5939.7 init_mask_alu0_seed4_reg_22_/si -22952.00
    0:03:09   26335.8    380.38 5698566.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_62_/si -22934.95
    0:03:09   26336.0    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__103_/si -22922.99
    0:03:09   26336.1    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_2__33_/d -22916.96
    0:03:09   26336.3    380.38 5698566.0    5939.7 gen_ecc_alu0_ecc_reg_8_/si -22902.48
    0:03:09   26336.3    380.38 5698566.0    5939.7 gen_ecc_alu0_ecc_reg_8_/si -22902.48
    0:03:09   26336.3    380.38 5698566.0    5939.7 check_ecc_in0_secded_in0_data_rxc_reg_49_/d -22891.96
    0:03:09   26336.5    380.38 5698566.0    5939.7 init_mask_in0_seed2_reg_31_/si -22887.43
    0:03:10   26336.7    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__110_/d -22860.41
    0:03:10   26336.7    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__110_/d -22860.41
    0:03:10   26336.9    380.38 5698566.0    5939.7 init_mask_alu0_seed7_reg_115_/si -22853.21
    0:03:10   26336.9    380.38 5698566.0    5939.7 init_mask_alu0_seed7_reg_115_/si -22853.21
    0:03:10   26337.0    380.38 5698566.0    5939.7 init_mask_alu0_seed7_reg_106_/si -22842.18
    0:03:10   26337.0    380.38 5698566.0    5939.7 init_mask_alu0_seed7_reg_106_/si -22842.18
    0:03:10   26337.2    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_7__84_/d -22841.79
    0:03:10   26337.3    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_7__92_/d -22832.05
    0:03:11   26337.4    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_124_/si -22823.66
    0:03:11   26337.4    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_124_/si -22823.66
    0:03:11   26337.6    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_119_/si -22813.48
    0:03:11   26337.6    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_119_/si -22813.48
    0:03:11   26337.7    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_114_/si -22805.08
    0:03:11   26337.7    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_114_/si -22805.08
    0:03:11   26337.9    380.38 5698566.0    5939.7 init_mask_in0_seed6_reg_26_/si -22801.68
    0:03:11   26338.0    380.38 5698566.0    5939.7 init_mask_alu0_mask_reg_3__11_/d -22795.37
    0:03:11   26338.1    380.38 5698566.0    5939.7 init_mask_alu0_seed3_reg_27_/si -22776.40
    0:03:11   26338.1    380.38 5698566.0    5939.7 alu_core0_dout_reg_59_/si -22764.76
    0:03:11   26338.1    380.38 5698566.0    5939.7 alu_core0_dout_reg_59_/si -22763.32
    0:03:11   26338.4    380.38 5698566.0    5939.7 alu_core0_dout_reg_71_/d  -22761.98
    0:03:12   26338.5    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_98_/d -22761.82
    0:03:12   26338.6    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_116_/si -22760.07
    0:03:12   26338.9    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_22_/d -22753.54
    0:03:12   26339.1    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_112_/d -22752.95
    0:03:12   26339.2    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/si -22749.60
    0:03:12   26339.4    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_4_/d -22749.00
    0:03:12   26339.5    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_10_/d -22743.66
    0:03:12   26339.6    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_95_/d -22741.00
    0:03:12   26339.8    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d -22736.56
    0:03:13   26339.9    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_55_/si -22734.42
    0:03:13   26340.1    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_102_/d -22733.21
    0:03:13   26340.2    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_91_/d -22731.55
    0:03:13   26340.3    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_31_/d -22729.39
    0:03:13   26340.5    380.38 5698565.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_50_/d -22729.14
    0:03:13   26340.6    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_70_/d -22724.43
    0:03:13   26340.8    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_63_/d -22723.23
    0:03:13   26340.9    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_107_/d -22721.46
    0:03:13   26341.0    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_127_/d -22717.95
    0:03:13   26341.2    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_26_/d -22714.60
    0:03:13   26341.3    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_71_/d -22713.04
    0:03:13   26341.5    380.38 5698565.0    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_92_/si -22712.68
    0:03:13   26341.6    380.38 5698564.5    5939.7 check_ecc_alu0/secded_alu0_data_tmp_reg_77_/d -22708.32
    0:03:13   26342.0    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_122_/d -22699.40
    0:03:13   26342.2    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_108_/si -22694.71
    0:03:13   26342.3    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_56_/d -22694.16
    0:03:14   26342.4    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_39_/d -22691.38
    0:03:14   26342.6    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_59_/si -22687.46
    0:03:14   26342.8    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_124_/si -22667.83
    0:03:14   26342.8    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_124_/si -22667.83
    0:03:14   26343.0    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_121_/si -22661.78
    0:03:14   26343.1    380.38 5698625.0    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_17_/si -22661.49
    0:03:14   26343.3    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_17_/d -22660.31
    0:03:14   26343.5    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_75_/d -22656.08
    0:03:14   26343.6    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_93_/d -22654.36
    0:03:14   26343.8    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_126_/d -22653.71
    0:03:15   26343.9    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/si -22640.15
    0:03:15   26343.9    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/si -22640.15
    0:03:15   26344.1    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_80_/si -22640.14
    0:03:15   26344.2    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_80_/d -22636.49
    0:03:15   26344.3    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_66_/si -22634.61
    0:03:15   26344.3    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_66_/si -22634.61
    0:03:15   26344.5    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_6_/d -22633.10
    0:03:16   26344.6    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_120_/d -22631.85
    0:03:16   26344.7    380.38 5698624.5    5939.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/si -22630.61
    0:03:16   26344.7    380.38 5698624.5    5939.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/si -22630.61
    0:03:16   26344.9    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_4_/si -22621.40
    0:03:16   26344.9    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_4_/si -22621.40
    0:03:16   26345.0    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_63_/si -22611.76
    0:03:16   26345.2    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_133_/si -22607.12
    0:03:16   26345.2    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_133_/si -22607.12
    0:03:16   26345.3    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_21_/si -22600.98
    0:03:16   26345.4    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_9_/si -22595.88
    0:03:16   26345.4    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_encoded_reg_9_/si -22595.88
    0:03:16   26345.6    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_24_/d -22593.37
    0:03:17   26345.7    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_81_/si -22592.95
    0:03:17   26345.7    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_81_/si -22592.95
    0:03:17   26345.9    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_18_/d -22592.91
    0:03:17   26346.0    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_31_/si -22592.83
    0:03:17   26346.0    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_rxc_reg_31_/si -22592.83
    0:03:17   26346.1    380.38 5698624.5    5939.9 check_ecc_alu0/secded_alu0_data_tmp_reg_57_/d -22588.29
    0:03:17   26346.3    380.38 5698624.5    5939.9 fifo2/data_rd_reg_129_/si -22578.50
    0:03:17   26346.3    380.38 5698624.5    5939.9 fifo2/data_rd_reg_129_/si -22578.50
    0:03:17   26346.3    380.38 5698624.5    5939.9 fifo2/data_rd_reg_129_/si -22578.50
    0:03:17   26346.4    380.38 5698624.5    5939.9 fifo2/data_mem_reg_12__38_/si -22562.39
    0:03:17   26346.6    380.38 5698624.5    5939.9 fifo2/data_rd_reg_108_/d  -22560.88
    0:03:17   26346.7    380.38 5698624.5    5939.9 fifo2/data_rd_reg_67_/d   -22558.91
    0:03:18   26346.8    380.38 5698624.5    5939.9 fifo2/data_rd_reg_104_/d  -22556.49
    0:03:18   26346.8    380.38 5698624.0    5939.9 fifo2/data_rd_reg_108_/d  -22555.58
    0:03:18   26347.0    380.38 5698624.0    5939.9 fifo2/data_rd_reg_67_/d   -22536.96
    0:03:18   26347.1    380.38 5698624.0    5939.9 fifo2/data_mem_reg_29__45_/si -22536.43
    0:03:18   26347.2    380.38 5698624.0    5939.9 fifo2/data_mem_reg_11__30_/si -22534.99
    0:03:18   26347.5    380.38 5698624.0    5939.9 fifo2/data_rd_reg_8_/si   -22509.02
    0:03:18   26347.5    380.38 5698624.0    5939.9 fifo2/data_rd_reg_8_/si   -22509.02
    0:03:18   26347.7    380.38 5698624.0    5939.9 fifo2/data_mem_reg_18__81_/si -22506.31
    0:03:18   26347.8    380.38 5698624.0    5939.9 fifo2/data_rd_reg_78_/d   -22502.73
    0:03:18   26347.9    380.38 5698624.0    5939.9 fifo2/data_rd_reg_105_/d  -22491.82
    0:03:19   26348.2    380.38 5698630.5    5939.9 fifo2/data_rd_reg_126_/d  -22490.22
    0:03:19   26348.4    380.38 5698630.5    5939.9 fifo2/data_rd_reg_83_/si  -22471.99
    0:03:19   26348.5    380.38 5698630.5    5939.9 fifo2/data_rd_reg_78_/si  -22457.16
    0:03:19   26348.8    380.38 5698630.5    5939.9 fifo2/data_rd_reg_78_/d   -22432.70
    0:03:19   26348.9    380.38 5698630.5    5939.9 fifo2/data_rd_reg_126_/d  -22432.12
    0:03:19   26349.1    380.38 5698630.5    5939.9 fifo2/data_rd_reg_83_/d   -22430.82
    0:03:19   26349.2    380.38 5698632.5    5939.9 fifo2/data_rd_reg_111_/d  -22428.80
    0:03:19   26349.4    380.38 5698634.5    5939.9 fifo2/data_rd_reg_87_/d   -22426.54
    0:03:19   26349.4    380.38 5698634.5    5939.9 fifo2/data_rd_reg_80_/d   -22421.22
    0:03:19   26349.5    380.38 5698634.5    5939.9 fifo2/data_rd_reg_134_/si -22420.25
    0:03:19   26349.6    380.38 5698634.5    5939.9 fifo2/data_rd_reg_128_/si -22402.77
    0:03:19   26349.6    380.38 5698634.5    5939.9 fifo2/data_rd_reg_128_/si -22402.77
    0:03:19   26349.6    380.38 5698634.5    5939.9 fifo2/data_rd_reg_128_/si -22402.77
    0:03:19   26349.8    380.38 5698634.5    5939.9 fifo2/data_rd_reg_83_/d   -22400.64
    0:03:19   26349.8    380.38 5698634.5    5939.9 fifo2/data_rd_reg_111_/d  -22400.23
    0:03:20   26349.9    380.38 5698634.5    5939.9 fifo2/data_mem_reg_17__87_/si -22387.92
    0:03:20   26350.1    380.38 5698634.5    5939.9 fifo2/data_rd_reg_124_/si -22386.62
    0:03:20   26350.3    380.38 5698633.5    5939.9 fifo2/data_rd_reg_58_/d   -22384.20
    0:03:20   26350.5    380.38 5698633.5    5939.9 fifo2/data_rd_reg_53_/d   -22383.06
    0:03:20   26350.6    380.38 5698633.5    5939.9 fifo2/data_rd_reg_101_/si -22378.93
    0:03:20   26350.8    380.38 5698633.5    5939.9 fifo2/data_rd_reg_101_/d  -22373.04
    0:03:20   26350.9    380.38 5698633.5    5939.9 fifo2/data_rd_reg_100_/si -22370.20
    0:03:20   26351.0    380.38 5698633.5    5939.9 fifo2/data_rd_reg_83_/d   -22350.91
    0:03:20   26351.2    380.38 5698633.5    5939.9 fifo2/data_rd_reg_120_/si -22333.26
    0:03:20   26351.5    380.38 5698633.5    5939.9 fifo2/data_rd_reg_59_/si  -22310.76
    0:03:20   26351.6    380.38 5698633.5    5939.9 fifo2/data_rd_reg_59_/d   -22307.28
    0:03:20   26351.7    380.38 5698633.5    5939.9 fifo2/data_rd_reg_93_/si  -22303.51
    0:03:20   26351.9    380.38 5698633.5    5939.9 fifo2/data_rd_reg_93_/d   -22303.50
    0:03:20   26352.2    380.38 5698633.5    5939.9 fifo2/data_rd_reg_86_/d   -22270.28
    0:03:20   26352.1    380.38 5698632.0    5939.9 fifo2/data_rd_reg_96_/d   -22269.70
    0:03:20   26352.2    380.38 5698632.0    5939.9 fifo2/data_rd_reg_109_/d  -22269.08
    0:03:20   26352.2    380.38 5698632.0    5939.9 fifo2/data_rd_reg_83_/d   -22268.42
    0:03:20   26352.4    380.38 5698632.0    5939.9 fifo2/data_rd_reg_59_/d   -22261.87
    0:03:20   26352.5    380.38 5698632.0    5939.9 fifo2/data_rd_reg_93_/d   -22248.21
    0:03:20   26352.7    380.38 5698632.0    5939.9 fifo2/data_rd_reg_52_/d   -22235.08
    0:03:20   26352.8    380.38 5698632.0    5939.9 fifo2/data_rd_reg_36_/si  -22223.15
    0:03:20   26352.7    380.38 5698632.0    5939.9 fifo2/data_rd_reg_98_/d   -22215.86
    0:03:21   26352.8    380.38 5698632.0    5939.9 fifo2/data_rd_reg_83_/d   -22215.58
    0:03:21   26353.0    380.38 5698632.0    5939.9 fifo2/data_rd_reg_59_/d   -22214.87
    0:03:21   26352.8    380.38 5698636.0    5939.9 fifo2/data_rd_reg_93_/d   -22214.52
    0:03:22   26353.1    380.38 5698636.0    5939.9 fifo2/data_rd_reg_52_/d   -22188.56
    0:03:22   26353.3    380.38 5698636.0    5939.9 fifo2/data_rd_reg_50_/si  -22170.46
    0:03:22   26353.5    380.38 5698636.0    5939.9 fifo2/data_rd_reg_50_/d   -22138.37
    0:03:22   26353.7    380.38 5698636.0    5939.9 fifo2/data_rd_reg_107_/si -22120.40
    0:03:22   26353.7    380.38 5698633.5    5939.9 fifo2/data_rd_reg_107_/d  -22116.65
    0:03:23   26353.9    380.38 5698633.5    5939.9 fifo2/data_rd_reg_110_/si -22096.56
    0:03:23   26354.1    380.38 5698633.5    5939.9 fifo2/data_rd_reg_110_/d  -22094.94
    0:03:24   26354.2    380.38 5698633.5    5939.9 fifo2/data_rd_reg_83_/d   -22093.71
    0:03:24   26354.5    380.38 5698633.5    5939.9 fifo2/data_rd_reg_52_/d   -22073.97
    0:03:24   26354.5    380.38 5698630.5    5939.9 fifo2/data_rd_reg_50_/d   -22073.39
    0:03:24   26354.6    380.38 5698630.5    5939.9 fifo2/data_rd_reg_110_/d  -22072.79
    0:03:25   26354.7    380.38 5698630.5    5939.9 fifo2/data_rd_reg_89_/d   -22072.35
    0:03:25   26354.9    380.38 5698630.5    5939.9 fifo2/data_rd_reg_44_/si  -22071.02
    0:03:25   26355.0    380.38 5698630.5    5939.9 fifo2/data_rd_reg_60_/d   -22066.66
    0:03:26   26355.2    380.38 5698629.0    5939.9 fifo2/data_rd_reg_48_/d   -22065.80
    0:03:26   26355.5    380.38 5698629.0    5939.9 fifo2/data_rd_reg_21_/d   -22043.77
    0:03:26   26355.6    380.38 5698629.0    5939.9 fifo2/data_rd_reg_52_/d   -22025.52
    0:03:27   26355.9    380.38 5698629.0    5939.9 fifo2/data_rd_reg_110_/d  -22024.60
    0:03:27   26355.9    380.38 5698629.0    5939.9 fifo2/data_rd_reg_89_/d   -22023.19
    0:03:27   26356.2    380.38 5698629.0    5939.9 fifo2/data_rd_reg_48_/d   -21995.07
    0:03:27   26356.3    380.38 5698629.0    5939.9 fifo2/data_rd_reg_61_/d   -21994.59
    0:03:28   26356.5    380.38 5698629.0    5939.9 fifo2/data_mem_reg_18__87_/si -21990.07
    0:03:28   26356.8    380.38 5698629.0    5939.9 fifo2/data_mem_reg_7__89_/si -21970.96
    0:03:28   26356.9    380.38 5698629.0    5939.9 fifo2/data_mem_reg_14__86_/si -21966.38
    0:03:28   26357.0    380.38 5698629.0    5939.9 fifo2/data_mem_reg_4__73_/si -21965.60
    0:03:29   26357.2    380.38 5698629.0    5939.9 fifo2/data_rd_reg_52_/d   -21964.80
    0:03:29   26357.3    380.38 5698629.0    5939.9 fifo2/data_rd_reg_110_/d  -21963.07
    0:03:29   26357.5    380.38 5698629.0    5939.9 fifo2/data_rd_reg_89_/d   -21962.86
    0:03:29   26357.6    380.38 5698629.0    5939.9 fifo2/data_rd_reg_61_/d   -21958.39
    0:03:29   26357.7    380.38 5698629.0    5939.9 fifo2/data_mem_reg_9__86_/si -21942.76
    0:03:29   26357.9    380.38 5698629.0    5939.9 fifo2/data_mem_reg_22__67_/si -21941.65
    0:03:29   26358.0    380.38 5698629.0    5939.9 fifo2/data_mem_reg_18__64_/si -21937.46
    0:03:29   26358.2    380.38 5698629.0    5939.9 fifo2/data_mem_reg_18__62_/si -21934.02
    0:03:29   26358.4    380.38 5698629.0    5939.9 fifo2/data_mem_reg_30__80_/si -21914.22
    0:03:30   26358.7    380.38 5698629.0    5939.9 fifo2/data_rd_reg_48_/d   -21890.02
    0:03:30   26358.4    380.38 5698629.0    5939.9 fifo2/data_rd_reg_61_/d   -21889.57
    0:03:30   26358.5    380.38 5698629.0    5939.9 fifo2/data_mem_reg_22__85_/si -21875.54
    0:03:30   26358.7    380.38 5698629.0    5939.9 fifo2/data_mem_reg_15__80_/si -21863.41
    0:03:30   26358.8    380.38 5698629.0    5939.9 fifo2/data_mem_reg_13__77_/si -21845.78
    0:03:30   26359.1    380.38 5698629.0    5939.9 fifo2/data_mem_reg_17__78_/si -21827.77
    0:03:30   26359.2    380.38 5698629.0    5939.9 fifo2/data_mem_reg_23__81_/si -21826.74
    0:03:30   26359.4    380.38 5698629.0    5939.9 fifo2/data_mem_reg_30__65_/si -21820.46
    0:03:30   26359.5    380.38 5698629.0    5939.9 fifo2/data_mem_reg_17__80_/si -21804.54
    0:03:30   26359.5    380.38 5698620.0    5939.9 fifo2/data_rd_reg_89_/d   -21804.10
    0:03:30   26359.8    380.38 5698620.0    5939.9 fifo2/data_rd_reg_48_/d   -21780.77
    0:03:30   26360.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_13__79_/si -21759.42
    0:03:30   26360.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__79_/si -21740.34
    0:03:31   26360.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_16__81_/si -21740.14
    0:03:31   26360.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__81_/si -21721.21
    0:03:31   26360.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__111_/si -21720.99
    0:03:31   26360.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_12__105_/si -21715.69
    0:03:31   26361.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_15__106_/si -21715.43
    0:03:31   26361.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_10__122_/si -21709.91
    0:03:32   26361.3    380.38 5698620.0    5939.9 fifo2/data_rd_reg_48_/d   -21709.38
    0:03:32   26361.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__82_/si -21693.84
    0:03:32   26361.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_14__123_/si -21667.78
    0:03:32   26361.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_7__128_/si -21667.34
    0:03:32   26362.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_3__128_/si -21659.78
    0:03:32   26362.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_13__123_/si -21645.38
    0:03:32   26362.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_15__127_/si -21631.14
    0:03:33   26362.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_8__133_/si -21621.03
    0:03:33   26362.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_12__8_/si -21604.31
    0:03:33   26362.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_15__8_/si -21589.71
    0:03:33   26362.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_15__63_/si -21573.54
    0:03:34   26363.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_30__8_/si -21557.79
    0:03:34   26363.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__75_/si -21542.82
    0:03:34   26363.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_27__72_/si -21524.28
    0:03:34   26363.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_27__70_/si -21507.16
    0:03:34   26363.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_5__69_/si -21487.20
    0:03:35   26364.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_23__62_/si -21475.45
    0:03:35   26364.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_8__62_/si -21474.61
    0:03:35   26364.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__74_/si -21455.40
    0:03:35   26364.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_8__73_/si -21455.36
    0:03:35   26364.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__62_/si -21446.89
    0:03:35   26364.4    380.38 5698620.0    5939.9 fifo2/data_rd_reg_72_/d   -21440.87
    0:03:36   26364.6    380.38 5698620.0    5939.9 fifo2/data_rd_reg_66_/d   -21421.63
    0:03:36   26364.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_27__77_/si -21409.47
    0:03:36   26364.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__78_/si -21409.42
    0:03:36   26365.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_27__78_/si -21390.75
    0:03:36   26365.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__76_/si -21385.88
    0:03:36   26365.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__74_/si -21369.02
    0:03:37   26365.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_25__79_/si -21364.28
    0:03:37   26365.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__79_/si -21362.38
    0:03:37   26365.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__91_/si -21362.09
    0:03:37   26366.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__96_/si -21361.45
    0:03:37   26366.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__95_/si -21344.31
    0:03:37   26366.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_0__92_/si -21343.24
    0:03:37   26366.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_23__85_/si -21342.14
    0:03:37   26366.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_14__61_/si -21325.67
    0:03:37   26366.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_16__88_/si -21316.26
    0:03:37   26366.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__72_/si -21297.09
    0:03:37   26367.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_8__93_/si -21280.92
    0:03:38   26367.1    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__84_/si -21271.82
    0:03:38   26367.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_29__62_/si -21265.86
    0:03:38   26367.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_8__74_/si -21265.37
    0:03:38   26367.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_4__66_/si -21264.20
    0:03:38   26367.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__26_/si -21264.12
    0:03:38   26367.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__27_/si -21263.97
    0:03:39   26367.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_25__28_/si -21248.04
    0:03:39   26368.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__31_/si -21228.17
    0:03:39   26368.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__69_/si -21213.50
    0:03:39   26368.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_2__28_/si -21199.45
    0:03:39   26368.8    380.38 5698620.0    5939.9 fifo2/data_mem_reg_19__28_/si -21178.56
    0:03:39   26368.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_1__27_/si -21172.88
    0:03:39   26369.0    380.38 5698620.0    5939.9 fifo2/data_mem_reg_5__65_/si -21154.91
    0:03:40   26369.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__66_/si -21148.65
    0:03:40   26369.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_5__67_/si -21131.55
    0:03:40   26369.5    380.38 5698620.0    5939.9 fifo2/data_mem_reg_5__66_/si -21129.69
    0:03:40   26369.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_21__65_/si -21127.56
    0:03:40   26369.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_1__64_/si -21111.36
    0:03:41   26369.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_24__69_/si -21095.13
    0:03:41   26370.2    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__31_/si -21076.25
    0:03:41   26370.3    380.38 5698620.0    5939.9 fifo2/data_mem_reg_23__63_/si -21065.19
    0:03:41   26370.4    380.38 5698620.0    5939.9 fifo2/data_mem_reg_23__67_/si -21053.95
    0:03:41   26370.6    380.38 5698620.0    5939.9 fifo2/data_mem_reg_17__64_/si -21046.88
    0:03:41   26370.7    380.38 5698620.0    5939.9 fifo2/data_mem_reg_23__7_/si -21045.40
    0:03:42   26370.9    380.38 5698620.0    5939.9 fifo2/data_mem_reg_5__78_/si -21029.39
    0:03:42   26370.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__75_/d -20999.25
    0:03:42   26370.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__76_/si -20993.20
    0:03:42   26370.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__76_/si -20986.26
    0:03:42   26371.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__67_/si -20972.60
    0:03:42   26371.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_23__64_/si -20960.45
    0:03:42   26371.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__66_/si -20953.73
    0:03:42   26371.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__79_/si -20953.64
    0:03:42   26371.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__80_/si -20948.16
    0:03:42   26371.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__79_/si -20922.48
    0:03:42   26372.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__123_/si -20911.98
    0:03:42   26372.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__125_/si -20891.73
    0:03:42   26372.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__122_/si -20890.93
    0:03:43   26372.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__67_/si -20866.96
    0:03:43   26372.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_23__76_/si -20855.15
    0:03:43   26372.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_1__128_/si -20852.26
    0:03:43   26373.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__33_/si -20849.34
    0:03:43   26373.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__35_/si -20848.63
    0:03:43   26373.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__41_/si -20848.16
    0:03:43   26373.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__40_/si -20830.43
    0:03:43   26373.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__40_/si -20826.65
    0:03:43   26373.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__48_/si -20817.69
    0:03:43   26374.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__8_/si -20813.33
    0:03:43   26374.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__63_/si -20797.81
    0:03:43   26374.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_23__69_/si -20785.42
    0:03:43   26374.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__128_/si -20766.79
    0:03:43   26374.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__38_/si -20751.87
    0:03:43   26374.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__3_/si -20738.92
    0:03:43   26375.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__3_/si -20721.46
    0:03:43   26375.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_23__3_/si -20709.44
    0:03:43   26375.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__8_/si -20694.44
    0:03:43   26375.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__91_/si -20694.39
    0:03:43   26375.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__92_/si -20693.28
    0:03:43   26375.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__64_/si -20679.01
    0:03:43   26376.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__69_/si -20658.72
    0:03:43   26376.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__109_/si -20648.08
    0:03:43   26376.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__107_/si -20634.38
    0:03:43   26376.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__111_/si -20614.59
    0:03:43   26376.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__108_/si -20609.87
    0:03:43   26376.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__135_/si -20600.87
    0:03:43   26377.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__136_/si -20598.91
    0:03:43   26377.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__16_/si -20582.34
    0:03:43   26377.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__7_/si -20579.82
    0:03:44   26377.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__136_/si -20579.04
    0:03:44   26377.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__72_/si -20576.17
    0:03:44   26377.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_14__73_/si -20569.43
    0:03:44   26377.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_13__69_/si -20568.76
    0:03:44   26378.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_18__15_/si -20565.49
    0:03:45   26378.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_6__13_/si -20549.55
    0:03:45   26378.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__118_/si -20538.77
    0:03:45   26378.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_14__118_/si -20522.00
    0:03:45   26378.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__119_/si -20516.44
    0:03:45   26378.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__120_/si -20501.70
    0:03:45   26378.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__118_/si -20495.31
    0:03:45   26379.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__120_/si -20472.90
    0:03:45   26379.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_6__119_/si -20468.46
    0:03:45   26379.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__136_/si -20452.12
    0:03:45   26379.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__131_/si -20449.32
    0:03:45   26379.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__129_/si -20448.63
    0:03:46   26379.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__16_/si -20448.00
    0:03:46   26380.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__16_/si -20427.58
    0:03:46   26380.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_19__7_/si -20425.12
    0:03:46   26380.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__87_/si -20400.56
    0:03:47   26380.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__120_/si -20394.34
    0:03:47   26380.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__88_/si -20377.23
    0:03:48   26380.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_24__85_/si -20361.18
    0:03:48   26381.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__90_/si -20355.09
    0:03:48   26381.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__84_/si -20351.86
    0:03:48   26381.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_6__121_/si -20351.05
    0:03:49   26381.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__115_/si -20331.46
    0:03:49   26381.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__82_/si -20327.04
    0:03:49   26381.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__120_/si -20322.61
    0:03:49   26382.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__1_/si -20307.78
    0:03:50   26382.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_17__85_/si -20288.60
    0:03:50   26382.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__7_/si -20287.86
    0:03:50   26382.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__133_/si -20276.64
    0:03:51   26382.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__136_/si -20268.99
    0:03:51   26382.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_18__134_/si -20254.74
    0:03:51   26382.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_30__119_/si -20244.60
    0:03:52   26383.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__119_/si -20225.53
    0:03:52   26383.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__5_/si -20221.95
    0:03:52   26383.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_18__2_/si -20217.46
    0:03:52   26383.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__3_/si -20215.97
    0:03:52   26383.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_13__121_/si -20207.32
    0:03:53   26383.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__115_/si -20206.71
    0:03:53   26384.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__118_/si -20206.23
    0:03:53   26384.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_28__7_/si -20192.71
    0:03:53   26384.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__13_/si -20174.16
    0:03:53   26384.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_28__21_/si -20159.04
    0:03:53   26384.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__18_/si -20158.01
    0:03:54   26384.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__25_/si -20146.05
    0:03:54   26384.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__85_/si -20144.18
    0:03:54   26385.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_29__4_/si -20124.66
    0:03:54   26385.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__23_/si -20106.33
    0:03:55   26385.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_26__17_/si -20086.14
    0:03:55   26385.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__87_/si -20081.74
    0:03:55   26386.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_18__78_/si -20075.91
    0:03:55   26386.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__83_/si -20064.39
    0:03:55   26386.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_18__80_/si -20062.12
    0:03:55   26386.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__77_/si -20059.78
    0:03:55   26386.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__78_/si -20040.99
    0:03:56   26386.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_13__118_/si -20032.17
    0:03:56   26386.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__77_/si -20031.78
    0:03:56   26387.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__80_/si -20031.17
    0:03:56   26387.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_30__87_/si -20027.58
    0:03:56   26387.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__87_/si -20019.27
    0:03:56   26387.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_13__83_/si -20016.67
    0:03:56   26387.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__85_/si -20006.04
    0:03:56   26387.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_29__85_/si -20004.84
    0:03:56   26387.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__4_/si -19998.98
    0:03:56   26388.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__4_/si -19986.04
    0:03:56   26388.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__127_/si -19967.01
    0:03:56   26388.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__132_/si -19963.91
    0:03:56   26388.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__132_/si -19950.86
    0:03:56   26388.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_20__125_/si -19946.89
    0:03:56   26388.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__124_/si -19945.41
    0:03:56   26388.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__29_/si -19945.26
    0:03:56   26389.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__32_/si -19926.33
    0:03:56   26389.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__32_/si -19923.56
    0:03:56   26389.4    380.38 5698620.0    5940.2 fifo2/data_rd_reg_127_/si -19923.21
    0:03:56   26389.5    380.38 5698620.0    5940.2 fifo2/data_rd_reg_127_/d  -19923.04
    0:03:57   26389.7    380.38 5698620.0    5940.2 fifo2/data_rd_reg_136_/d  -19922.87
    0:03:57   26389.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_20__23_/si -19922.16
    0:03:57   26390.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__123_/si -19901.93
    0:03:57   26390.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_28__87_/si -19877.12
    0:03:57   26390.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_1__126_/si -19866.83
    0:03:57   26390.7    380.38 5698620.0    5940.2 fifo2/data_rd_reg_127_/d  -19865.78
    0:03:57   26390.8    380.38 5698620.0    5940.2 fifo2/data_rd_reg_136_/d  -19865.57
    0:03:57   26390.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__126_/si -19857.43
    0:03:57   26391.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_19__118_/si -19847.09
    0:03:57   26391.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__119_/si -19838.95
    0:03:57   26391.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_29__115_/si -19838.76
    0:03:57   26391.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__76_/si -19818.10
    0:03:57   26391.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_30__79_/si -19816.76
    0:03:57   26391.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__30_/si -19807.97
    0:03:58   26392.1    380.38 5698620.0    5940.2 fifo2/data_rd_reg_127_/d  -19790.31
    0:03:58   26392.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_6__76_/si -19762.23
    0:03:58   26392.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__124_/si -19753.95
    0:03:58   26392.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__123_/si -19752.78
    0:03:58   26392.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_14__127_/si -19728.33
    0:03:58   26393.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__123_/si -19726.42
    0:03:58   26393.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__3_/si -19721.82
    0:03:59   26393.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__3_/si -19719.90
    0:03:59   26393.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_19__8_/si -19696.02
    0:03:59   26393.7    380.38 5698620.0    5940.2 fifo2/data_rd_reg_127_/d  -19695.52
    0:03:59   26393.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__128_/si -19685.78
    0:03:59   26394.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_19__3_/si -19670.02
    0:03:59   26394.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__109_/si -19662.61
    0:03:59   26394.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_6__109_/si -19658.16
    0:03:59   26394.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__115_/si -19646.00
    0:03:59   26394.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__112_/si -19636.37
    0:03:59   26394.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__113_/si -19627.18
    0:03:59   26394.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_14__113_/si -19627.04
    0:03:59   26395.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_4__97_/si -19610.10
    0:04:00   26395.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_9__116_/si -19595.02
    0:04:00   26395.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__113_/si -19576.79
    0:04:00   26395.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__113_/si -19564.04
    0:04:00   26395.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__97_/si -19547.46
    0:04:00   26395.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__96_/si -19545.28
    0:04:00   26396.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_27__96_/si -19543.89
    0:04:00   26396.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_12__61_/si -19543.13
    0:04:00   26396.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__51_/si -19540.72
    0:04:00   26396.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_2__36_/si -19539.78
    0:04:00   26396.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_28__68_/si -19538.14
    0:04:01   26396.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_3__113_/si -19524.04
    0:04:01   26396.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__68_/si -19516.39
    0:04:01   26396.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__68_/si -19510.41
    0:04:01   26397.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_29__53_/si -19494.81
    0:04:01   26397.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_0__24_/si -19478.80
    0:04:01   26397.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__20_/si -19464.21
    0:04:01   26397.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__20_/si -19461.91
    0:04:01   26397.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__12_/si -19444.42
    0:04:01   26397.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__55_/si -19443.24
    0:04:02   26398.1    380.38 5698620.0    5940.2 fifo2/data_mem_reg_10__55_/si -19414.16
    0:04:02   26398.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_15__12_/si -19413.98
    0:04:02   26398.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__19_/si -19390.90
    0:04:02   26398.8    380.38 5698620.0    5940.2 fifo2/data_mem_reg_29__19_/si -19373.58
    0:04:02   26398.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_1__19_/si -19371.95
    0:04:02   26399.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_21__49_/si -19345.04
    0:04:02   26399.2    380.38 5698620.0    5940.2 fifo2/data_mem_reg_16__49_/si -19337.43
    0:04:02   26399.5    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__56_/si -19319.61
    0:04:02   26399.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_24__56_/si -19319.32
    0:04:02   26399.7    380.38 5698620.0    5940.2 fifo2/data_mem_reg_5__56_/si -19317.46
    0:04:02   26399.9    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__56_/si -19300.94
    0:04:03   26400.0    380.38 5698620.0    5940.2 fifo2/data_mem_reg_20__56_/si -19296.79
    0:04:03   26400.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_25__56_/si -19278.37
    0:04:03   26400.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_22__60_/si -19260.72
    0:04:03   26400.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_7__60_/si -19253.31
    0:04:03   26400.7    380.38 5698620.0    5940.2 fifo2/data_rd_reg_69_/si  -19237.69
    0:04:03   26400.9    380.38 5698620.0    5940.2 fifo2/data_rd_reg_57_/d   -19236.14
    0:04:04   26401.0    380.38 5698620.0    5940.2 fifo2/data_rd_reg_41_/si  -19224.42
    0:04:04   26401.3    380.38 5698620.0    5940.2 fifo2/data_mem_reg_1__18_/si -19203.04
    0:04:04   26401.4    380.38 5698620.0    5940.2 fifo2/data_mem_reg_11__105_/si -19200.82
    0:04:04   26401.6    380.38 5698620.0    5940.2 fifo2/data_mem_reg_8__60_/si -19185.37
    0:04:04   26401.8    380.38 5698619.0    5940.2 fifo2/data_rd_reg_57_/d   -19183.24
    0:04:04   26402.1    380.38 5698619.0    5940.2 fifo2/data_mem_reg_10__10_/si -19162.21
    0:04:04   26402.3    380.38 5698619.0    5940.2 fifo2/data_mem_reg_28__74_/si -19159.24
    0:04:04   26402.4    380.38 5698619.0    5940.2 fifo2/data_mem_reg_0__52_/si -19158.80
    0:04:05   26402.5    380.38 5698619.0    5940.5 fifo2/data_mem_reg_1__52_/d -19156.43
    0:04:05   26402.5    380.38 5698619.0    5940.5 fifo2/data_mem_reg_1__52_/d -19156.43
    0:04:05   26402.7    380.38 5698619.0    5940.5 fifo2/data_mem_reg_10__125_/si -19142.44
    0:04:05   26402.8    380.38 5698619.0    5940.5 fifo2/data_mem_reg_1__50_/si -19140.37
    0:04:05   26403.0    380.38 5698619.0    5940.5 fifo2/data_mem_reg_0__53_/si -19124.92
    0:04:05   26402.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__53_/d -19123.02
    0:04:05   26402.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__53_/d -19123.02
    0:04:06   26402.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__60_/si -19105.04
    0:04:06   26403.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__110_/si -19102.88
    0:04:06   26403.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__110_/si -19090.25
    0:04:06   26403.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__110_/si -19079.28
    0:04:06   26403.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__104_/si -19066.57
    0:04:07   26403.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__104_/si -19065.85
    0:04:07   26403.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__104_/si -19061.17
    0:04:07   26403.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__103_/si -19045.62
    0:04:07   26404.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__78_/si -19045.59
    0:04:07   26404.1    380.38 5698619.0    5941.5 fifo2/data_rd_reg_57_/d   -19043.42
    0:04:07   26404.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__110_/si -19034.19
    0:04:07   26404.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__122_/si -19010.23
    0:04:07   26404.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__122_/si -18999.71
    0:04:07   26404.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__28_/si -18998.98
    0:04:07   26404.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__86_/si -18994.64
    0:04:07   26405.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__86_/si -18989.02
    0:04:07   26405.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__86_/si -18987.55
    0:04:08   26405.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__118_/si -18980.86
    0:04:08   26405.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__126_/si -18962.55
    0:04:08   26405.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__56_/si -18954.17
    0:04:08   26405.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__126_/si -18941.23
    0:04:08   26406.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__100_/si -18922.08
    0:04:08   26406.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__38_/si -18920.68
    0:04:08   26406.6    380.38 5698619.0    5941.5 fifo2/data_rd_reg_77_/d   -18896.53
    0:04:08   26406.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__75_/si -18886.19
    0:04:08   26406.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__130_/si -18873.54
    0:04:08   26407.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__130_/si -18865.65
    0:04:08   26407.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__130_/si -18862.18
    0:04:08   26407.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__130_/si -18859.86
    0:04:09   26407.5    380.38 5698619.0    5941.5 fifo2/data_rd_reg_77_/d   -18859.65
    0:04:09   26407.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__130_/si -18853.80
    0:04:09   26407.7    380.38 5698619.0    5941.5 fifo2/data_rd_reg_10_/si  -18842.18
    0:04:09   26407.7    380.38 5698619.0    5941.5 fifo2/data_rd_reg_10_/si  -18842.18
    0:04:09   26407.7    380.38 5698619.0    5941.5 fifo2/data_rd_reg_10_/si  -18842.18
    0:04:09   26407.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__6_/si -18823.37
    0:04:09   26408.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__40_/si -18820.70
    0:04:09   26408.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__41_/si -18800.44
    0:04:09   26408.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__41_/si -18799.78
    0:04:09   26408.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__37_/si -18799.59
    0:04:09   26408.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__75_/si -18781.34
    0:04:09   26408.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__78_/si -18761.82
    0:04:10   26408.8    380.38 5698619.0    5941.5 fifo2/data_rd_reg_77_/d   -18761.44
    0:04:10   26409.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__130_/si -18741.19
    0:04:10   26409.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__77_/si -18731.20
    0:04:10   26409.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__78_/si -18719.98
    0:04:10   26409.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__50_/si -18713.30
    0:04:10   26409.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__51_/si -18696.79
    0:04:10   26409.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__52_/si -18695.45
    0:04:10   26410.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__98_/si -18686.28
    0:04:10   26410.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__133_/si -18680.28
    0:04:10   26410.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__135_/si -18655.92
    0:04:10   26410.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__73_/si -18647.92
    0:04:10   26410.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__76_/si -18643.56
    0:04:11   26410.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__74_/si -18639.71
    0:04:11   26410.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__71_/si -18634.43
    0:04:11   26411.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__91_/si -18634.08
    0:04:11   26411.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__124_/si -18626.10
    0:04:11   26411.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__69_/si -18621.32
    0:04:11   26411.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__66_/si -18616.96
    0:04:11   26411.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__70_/si -18616.31
    0:04:11   26411.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__66_/si -18612.34
    0:04:11   26411.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__76_/si -18602.77
    0:04:11   26412.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__75_/si -18596.81
    0:04:11   26412.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__38_/si -18578.14
    0:04:11   26412.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__35_/si -18564.19
    0:04:11   26412.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__98_/si -18545.47
    0:04:11   26412.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__16_/si -18541.83
    0:04:12   26412.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__16_/si -18540.60
    0:04:12   26413.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__17_/si -18540.49
    0:04:12   26413.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__21_/si -18539.86
    0:04:12   26413.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__64_/si -18534.24
    0:04:12   26413.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__21_/si -18526.91
    0:04:12   26413.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__22_/si -18502.54
    0:04:12   26413.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__22_/si -18492.16
    0:04:12   26414.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__18_/si -18487.26
    0:04:12   26414.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__19_/si -18486.15
    0:04:12   26414.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__18_/si -18471.58
    0:04:12   26414.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__12_/si -18468.94
    0:04:12   26414.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__16_/si -18447.52
    0:04:12   26415.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__14_/si -18427.82
    0:04:12   26415.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__15_/si -18411.28
    0:04:12   26415.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__82_/si -18410.60
    0:04:12   26415.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__82_/si -18410.01
    0:04:12   26415.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__82_/si -18388.89
    0:04:12   26415.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__83_/si -18381.72
    0:04:13   26416.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__83_/si -18381.56
    0:04:13   26416.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__82_/si -18378.82
    0:04:13   26416.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__95_/si -18378.80
    0:04:13   26416.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__129_/si -18374.13
    0:04:14   26416.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__123_/si -18369.23
    0:04:14   26416.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__93_/si -18366.33
    0:04:14   26416.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__27_/si -18353.50
    0:04:14   26416.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__31_/si -18349.75
    0:04:14   26417.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__99_/si -18349.32
    0:04:14   26417.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__112_/si -18340.90
    0:04:15   26417.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__113_/si -18337.75
    0:04:15   26417.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__112_/si -18337.44
    0:04:15   26417.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__32_/si -18334.31
    0:04:15   26417.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__99_/si -18333.95
    0:04:16   26417.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__122_/si -18333.22
    0:04:16   26418.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__125_/si -18311.58
    0:04:16   26418.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__126_/si -18307.55
    0:04:16   26418.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__126_/si -18305.64
    0:04:16   26418.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__124_/si -18300.82
    0:04:17   26418.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__128_/si -18298.05
    0:04:17   26418.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__67_/si -18286.99
    0:04:17   26419.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__72_/si -18283.49
    0:04:17   26419.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__128_/si -18259.16
    0:04:17   26419.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__70_/si -18255.98
    0:04:17   26419.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__114_/si -18244.84
    0:04:17   26419.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__74_/si -18221.66
    0:04:17   26420.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__72_/si -18220.44
    0:04:17   26420.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__75_/si -18216.43
    0:04:17   26420.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__75_/si -18214.56
    0:04:17   26420.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__71_/si -18207.39
    0:04:18   26420.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__73_/si -18206.52
    0:04:18   26420.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__135_/si -18192.82
    0:04:18   26420.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__18_/si -18192.47
    0:04:18   26421.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__125_/si -18180.40
    0:04:18   26421.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__38_/si -18172.36
    0:04:18   26421.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__20_/si -18170.78
    0:04:18   26421.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__102_/si -18170.56
    0:04:18   26421.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__81_/si -18155.29
    0:04:18   26421.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__80_/d -18150.68
    0:04:18   26421.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__81_/si -18148.48
    0:04:18   26421.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__37_/si -18147.87
    0:04:18   26421.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__35_/si -18130.38
    0:04:18   26421.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__122_/si -18117.81
    0:04:18   26422.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__122_/si -18106.54
    0:04:18   26422.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__32_/si -18105.88
    0:04:19   26422.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__128_/si -18105.13
    0:04:19   26422.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__101_/si -18101.71
    0:04:19   26422.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__99_/si -18098.25
    0:04:19   26422.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__98_/si -18097.15
    0:04:19   26422.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__98_/si -18092.58
    0:04:19   26423.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__26_/si -18076.69
    0:04:19   26423.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__133_/si -18054.68
    0:04:19   26423.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__132_/si -18037.02
    0:04:19   26423.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__107_/si -18034.68
    0:04:19   26423.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__134_/si -18031.42
    0:04:19   26423.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__132_/si -18028.40
    0:04:20   26424.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__27_/si -18024.43
    0:04:20   26424.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__131_/si -18019.60
    0:04:20   26424.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__32_/si -18011.54
    0:04:20   26424.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__27_/si -18011.20
    0:04:20   26424.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__27_/si -18007.53
    0:04:20   26424.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__127_/si -18004.29
    0:04:20   26424.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__127_/si -17999.97
    0:04:21   26425.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__113_/si -17985.41
    0:04:21   26425.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__20_/si -17974.28
    0:04:21   26425.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__4_/si -17952.13
    0:04:21   26425.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__6_/si -17950.95
    0:04:22   26425.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__109_/si -17937.68
    0:04:22   26425.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__12_/si -17919.40
    0:04:22   26426.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__23_/si -17901.66
    0:04:22   26426.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__25_/si -17901.04
    0:04:22   26426.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__17_/si -17898.79
    0:04:22   26426.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__24_/si -17898.23
    0:04:22   26426.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__20_/si -17877.79
    0:04:22   26426.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__57_/si -17867.14
    0:04:22   26426.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__87_/si -17851.40
    0:04:22   26427.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__88_/d -17850.73
    0:04:23   26427.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__95_/si -17849.51
    0:04:23   26427.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__61_/si -17839.21
    0:04:23   26427.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__115_/si -17822.90
    0:04:23   26427.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__54_/si -17817.58
    0:04:23   26427.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__89_/d -17813.51
    0:04:23   26427.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__89_/si -17813.40
    0:04:23   26427.7    380.38 5698619.0    5941.5 fifo2/data_rd_reg_79_/si  -17807.41
    0:04:23   26427.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__81_/si -17797.54
    0:04:23   26428.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__77_/si -17796.71
    0:04:23   26428.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__79_/si -17796.52
    0:04:24   26428.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__80_/si -17780.45
    0:04:24   26428.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__14_/si -17773.04
    0:04:24   26428.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__15_/si -17758.91
    0:04:24   26428.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__17_/si -17739.39
    0:04:24   26429.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__25_/si -17720.05
    0:04:24   26429.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__24_/si -17701.12
    0:04:24   26429.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__21_/si -17684.79
    0:04:24   26429.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__17_/si -17662.15
    0:04:24   26429.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__127_/si -17649.22
    0:04:24   26430.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__131_/si -17632.52
    0:04:24   26430.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__80_/si -17632.22
    0:04:24   26430.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__26_/si -17604.18
    0:04:24   26430.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__5_/si -17589.01
    0:04:24   26430.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__109_/si -17581.61
    0:04:25   26430.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__23_/si -17579.24
    0:04:25   26431.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__71_/si -17577.25
    0:04:25   26431.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__116_/si -17565.33
    0:04:25   26431.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__120_/si -17547.56
    0:04:26   26431.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__35_/si -17545.17
    0:04:26   26431.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__28_/si -17538.20
    0:04:27   26431.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__135_/si -17519.66
    0:04:27   26432.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__131_/si -17497.64
    0:04:27   26432.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__27_/si -17487.05
    0:04:27   26432.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__29_/si -17479.00
    0:04:27   26432.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__105_/si -17460.20
    0:04:27   26432.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__102_/si -17457.47
    0:04:27   26432.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__102_/si -17454.41
    0:04:28   26433.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__49_/si -17417.63
    0:04:28   26433.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__47_/si -17398.81
    0:04:28   26433.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__72_/si -17390.00
    0:04:28   26433.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__72_/si -17389.14
    0:04:28   26433.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__73_/si -17387.18
    0:04:29   26433.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__70_/si -17382.18
    0:04:29   26434.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__75_/si -17374.16
    0:04:29   26434.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__68_/si -17365.58
    0:04:29   26434.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__42_/si -17346.41
    0:04:29   26434.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__44_/si -17343.66
    0:04:29   26434.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__45_/si -17340.88
    0:04:30   26434.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__43_/si -17320.38
    0:04:30   26435.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__45_/si -17319.95
    0:04:31   26435.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__54_/si -17315.58
    0:04:31   26435.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__91_/si -17308.84
    0:04:31   26435.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__77_/si -17300.32
    0:04:31   26435.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__91_/si -17290.25
    0:04:32   26435.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__133_/si -17289.71
    0:04:32   26435.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__134_/si -17288.87
    0:04:32   26436.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__134_/si -17270.38
    0:04:32   26436.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__41_/si -17269.99
    0:04:33   26436.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__78_/si -17257.44
    0:04:33   26436.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__133_/si -17255.34
    0:04:34   26436.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__39_/si -17241.74
    0:04:34   26436.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__40_/si -17237.68
    0:04:34   26436.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__36_/si -17224.10
    0:04:34   26437.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__24_/si -17202.91
    0:04:34   26437.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__17_/si -17202.89
    0:04:34   26437.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__17_/si -17201.42
    0:04:34   26437.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__27_/si -17200.57
    0:04:35   26437.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__92_/si -17188.57
    0:04:35   26437.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__37_/si -17179.78
    0:04:35   26438.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__94_/si -17167.45
    0:04:35   26438.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__98_/si -17150.04
    0:04:35   26438.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__106_/si -17147.48
    0:04:35   26438.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__100_/si -17136.88
    0:04:35   26438.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__48_/si -17135.20
    0:04:35   26438.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__39_/si -17116.38
    0:04:35   26439.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__43_/si -17096.93
    0:04:36   26439.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__45_/si -17073.99
    0:04:36   26439.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__50_/si -17064.36
    0:04:36   26439.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__95_/si -17053.28
    0:04:36   26439.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__97_/si -17051.79
    0:04:36   26440.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__5_/si -17050.80
    0:04:36   26440.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__50_/si -17034.15
    0:04:36   26440.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__92_/si -17017.96
    0:04:36   26440.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__96_/si -17008.45
    0:04:36   26440.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__93_/si -16996.85
    0:04:36   26440.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__9_/si -16975.32
    0:04:36   26440.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__55_/si -16958.40
    0:04:36   26441.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__56_/si -16957.69
    0:04:36   26441.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__92_/si -16941.78
    0:04:36   26441.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__93_/si -16937.58
    0:04:36   26441.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__56_/si -16936.90
    0:04:36   26441.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__79_/si -16931.57
    0:04:36   26441.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__42_/si -16931.06
    0:04:36   26441.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__15_/si -16916.64
    0:04:36   26442.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__57_/si -16915.44
    0:04:36   26442.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__60_/si -16911.71
    0:04:37   26442.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__70_/si -16902.88
    0:04:37   26442.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__44_/si -16892.59
    0:04:37   26442.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__59_/si -16888.73
    0:04:37   26442.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__69_/si -16871.28
    0:04:37   26442.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__43_/si -16868.62
    0:04:37   26443.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__44_/si -16868.30
    0:04:38   26443.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__119_/si -16860.33
    0:04:38   26443.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__116_/si -16853.00
    0:04:38   26443.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__120_/si -16844.20
    0:04:38   26443.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__119_/si -16842.23
    0:04:38   26443.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__116_/si -16842.17
    0:04:38   26443.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__116_/si -16824.72
    0:04:38   26444.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__117_/si -16823.50
    0:04:39   26444.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__117_/si -16803.68
    0:04:39   26444.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__127_/si -16800.89
    0:04:39   26444.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__81_/si -16800.58
    0:04:39   26444.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__87_/si -16798.54
    0:04:39   26444.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__82_/si -16795.54
    0:04:39   26445.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__97_/si -16787.60
    0:04:39   26445.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__71_/si -16765.62
    0:04:40   26445.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__74_/si -16761.72
    0:04:40   26445.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__96_/si -16760.63
    0:04:40   26445.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__68_/si -16746.08
    0:04:40   26445.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__31_/si -16743.54
    0:04:40   26446.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__31_/si -16742.08
    0:04:40   26446.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__32_/si -16740.81
    0:04:40   26446.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__34_/si -16738.01
    0:04:40   26446.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__69_/si -16735.70
    0:04:40   26446.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_14__69_/si -16726.62
    0:04:40   26446.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__73_/si -16719.25
    0:04:40   26446.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__66_/si -16709.12
    0:04:40   26446.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__76_/si -16702.92
    0:04:40   26447.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__13_/si -16688.57
    0:04:40   26447.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__5_/si -16685.37
    0:04:40   26447.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__11_/si -16682.93
    0:04:40   26447.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__5_/si -16664.46
    0:04:40   26447.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__5_/si -16662.62
    0:04:40   26447.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__6_/si -16643.86
    0:04:40   26448.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__9_/si -16628.86
    0:04:41   26448.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__61_/si -16611.67
    0:04:41   26448.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__5_/si -16595.67
    0:04:41   26448.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__13_/si -16577.17
    0:04:41   26448.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__10_/si -16560.40
    0:04:41   26448.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__61_/si -16547.88
    0:04:41   26449.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__31_/si -16528.65
    0:04:41   26449.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__133_/si -16504.64
    0:04:41   26449.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__37_/si -16503.62
    0:04:41   26449.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__131_/si -16502.81
    0:04:41   26449.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__129_/si -16501.41
    0:04:41   26450.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__42_/si -16499.07
    0:04:41   26450.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__129_/si -16496.21
    0:04:42   26450.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__58_/si -16489.29
    0:04:42   26450.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__57_/si -16472.65
    0:04:42   26450.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__54_/si -16455.55
    0:04:42   26450.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_2__115_/si -16449.19
    0:04:43   26450.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__115_/si -16431.99
    0:04:43   26451.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__112_/si -16422.48
    0:04:43   26451.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__117_/si -16405.63
    0:04:44   26451.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__129_/si -16403.86
    0:04:44   26451.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__114_/si -16386.84
    0:04:44   26451.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__115_/si -16386.38
    0:04:44   26451.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__28_/si -16372.39
    0:04:44   26451.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__13_/si -16372.10
    0:04:44   26452.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__15_/si -16365.28
    0:04:45   26452.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__84_/si -16360.62
    0:04:45   26452.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__86_/si -16355.04
    0:04:45   26452.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_13__90_/si -16351.99
    0:04:45   26452.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__90_/si -16350.37
    0:04:46   26452.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__112_/si -16345.91
    0:04:46   26452.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__112_/si -16327.16
    0:04:46   26452.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__116_/si -16309.03
    0:04:46   26453.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__7_/si -16303.01
    0:04:46   26453.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__11_/si -16298.23
    0:04:46   26453.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__11_/si -16297.31
    0:04:46   26453.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__11_/si -16297.26
    0:04:46   26453.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__8_/si -16278.72
    0:04:46   26454.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__9_/si -16260.65
    0:04:46   26454.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__13_/si -16260.31
    0:04:47   26454.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_11__132_/si -16246.26
    0:04:47   26454.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__129_/si -16232.52
    0:04:47   26454.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__136_/si -16213.55
    0:04:47   26454.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__136_/si -16213.29
    0:04:48   26455.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__133_/si -16210.53
    0:04:48   26455.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__136_/si -16202.88
    0:04:48   26455.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__61_/si -16184.76
    0:04:48   26455.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__59_/si -16175.61
    0:04:48   26455.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__54_/si -16174.64
    0:04:49   26455.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_8__134_/si -16160.14
    0:04:49   26456.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__55_/si -16158.88
    0:04:49   26456.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__13_/si -16157.59
    0:04:49   26456.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__114_/si -16140.07
    0:04:49   26456.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__23_/si -16138.80
    0:04:49   26456.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__16_/si -16132.90
    0:04:49   26456.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__18_/si -16116.74
    0:04:49   26457.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__131_/si -16096.45
    0:04:49   26457.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__92_/si -16096.31
    0:04:49   26457.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__134_/si -16089.40
    0:04:49   26457.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__94_/si -16089.04
    0:04:49   26457.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_2__13_/si -16085.19
    0:04:49   26457.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__2_/si -16082.34
    0:04:49   26457.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__13_/si -16072.61
    0:04:49   26458.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__21_/si -16070.53
    0:04:49   26458.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__32_/si -16070.44
    0:04:49   26458.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_24__31_/si -16067.99
    0:04:49   26458.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__30_/si -16054.64
    0:04:49   26458.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__30_/si -16035.16
    0:04:50   26458.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__30_/si -16030.58
    0:04:50   26459.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__26_/si -16028.62
    0:04:50   26459.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__29_/si -16011.73
    0:04:50   26459.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_21__26_/si -15998.33
    0:04:50   26459.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__17_/si -15996.13
    0:04:50   26459.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__48_/si -15986.11
    0:04:50   26459.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__47_/si -15983.06
    0:04:50   26459.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_17__29_/si -15965.21
    0:04:50   26460.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__47_/si -15959.37
    0:04:50   26460.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__34_/si -15954.60
    0:04:50   26460.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__128_/si -15940.59
    0:04:50   26460.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__33_/si -15939.36
    0:04:50   26460.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__106_/si -15930.14
    0:04:50   26460.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__108_/si -15914.10
    0:04:51   26460.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__114_/si -15911.03
    0:04:51   26461.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__108_/si -15893.72
    0:04:51   26461.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__24_/si -15886.68
    0:04:51   26461.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__33_/si -15883.48
    0:04:51   26461.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__135_/si -15877.58
    0:04:51   26461.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__86_/si -15865.26
    0:04:51   26461.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_5__129_/si -15856.16
    0:04:52   26461.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__51_/si -15840.30
    0:04:52   26462.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__51_/si -15839.56
    0:04:52   26462.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__9_/si -15838.68
    0:04:53   26462.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_3__95_/si -15822.27
    0:04:53   26462.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_16__73_/si -15801.89
    0:04:53   26462.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_9__20_/si -15801.42
    0:04:53   26462.9    380.38 5698619.0    5941.5 fifo2/data_rd_reg_56_/d   -15798.19
    0:04:53   26463.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__49_/si -15777.92
    0:04:54   26463.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__67_/si -15769.33
    0:04:54   26463.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__51_/si -15767.31
    0:04:54   26463.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__57_/si -15766.80
    0:04:54   26463.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__7_/si -15755.21
    0:04:54   26463.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__10_/si -15744.53
    0:04:54   26464.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__14_/si -15737.33
    0:04:54   26464.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__91_/si -15730.25
    0:04:55   26464.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__90_/si -15705.99
    0:04:55   26464.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__16_/si -15702.92
    0:04:55   26464.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__27_/si -15696.81
    0:04:55   26465.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__29_/si -15673.49
    0:04:56   26465.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__28_/si -15665.87
    0:04:56   26465.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__103_/si -15653.41
    0:04:56   26465.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__102_/si -15641.89
    0:04:56   26465.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__107_/si -15634.22
    0:04:56   26465.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__42_/si -15628.84
    0:04:57   26465.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__40_/si -15620.39
    0:04:57   26465.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__95_/si -15610.70
    0:04:57   26466.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__99_/si -15599.45
    0:04:57   26466.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__84_/si -15594.18
    0:04:57   26466.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__54_/si -15591.64
    0:04:57   26466.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_31__48_/si -15591.37
    0:04:57   26466.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__55_/si -15581.74
    0:04:57   26466.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_7__88_/si -15578.33
    0:04:57   26466.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__85_/si -15574.57
    0:04:58   26467.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_22__15_/si -15573.92
    0:04:58   26467.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__2_/si -15557.53
    0:04:58   26467.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__2_/si -15552.80
    0:04:58   26467.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__2_/si -15540.90
    0:04:58   26467.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__11_/si -15540.67
    0:04:58   26467.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_15__6_/si -15524.86
    0:04:58   26467.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__11_/si -15510.92
    0:04:58   26468.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_28__0_/si -15509.00
    0:04:58   26468.2    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__1_/si -15508.50
    0:04:58   26468.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__10_/si -15493.49
    0:04:58   26468.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_18__11_/si -15489.17
    0:04:58   26468.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_6__11_/si -15487.43
    0:04:58   26468.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_10__5_/si -15486.61
    0:04:58   26468.9    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__70_/si -15485.08
    0:04:58   26469.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__98_/si -15480.01
    0:04:58   26469.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__93_/si -15479.38
    0:04:58   26469.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_30__3_/si -15461.96
    0:04:58   26469.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_4__89_/si -15460.00
    0:04:58   26469.6    380.38 5698619.0    5941.5 fifo2/data_mem_reg_29__58_/si -15444.34
    0:04:58   26469.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__31_/si -15425.18
    0:04:58   26470.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_25__30_/si -15424.69
    0:04:58   26470.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__65_/si -15413.18
    0:04:58   26470.3    380.38 5698619.0    5941.5 fifo2/data_mem_reg_27__123_/si -15413.12
    0:04:58   26470.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_19__123_/si -15411.18
    0:04:58   26470.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__36_/si -15409.01
    0:04:58   26470.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_12__1_/si -15395.85
    0:04:58   26470.8    380.38 5698619.0    5941.5 fifo2/data_mem_reg_0__123_/si -15391.03
    0:04:58   26471.0    380.38 5698619.0    5941.5 fifo2/data_mem_reg_2__128_/si -15373.99
    0:04:58   26471.1    380.38 5698619.0    5941.5 fifo2/data_mem_reg_26__39_/si -15369.07
    0:04:59   26471.4    380.38 5698619.0    5941.5 fifo2/data_mem_reg_23__17_/si -15351.56
    0:04:59   26471.5    380.38 5698619.0    5941.5 fifo2/data_mem_reg_20__51_/si -15343.13
    0:04:59   26471.7    380.38 5698619.0    5941.5 fifo2/data_mem_reg_1__49_/si -15326.13
    0:04:59   26471.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__49_/d -15325.86
    0:04:59   26471.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__49_/d -15325.86
    0:04:59   26472.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__115_/si -15299.50
    0:04:59   26472.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_5__4_/si -15297.90
    0:04:59   26472.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__114_/si -15279.44
    0:04:59   26472.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__119_/si -15279.25
    0:04:59   26472.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_22__19_/si -15275.20
    0:04:59   26472.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__7_/si -15275.18
    0:04:59   26472.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__116_/si -15265.08
    0:04:59   26473.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__119_/si -15253.83
    0:04:59   26473.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__117_/si -15249.58
    0:04:59   26473.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__132_/si -15248.54
    0:04:59   26473.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__18_/si -15236.67
    0:04:59   26473.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__15_/si -15233.11
    0:04:59   26473.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_9__117_/si -15223.97
    0:04:59   26473.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__16_/si -15212.09
    0:04:59   26474.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__20_/si -15192.55
    0:04:59   26474.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__7_/si -15189.63
    0:04:59   26474.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__90_/si -15189.25
    0:04:59   26474.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__85_/si -15184.88
    0:04:59   26474.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__88_/si -15182.19
    0:04:59   26474.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__2_/si -15164.62
    0:04:59   26475.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_5__0_/si -15157.49
    0:04:59   26475.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__0_/si -15137.98
    0:04:59   26475.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_7__115_/si -15116.69
    0:04:59   26475.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__1_/si -15097.54
    0:04:59   26476.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__1_/si -15078.38
    0:04:59   26476.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__2_/si -15061.91
    0:04:59   26476.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__1_/si -15054.47
    0:04:59   26476.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__5_/si -15033.31
    0:04:59   26476.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__114_/si -15020.41
    0:04:59   26477.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__14_/si -15004.14
    0:04:59   26477.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_9__108_/si -14988.78
    0:04:59   26477.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__115_/si -14978.70
    0:04:59   26477.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_2__0_/si -14965.59
    0:04:59   26477.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__0_/si -14964.88
    0:04:59   26477.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_11__2_/si -14948.37
    0:04:59   26477.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__1_/si -14943.48
    0:04:59   26478.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__95_/si -14942.20
    0:04:59   26478.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__3_/si -14942.06
    0:04:59   26478.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__5_/si -14937.57
    0:04:59   26478.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__12_/si -14936.94
    0:04:59   26478.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__1_/si -14924.22
    0:04:59   26478.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_11__1_/si -14905.58
    0:04:59   26478.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__21_/si -14890.67
    0:04:59   26479.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__112_/si -14878.81
    0:04:59   26479.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__24_/si -14878.62
    0:04:59   26479.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__19_/si -14877.85
    0:04:59   26479.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__25_/si -14877.02
    0:04:59   26479.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__0_/si -14876.05
    0:04:59   26479.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__2_/si -14856.97
    0:04:59   26479.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__0_/si -14844.17
    0:04:59   26480.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__0_/si -14844.07
    0:04:59   26480.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__20_/si -14827.24
    0:04:59   26480.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__18_/si -14808.49
    0:04:59   26480.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__19_/si -14794.53
    0:04:59   26480.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__6_/si -14788.66
    0:04:59   26480.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__12_/si -14788.20
    0:04:59   26480.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__6_/si -14787.49
    0:04:59   26481.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__7_/si -14768.89
    0:04:59   26481.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_2__114_/si -14765.84
    0:04:59   26481.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__112_/si -14750.44
    0:04:59   26481.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__61_/si -14735.72
    0:05:00   26481.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__6_/si -14720.74
    0:05:00   26481.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_7__124_/si -14707.96
    0:05:00   26482.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__128_/si -14707.54
    0:05:00   26482.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__2_/si -14706.26
    0:05:00   26482.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__9_/si -14689.10
    0:05:00   26482.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__1_/si -14683.35
    0:05:00   26482.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__11_/si -14664.94
    0:05:00   26482.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__111_/si -14649.63
    0:05:00   26483.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__60_/si -14648.95
    0:05:00   26483.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__8_/si -14630.17
    0:05:00   26483.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__10_/si -14618.22
    0:05:00   26483.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__6_/si -14605.46
    0:05:01   26483.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__18_/si -14604.88
    0:05:01   26484.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_11__18_/si -14584.88
    0:05:01   26484.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__68_/si -14584.00
    0:05:01   26484.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__10_/si -14571.18
    0:05:01   26484.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__20_/si -14551.03
    0:05:01   26484.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__24_/si -14529.21
    0:05:01   26485.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__55_/si -14528.31
    0:05:01   26485.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__132_/si -14526.00
    0:05:01   26485.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__5_/si -14503.15
    0:05:01   26485.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__132_/d -14500.04
    0:05:01   26485.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__132_/d -14500.04
    0:05:01   26485.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__60_/si -14499.40
    0:05:02   26485.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__5_/si -14473.92
    0:05:02   26486.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__11_/si -14470.86
    0:05:02   26486.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__30_/si -14462.96
    0:05:02   26486.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__59_/si -14462.90
    0:05:02   26486.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__59_/si -14452.97
    0:05:02   26486.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__59_/si -14451.20
    0:05:02   26486.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__0_/si -14431.16
    0:05:02   26486.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__59_/si -14416.01
    0:05:02   26487.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_28__59_/si -14414.65
    0:05:02   26487.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_22__59_/si -14399.56
    0:05:02   26487.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_11__59_/si -14383.69
    0:05:02   26487.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__77_/si -14379.41
    0:05:02   26487.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__77_/si -14377.37
    0:05:02   26487.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__77_/si -14361.42
    0:05:02   26487.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__77_/si -14354.95
    0:05:02   26488.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__13_/si -14348.65
    0:05:02   26488.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__0_/si -14324.48
    0:05:02   26488.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__87_/si -14317.89
    0:05:02   26488.6    380.38 5698619.0    5942.0 fifo2/data_rd_reg_81_/si  -14311.81
    0:05:02   26488.8    380.38 5698619.0    5942.0 fifo2/data_rd_reg_81_/d   -14305.36
    0:05:02   26488.8    380.38 5698619.0    5942.0 fifo2/data_rd_reg_55_/d   -14299.67
    0:05:02   26488.9    380.38 5698619.0    5942.0 fifo2/data_rd_reg_135_/d  -14298.13
    0:05:02   26489.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__4_/si -14284.68
    0:05:02   26489.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__33_/si -14271.97
    0:05:02   26489.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__109_/si -14260.55
    0:05:03   26489.5    380.38 5698619.0    5942.0 fifo2/data_rd_reg_81_/d   -14259.02
    0:05:03   26489.6    380.38 5698619.0    5942.0 fifo2/data_rd_reg_135_/d  -14254.92
    0:05:03   26489.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__18_/si -14234.42
    0:05:03   26490.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__2_/si -14210.08
    0:05:03   26490.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_31__69_/si -14184.61
    0:05:03   26490.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__38_/si -14172.04
    0:05:03   26490.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_11__27_/si -14153.84
    0:05:03   26490.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__129_/si -14137.53
    0:05:04   26491.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__102_/si -14134.35
    0:05:04   26491.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__105_/si -14129.84
    0:05:04   26491.3    380.38 5698619.0    5942.0 fifo2/data_rd_reg_81_/d   -14129.74
    0:05:04   26491.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_9__132_/si -14121.65
    0:05:04   26491.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__101_/si -14099.66
    0:05:04   26491.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__12_/si -14098.61
    0:05:04   26492.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_13__8_/si -14097.82
    0:05:04   26492.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__44_/si -14097.20
    0:05:04   26492.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__46_/si -14096.31
    0:05:04   26492.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__46_/si -14094.30
    0:05:04   26492.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__46_/si -14078.23
    0:05:04   26492.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__40_/si -14058.70
    0:05:04   26492.9    380.38 5698619.0    5942.0 fifo2/data_rd_reg_81_/d   -14057.52
    0:05:05   26493.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__104_/si -14036.68
    0:05:05   26493.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__44_/si -14034.07
    0:05:05   26493.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_5__43_/si -14030.46
    0:05:05   26493.6    380.38 5698619.0    5942.0 fifo2/data_rd_reg_99_/si  -14029.28
    0:05:05   26493.8    380.38 5698619.0    5942.0 fifo2/data_rd_reg_99_/d   -14026.86
    0:05:06   26493.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__53_/si -14011.49
    0:05:06   26494.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__52_/si -14009.86
    0:05:06   26494.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__44_/si -14006.43
    0:05:06   26494.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__42_/si -13986.06
    0:05:06   26494.8    380.38 5698619.0    5942.0 fifo2/data_rd_reg_99_/d   -13965.99
    0:05:06   26495.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__42_/si -13943.31
    0:05:06   26495.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__45_/si -13938.43
    0:05:06   26495.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__49_/si -13937.14
    0:05:06   26495.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__53_/si -13921.10
    0:05:07   26495.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__22_/si -13902.67
    0:05:07   26495.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__4_/si -13902.08
    0:05:07   26495.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__15_/si -13897.40
    0:05:07   26496.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__12_/si -13894.52
    0:05:07   26496.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__44_/si -13875.03
    0:05:07   26496.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__44_/si -13871.69
    0:05:08   26496.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__14_/si -13855.93
    0:05:08   26496.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__82_/si -13854.33
    0:05:08   26496.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__82_/si -13847.45
    0:05:08   26497.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__83_/si -13844.05
    0:05:08   26497.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__82_/si -13833.58
    0:05:08   26497.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__102_/si -13820.31
    0:05:08   26497.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__100_/si -13818.46
    0:05:08   26497.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__106_/si -13816.34
    0:05:08   26497.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__106_/si -13814.21
    0:05:09   26497.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__104_/si -13797.36
    0:05:09   26498.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__19_/si -13779.24
    0:05:09   26498.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__24_/si -13776.85
    0:05:09   26498.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_5__34_/si -13765.83
    0:05:09   26498.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__33_/si -13761.95
    0:05:09   26498.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__33_/si -13758.44
    0:05:09   26498.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__33_/si -13743.21
    0:05:09   26498.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_2__33_/si -13740.04
    0:05:10   26499.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_2__64_/si -13726.60
    0:05:10   26499.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__48_/si -13721.92
    0:05:10   26499.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__70_/si -13721.76
    0:05:10   26499.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__45_/si -13720.72
    0:05:10   26499.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_19__30_/si -13701.88
    0:05:10   26499.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__43_/si -13700.49
    0:05:10   26499.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__41_/si -13691.31
    0:05:10   26500.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__43_/si -13691.28
    0:05:10   26500.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__40_/si -13690.63
    0:05:10   26500.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__42_/si -13685.49
    0:05:11   26500.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__41_/si -13685.07
    0:05:11   26500.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__40_/si -13683.03
    0:05:11   26500.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_9__95_/si -13676.59
    0:05:11   26500.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__95_/si -13667.59
    0:05:11   26501.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_28__99_/si -13659.87
    0:05:11   26501.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_14__30_/si -13644.44
    0:05:12   26501.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__126_/si -13630.64
    0:05:12   26501.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__29_/si -13623.94
    0:05:12   26501.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__135_/si -13616.40
    0:05:12   26501.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__135_/si -13613.89
    0:05:12   26501.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_28__100_/si -13611.39
    0:05:12   26502.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__125_/si -13593.79
    0:05:12   26502.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__101_/d -13590.83
    0:05:12   26502.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_1__98_/si -13572.55
    0:05:12   26502.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__96_/si -13571.51
    0:05:12   26502.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__97_/si -13567.39
    0:05:13   26502.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__99_/si -13563.56
    0:05:13   26503.1    380.38 5698619.0    5942.0 fifo2/addr_wr_reg_3_/si   -13559.41
    0:05:13   26503.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__100_/si -13557.36
    0:05:13   26503.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__13_/si -13553.09
    0:05:13   26503.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__13_/si -13537.08
    0:05:13   26503.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_0__39_/si -13513.18
    0:05:13   26504.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__57_/si -13494.71
    0:05:13   26504.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__37_/si -13485.07
    0:05:13   26504.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__101_/si -13480.37
    0:05:14   26504.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__102_/si -13478.45
    0:05:14   26504.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__14_/si -13461.87
    0:05:14   26504.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__37_/si -13451.79
    0:05:14   26505.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_22__34_/si -13451.50
    0:05:14   26505.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__100_/si -13445.59
    0:05:14   26505.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_18__106_/si -13441.84
    0:05:14   26505.5    380.38 5698619.0    5942.0 fifo2/data_rd_reg_125_/si -13435.56
    0:05:14   26505.6    380.38 5698619.0    5942.0 fifo2/data_rd_reg_125_/d  -13434.82
    0:05:14   26505.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__86_/si -13431.08
    0:05:14   26505.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_28__86_/si -13413.65
    0:05:15   26506.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__88_/si -13410.70
    0:05:15   26506.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_28__89_/si -13385.46
    0:05:15   26506.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__54_/si -13377.18
    0:05:15   26506.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__51_/si -13376.43
    0:05:15   26506.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__54_/si -13353.62
    0:05:15   26507.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__41_/si -13353.03
    0:05:15   26507.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_3__41_/si -13338.77
    0:05:15   26507.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__6_/si -13317.46
    0:05:15   26507.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__11_/si -13314.15
    0:05:15   26507.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__89_/si -13311.33
    0:05:15   26507.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__14_/si -13307.39
    0:05:15   26508.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__10_/si -13288.46
    0:05:15   26508.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__10_/si -13286.04
    0:05:15   26508.4    380.38 5698619.0    5942.0 fifo2/data_mem_reg_24__11_/si -13270.33
    0:05:16   26508.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_21__102_/si -13267.15
    0:05:16   26508.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_5__105_/si -13264.42
    0:05:16   26508.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__102_/si -13264.38
    0:05:16   26508.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_22__9_/si -13260.44
    0:05:16   26509.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__4_/si -13260.10
    0:05:16   26509.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__8_/si -13256.99
    0:05:16   26509.6    380.38 5698619.0    5942.0 fifo2/addr_wr_reg_4_/si   -13256.83
    0:05:16   26509.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__78_/si -13251.92
    0:05:16   26509.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_4__81_/si -13251.07
    0:05:16   26510.1    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__80_/si -13247.60
    0:05:16   26510.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__62_/si -13230.72
    0:05:16   26510.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_20__62_/si -13230.64
    0:05:16   26510.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_8__15_/si -13229.91
    0:05:16   26510.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__21_/si -13225.44
    0:05:16   26510.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_25__7_/si -13204.46
    0:05:17   26511.0    380.38 5698619.0    5942.0 fifo2/data_mem_reg_26__1_/si -13190.28
    0:05:17   26511.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__55_/si -13186.76
    0:05:17   26511.3    380.38 5698619.0    5942.0 fifo2/data_mem_reg_22__58_/si -13170.55
    0:05:17   26511.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__57_/si -13169.54
    0:05:17   26511.6    380.38 5698619.0    5942.0 fifo2/data_rd_reg_33_/si  -13166.60
    0:05:17   26511.9    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/d  -13164.46
    0:05:17   26512.0    380.38 5698619.0    5942.0 fifo2/data_rd_reg_3_/si   -13163.44
    0:05:17   26512.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__20_/si -13162.08
    0:05:17   26512.5    380.38 5698619.0    5942.0 fifo2/data_mem_reg_6__113_/si -13140.99
    0:05:17   26512.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__125_/si -13126.14
    0:05:17   26512.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_17__23_/si -13122.57
    0:05:18   26512.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_23__51_/si -13122.23
    0:05:18   26513.2    380.38 5698619.0    5942.0 fifo2/data_mem_reg_15__5_/si -13104.44
    0:05:18   26513.3    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/si -13096.55
    0:05:18   26513.4    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/d  -13096.11
    0:05:18   26513.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__10_/si -13095.38
    0:05:18   26513.7    380.38 5698619.0    5942.0 fifo2/data_mem_reg_16__60_/si -13094.34
    0:05:18   26513.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_12__35_/si -13092.20
    0:05:18   26513.9    380.38 5698619.0    5942.0 fifo2/data_rd_reg_47_/d   -13087.72
    0:05:18   26513.9    380.38 5698619.0    5942.0 fifo2/data_rd_reg_49_/d   -13086.42
    0:05:18   26514.1    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/d  -13084.00
    0:05:18   26514.2    380.38 5698619.0    5942.0 fifo2/data_rd_reg_82_/d   -13080.97
    0:05:18   26514.5    380.38 5698619.0    5942.0 fifo2/data_rd_reg_114_/si -13058.80
    0:05:18   26514.6    380.38 5698619.0    5942.0 fifo2/data_mem_reg_27__130_/si -13056.03
    0:05:18   26514.8    380.38 5698619.0    5942.0 fifo2/data_mem_reg_29__104_/si -13052.35
    0:05:18   26514.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_30__81_/si -13041.47
    0:05:18   26515.1    380.38 5698619.0    5942.0 fifo2/data_rd_reg_123_/d  -13040.11
    0:05:18   26515.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_31__62_/si -13036.81
    0:05:18   26515.3    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/d  -13034.78
    0:05:18   26515.5    380.38 5698619.0    5942.0 fifo2/data_rd_reg_82_/d   -13034.49
    0:05:19   26515.8    380.38 5698619.0    5942.0 fifo2/data_rd_reg_117_/si -13015.27
    0:05:19   26515.9    380.38 5698619.0    5942.0 fifo2/data_mem_reg_10__40_/si -13002.90
    0:05:19   26516.0    380.38 5698619.0    5942.0 fifo2/data_rd_reg_123_/d  -13001.35
    0:05:19   26516.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_23__30_/si -12982.51
    0:05:19   26516.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_20__4_/si -12963.44
    0:05:19   26516.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_0__32_/si -12961.12
    0:05:19   26516.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_24__26_/si -12952.89
    0:05:19   26517.0    380.38 5698619.0    5942.0 fifo2/data_rd_reg_122_/d  -12952.87
    0:05:19   26517.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_25__58_/si -12952.32
    0:05:19   26517.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_25__8_/si -12946.03
    0:05:19   26517.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_25__8_/si -12946.03
    0:05:19   26517.4    380.38 5698619.0    5942.0 fifo1/data_mem_reg_10__2_/si -12936.77
    0:05:20   26517.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_20__66_/si -12914.88
    0:05:20   26517.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_4__20_/si -12913.07
    0:05:20   26518.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_31__47_/si -12907.96
    0:05:20   26518.1    380.38 5698619.0    5942.0 fifo1/data_mem_reg_31__10_/si -12907.59
    0:05:20   26518.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_29__26_/si -12896.65
    0:05:20   26518.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_2__3_/si -12874.89
    0:05:21   26518.7    380.38 5698619.0    5942.0 fifo1/data_rd_reg_48_/si  -12871.28
    0:05:21   26518.8    380.38 5698619.0    5942.0 fifo1/data_rd_reg_55_/d   -12869.83
    0:05:21   26519.0    380.38 5698619.0    5942.0 fifo1/data_rd_reg_14_/si  -12854.13
    0:05:21   26519.2    380.38 5698619.0    5942.0 fifo1/data_rd_reg_21_/si  -12850.91
    0:05:21   26519.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_12__17_/si -12847.60
    0:05:22   26519.3    380.38 5698619.0    5942.0 fifo1/data_rd_reg_11_/d   -12847.44
    0:05:22   26519.4    380.38 5698619.0    5942.0 fifo1/data_rd_reg_55_/d   -12837.52
    0:05:22   26519.6    380.38 5698619.0    5942.0 fifo1/addr_rd_reg_0_/si   -12836.12
    0:05:22   26519.7    380.38 5698619.0    5942.0 fifo1/data_rd_reg_25_/si  -12822.61
    0:05:22   26520.0    380.38 5698619.0    5942.0 fifo1/data_rd_reg_25_/d   -12797.70
    0:05:22   26520.1    380.38 5698619.0    5942.0 fifo1/data_mem_reg_9__20_/si -12793.98
    0:05:22   26520.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_8__16_/si -12791.70
    0:05:22   26520.4    380.38 5698619.0    5942.0 fifo1/data_mem_reg_24__16_/si -12791.03
    0:05:22   26520.5    380.38 5698619.0    5942.0 fifo1/data_mem_reg_4__16_/si -12778.34
    0:05:22   26520.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_26__10_/si -12771.98
    0:05:23   26520.8    380.38 5698619.0    5942.0 fifo1/data_mem_reg_11__20_/si -12767.97
    0:05:23   26521.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_11__16_/si -12764.29
    0:05:23   26521.1    380.38 5698619.0    5942.0 fifo1/data_mem_reg_12__16_/si -12763.84
    0:05:23   26521.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_13__16_/si -12760.99
    0:05:23   26521.4    380.38 5698619.0    5942.0 fifo1/data_mem_reg_9__16_/si -12754.00
    0:05:23   26521.5    380.38 5698619.0    5942.0 fifo1/data_mem_reg_4__18_/si -12742.84
    0:05:24   26521.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_13__20_/si -12742.17
    0:05:24   26521.8    380.38 5698619.0    5942.0 fifo1/data_rd_reg_21_/si  -12741.37
    0:05:24   26521.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_22__20_/si -12737.37
    0:05:24   26522.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_28__20_/si -12724.84
    0:05:24   26522.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_29__20_/si -12718.54
    0:05:25   26522.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_4__28_/si -12706.91
    0:05:25   26522.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_5__56_/si -12687.24
    0:05:25   26522.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_15__56_/si -12672.05
    0:05:25   26522.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_5__57_/si -12658.44
    0:05:25   26523.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_4__57_/si -12658.38
    0:05:25   26523.1    380.38 5698619.0    5942.0 fifo1/data_rd_reg_25_/d   -12655.19
    0:05:25   26523.4    380.38 5698619.0    5942.0 fifo1/data_mem_reg_7__56_/si -12636.96
    0:05:25   26523.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_8__56_/si -12617.34
    0:05:25   26523.8    380.38 5698619.0    5942.0 fifo1/data_mem_reg_8__55_/si -12614.99
    0:05:25   26523.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_14__51_/si -12611.71
    0:05:25   26524.1    380.38 5698619.0    5942.0 fifo1/data_mem_reg_7__53_/si -12611.52
    0:05:25   26524.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_3__55_/si -12607.16
    0:05:25   26524.5    380.38 5698619.0    5942.0 fifo1/data_mem_reg_5__55_/si -12581.06
    0:05:25   26524.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_20__52_/si -12572.78
    0:05:25   26524.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_8__57_/si -12553.97
    0:05:25   26525.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_20__50_/si -12547.49
    0:05:25   26525.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_27__52_/si -12547.18
    0:05:25   26525.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_25__51_/si -12538.86
    0:05:25   26525.5    380.38 5698619.0    5942.0 fifo1/data_mem_reg_3__51_/si -12532.71
    0:05:25   26525.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_2__52_/si -12532.57
    0:05:25   26525.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_30__50_/si -12528.31
    0:05:25   26525.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_16__53_/si -12513.95
    0:05:26   26526.2    380.38 5698619.0    5942.0 fifo1/data_mem_reg_27__51_/si -12481.47
    0:05:26   26526.3    380.38 5698619.0    5942.0 fifo1/data_mem_reg_17__39_/si -12481.41
    0:05:26   26526.4    380.38 5698619.0    5942.0 fifo1/data_mem_reg_23__39_/si -12478.70
    0:05:26   26526.6    380.38 5698619.0    5942.0 fifo1/data_mem_reg_23__40_/si -12461.52
    0:05:26   26526.7    380.38 5698619.0    5942.0 fifo1/data_mem_reg_20__40_/si -12447.19
    0:05:26   26526.9    380.38 5698619.0    5942.0 fifo1/data_mem_reg_30__38_/si -12444.31
    0:05:26   26527.0    380.38 5698619.0    5942.0 fifo1/data_mem_reg_23__38_/si -12425.85
    0:05:26   26527.1    380.38 5698619.0    5942.0 fifo1/data_mem_reg_23__43_/si -12418.98
    0:05:26   26527.1    380.38 5698615.0    5942.0 fifo1/data_rd_reg_25_/d   -12417.30
    0:05:26   26527.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_14__53_/si -12409.01
    0:05:26   26527.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_30__35_/si -12407.40
    0:05:26   26527.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_13__37_/si -12396.07
    0:05:26   26527.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_23__56_/si -12395.83
    0:05:27   26527.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__56_/si -12395.55
    0:05:27   26528.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_6__57_/si -12375.10
    0:05:27   26528.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__53_/si -12345.13
    0:05:27   26528.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_23__57_/si -12330.86
    0:05:27   26528.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__56_/si -12312.81
    0:05:28   26528.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_26__56_/si -12288.88
    0:05:28   26529.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_27__57_/si -12268.21
    0:05:28   26529.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__23_/si -12266.87
    0:05:28   26529.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__22_/si -12259.79
    0:05:29   26529.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_22__22_/si -12244.69
    0:05:29   26529.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__23_/si -12241.10
    0:05:29   26529.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__24_/si -12223.92
    0:05:29   26530.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__23_/si -12210.82
    0:05:29   26530.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__22_/si -12195.88
    0:05:29   26530.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_16__57_/si -12183.81
    0:05:30   26530.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_24__21_/si -12182.22
    0:05:30   26530.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__21_/si -12178.96
    0:05:30   26530.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__23_/si -12162.49
    0:05:30   26530.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__22_/si -12152.55
    0:05:30   26531.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_17__61_/si -12143.95
    0:05:31   26531.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_13__59_/si -12141.98
    0:05:31   26531.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_14__59_/si -12137.29
    0:05:31   26531.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_29__58_/si -12123.36
    0:05:31   26531.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_17__58_/si -12101.19
    0:05:31   26531.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_17__58_/si -12101.19
    0:05:32   26531.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_15__58_/si -12100.83
    0:05:32   26532.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_30__58_/si -12096.55
    0:05:32   26532.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__41_/si -12095.66
    0:05:33   26532.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_23__35_/si -12081.73
    0:05:33   26532.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__65_/si -12068.10
    0:05:33   26532.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_12__66_/si -12067.99
    0:05:33   26532.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_27__65_/si -12067.52
    0:05:34   26532.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_1__12_/si -12067.17
    0:05:34   26533.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_2__2_/si -12066.37
    0:05:34   26533.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__12_/si -12046.34
    0:05:34   26533.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_21__60_/si -12035.80
    0:05:34   26533.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_21__58_/si -12014.74
    0:05:35   26533.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__62_/si -11997.14
    0:05:35   26534.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__62_/si -11997.02
    0:05:35   26534.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_14__60_/si -11997.00
    0:05:35   26534.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__11_/si -11980.32
    0:05:35   26534.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__12_/si -11971.39
    0:05:35   26534.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_15__12_/si -11951.83
    0:05:35   26534.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_28__12_/si -11938.07
    0:05:35   26535.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_7__14_/si -11932.10
    0:05:35   26535.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_20__64_/si -11922.08
    0:05:35   26535.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_15__62_/si -11918.99
    0:05:35   26535.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_30__14_/si -11913.64
    0:05:35   26535.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__60_/si -11898.73
    0:05:35   26535.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_10__7_/si -11896.72
    0:05:35   26535.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_3__61_/si -11894.86
    0:05:35   26535.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_0__61_/si -11889.62
    0:05:35   26536.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_3__58_/si -11885.21
    0:05:35   26536.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_24__58_/si -11878.33
    0:05:35   26536.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_5__58_/si -11877.32
    0:05:35   26536.5    380.38 5698615.0    5942.0 fifo1/data_rd_reg_58_/d   -11874.00
    0:05:35   26536.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__29_/si -11857.13
    0:05:35   26536.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_9__29_/si -11855.59
    0:05:35   26536.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_4__22_/si -11852.73
    0:05:35   26537.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_1__60_/si -11848.00
    0:05:35   26537.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_4__60_/si -11841.90
    0:05:35   26537.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__47_/si -11825.29
    0:05:35   26537.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_6__47_/si -11815.24
    0:05:35   26537.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__47_/si -11815.00
    0:05:35   26537.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_8__29_/si -11813.98
    0:05:36   26537.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_13__58_/si -11805.83
    0:05:36   26538.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__44_/si -11793.23
    0:05:36   26538.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_6__0_/si -11786.97
    0:05:36   26538.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_2__0_/si -11760.62
    0:05:36   26538.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_28__0_/si -11746.09
    0:05:36   26538.9    380.38 5698615.0    5942.0 fifo1/data_mem_reg_2__26_/si -11721.59
    0:05:36   26539.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_24__10_/si -11703.82
    0:05:36   26539.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_13__10_/si -11687.15
    0:05:36   26539.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__26_/si -11677.11
    0:05:36   26539.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_25__28_/si -11672.77
    0:05:36   26539.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_2__28_/si -11669.46
    0:05:36   26539.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_17__28_/si -11655.30
    0:05:36   26540.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_13__8_/si -11636.71
    0:05:36   26540.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__39_/si -11611.07
    0:05:36   26540.4    380.38 5698615.0    5942.0 fifo1/data_mem_reg_4__34_/si -11610.90
    0:05:36   26540.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_1__35_/si -11603.49
    0:05:36   26540.5    380.38 5698615.0    5942.0 fifo1/data_mem_reg_1__35_/si -11603.49
    0:05:36   26540.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_6__26_/si -11589.73
    0:05:36   26540.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_1__41_/si -11588.48
    0:05:36   26541.0    380.38 5698615.0    5942.0 fifo1/data_mem_reg_11__64_/si -11588.00
    0:05:36   26541.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_22__41_/si -11571.02
    0:05:36   26541.2    380.38 5698615.0    5942.0 fifo1/data_mem_reg_20__36_/si -11559.82
    0:05:36   26541.5    380.38 5698615.0    5942.0 fifo1/data_rd_reg_42_/si  -11537.92
    0:05:36   26541.5    380.38 5698615.0    5942.0 fifo1/data_rd_reg_13_/d   -11536.63
    0:05:36   26541.7    380.38 5698615.0    5942.0 fifo1/data_rd_reg_13_/d   -11535.79
    0:05:36   26542.0    380.38 5698615.0    5942.0 fifo1/data_rd_reg_0_/d    -11532.03
    0:05:36   26542.2    380.38 5698615.0    5942.0 fifo1/data_rd_reg_29_/si  -11518.49
    0:05:36   26542.2    380.38 5698615.0    5942.0 fifo1/data_rd_reg_43_/d   -11515.38
    0:05:36   26542.3    380.38 5698615.0    5942.0 fifo1/data_mem_reg_17__57_/si -11498.09
    0:05:37   26542.4    380.38 5698615.0    5942.0 fifo1/addr_wr_reg_4_/si   -11489.33
    0:05:37   26542.6    380.38 5698615.0    5942.0 fifo1/data_rd_reg_60_/d   -11471.32
    0:05:37   26542.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_15__31_/si -11467.11
    0:05:37   26542.9    380.38 5698615.0    5942.0 fifo1/data_rd_reg_13_/d   -11467.06
    0:05:37   26543.0    380.38 5698615.0    5942.0 fifo1/data_rd_reg_61_/d   -11465.55
    0:05:37   26543.1    380.38 5698615.0    5942.0 fifo1/data_mem_reg_21__31_/si -11448.33
    0:05:37   26543.3    380.38 5698615.0    5942.0 fifo1/data_rd_reg_34_/si  -11438.72
    0:05:37   26543.4    380.38 5698615.0    5942.0 fifo1/data_rd_reg_34_/d   -11436.81
    0:05:37   26543.6    380.38 5698615.0    5942.0 fifo1/data_mem_reg_22__50_/si -11434.78
    0:05:37   26543.7    380.38 5698615.0    5942.0 fifo1/data_mem_reg_3__52_/si -11433.56
    0:05:38   26543.8    380.38 5698615.0    5942.0 fifo1/data_mem_reg_9__39_/si -11428.62
    0:05:38   26543.8    380.38 5698610.5    5942.0 fifo1/data_rd_reg_43_/d   -11427.80
    0:05:38   26544.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_4__40_/si -11422.28
    0:05:38   26544.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__39_/si -11415.27
    0:05:38   26544.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__21_/si -11412.45
    0:05:38   26544.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__23_/si -11410.79
    0:05:38   26544.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__21_/si -11402.61
    0:05:38   26544.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__25_/si -11387.13
    0:05:38   26544.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__25_/si -11383.27
    0:05:38   26545.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__25_/si -11375.11
    0:05:38   26545.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_9__15_/si -11368.63
    0:05:38   26545.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_6__21_/si -11356.06
    0:05:38   26545.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__24_/si -11335.08
    0:05:38   26545.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__32_/si -11326.66
    0:05:38   26545.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__31_/si -11324.99
    0:05:38   26545.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_27__19_/si -11322.93
    0:05:39   26546.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__68_/si -11321.30
    0:05:39   26546.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__70_/si -11317.68
    0:05:39   26546.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__32_/si -11302.30
    0:05:39   26546.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_11__53_/si -11284.83
    0:05:39   26546.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_26__57_/si -11250.88
    0:05:39   26546.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_11__45_/si -11237.75
    0:05:40   26547.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__47_/si -11226.86
    0:05:40   26547.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_1__55_/si -11214.65
    0:05:40   26547.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_18__18_/si -11210.99
    0:05:40   26547.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__18_/si -11197.92
    0:05:40   26547.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__18_/si -11194.03
    0:05:40   26547.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__19_/si -11192.66
    0:05:40   26547.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__17_/si -11186.94
    0:05:40   26548.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_9__54_/si -11182.99
    0:05:40   26548.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_20__48_/si -11176.69
    0:05:40   26548.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_16__49_/si -11175.03
    0:05:40   26548.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__30_/si -11167.33
    0:05:40   26548.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__31_/si -11152.66
    0:05:40   26548.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__21_/si -11135.05
    0:05:40   26548.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__37_/si -11127.22
    0:05:40   26549.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__48_/si -11108.52
    0:05:40   26549.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__49_/si -11100.19
    0:05:40   26549.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_19__41_/si -11096.30
    0:05:41   26549.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__24_/si -11079.80
    0:05:41   26549.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__48_/si -11077.64
    0:05:41   26549.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__48_/si -11061.78
    0:05:41   26550.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__35_/si -11042.63
    0:05:41   26550.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__36_/si -11035.26
    0:05:42   26550.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__36_/si -11017.77
    0:05:42   26550.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__34_/si -11010.03
    0:05:42   26550.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_20__31_/si -10992.84
    0:05:42   26550.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_20__33_/si -10992.19
    0:05:43   26551.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__41_/si -10968.31
    0:05:43   26551.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__31_/si -10956.50
    0:05:43   26551.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_19__37_/si -10942.62
    0:05:43   26551.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__37_/si -10928.69
    0:05:44   26551.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_30__45_/si -10925.75
    0:05:44   26551.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__45_/si -10920.05
    0:05:45   26551.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__43_/si -10918.22
    0:05:45   26551.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__45_/si -10914.86
    0:05:45   26552.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__44_/si -10906.65
    0:05:45   26552.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__7_/si -10901.17
    0:05:45   26552.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_15__13_/si -10887.54
    0:05:46   26552.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__13_/si -10880.30
    0:05:46   26552.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__27_/si -10878.11
    0:05:46   26552.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__54_/si -10870.13
    0:05:47   26552.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__13_/si -10869.21
    0:05:47   26553.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__25_/si -10862.26
    0:05:47   26553.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_1__22_/si -10851.13
    0:05:47   26553.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__29_/si -10848.15
    0:05:47   26553.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_15__22_/si -10830.07
    0:05:48   26553.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__4_/si -10817.26
    0:05:48   26553.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__22_/si -10804.43
    0:05:48   26553.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__29_/si -10799.93
    0:05:48   26554.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_6__25_/si -10783.26
    0:05:49   26554.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_30__54_/si -10771.12
    0:05:49   26554.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__24_/si -10758.11
    0:05:49   26554.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_19__0_/si -10746.67
    0:05:50   26554.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__27_/si -10729.35
    0:05:50   26554.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__6_/si -10721.47
    0:05:50   26555.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__0_/si -10703.45
    0:05:50   26555.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__32_/si -10685.44
    0:05:50   26555.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__41_/si -10684.97
    0:05:50   26555.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_27__34_/si -10667.96
    0:05:50   26555.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__34_/si -10647.05
    0:05:50   26555.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__55_/si -10634.54
    0:05:50   26556.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__32_/si -10632.35
    0:05:50   26556.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_15__32_/si -10632.15
    0:05:50   26556.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__33_/si -10627.22
    0:05:50   26556.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__33_/si -10607.56
    0:05:50   26556.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__33_/si -10600.04
    0:05:50   26556.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_24__30_/si -10591.44
    0:05:50   26557.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_21__33_/si -10575.89
    0:05:50   26557.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__33_/si -10570.11
    0:05:50   26557.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__16_/si -10568.06
    0:05:50   26557.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__28_/si -10563.46
    0:05:50   26557.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__20_/si -10562.07
    0:05:50   26557.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__16_/si -10550.35
    0:05:50   26557.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__8_/si -10533.99
    0:05:50   26557.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_11__31_/si -10526.26
    0:05:50   26558.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_15__20_/si -10522.72
    0:05:51   26558.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_18__28_/si -10509.09
    0:05:51   26558.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_9__9_/si -10501.08
    0:05:51   26558.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_29__31_/si -10497.85
    0:05:51   26558.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_16__31_/si -10488.35
    0:05:51   26558.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__41_/si -10473.28
    0:05:51   26559.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__55_/si -10445.82
    0:05:51   26559.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_1__67_/si -10438.04
    0:05:51   26559.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__33_/si -10429.37
    0:05:52   26559.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__9_/si -10412.63
    0:05:52   26559.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__36_/si -10397.04
    0:05:52   26559.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__47_/si -10394.00
    0:05:52   26559.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_11__27_/si -10391.63
    0:05:52   26560.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__22_/si -10384.75
    0:05:52   26560.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__4_/si -10382.16
    0:05:52   26560.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_5__4_/si -10377.34
    0:05:52   26560.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_5__44_/si -10372.77
    0:05:52   26560.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__44_/si -10370.50
    0:05:52   26560.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__7_/si -10351.09
    0:05:52   26561.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__6_/si -10333.26
    0:05:53   26561.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_0__44_/si -10332.08
    0:05:53   26561.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_26__46_/si -10323.24
    0:05:53   26561.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_9__36_/si -10319.88
    0:05:53   26561.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__23_/si -10307.72
    0:05:53   26561.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__29_/si -10302.33
    0:05:53   26561.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__14_/si -10286.95
    0:05:53   26562.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_0__8_/si -10278.18
    0:05:53   26562.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__24_/si -10266.57
    0:05:53   26562.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__44_/si -10256.36
    0:05:53   26562.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_0__7_/si -10248.18
    0:05:53   26562.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_11__8_/si -10242.21
    0:05:53   26562.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__54_/si -10239.63
    0:05:53   26562.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_2__46_/si -10233.95
    0:05:53   26563.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__43_/si -10231.37
    0:05:54   26563.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__17_/si -10230.45
    0:05:54   26563.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__43_/si -10230.33
    0:05:54   26563.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__42_/si -10228.59
    0:05:54   26563.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__28_/si -10215.64
    0:05:55   26563.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__28_/si -10207.24
    0:05:55   26563.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__20_/si -10205.67
    0:05:55   26563.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__20_/si -10205.67
    0:05:55   26564.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__28_/si -10182.42
    0:05:55   26564.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__16_/si -10171.44
    0:05:56   26564.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__42_/si -10164.82
    0:05:56   26564.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_22__16_/si -10163.01
    0:05:56   26564.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_25__57_/si -10157.58
    0:05:56   26564.8    380.38 5698610.5    5942.0 fifo1/data_mem_reg_23__33_/si -10153.14
    0:05:56   26564.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_4__67_/si -10149.57
    0:05:56   26565.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__55_/si -10148.01
    0:05:56   26565.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_20__69_/si -10143.80
    0:05:56   26565.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_20__70_/si -10142.99
    0:05:57   26565.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_26__55_/si -10133.82
    0:05:57   26565.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_18__37_/si -10125.56
    0:05:57   26565.8    380.38 5698610.5    5942.0 fifo1/data_rd_reg_23_/d   -10123.94
    0:05:57   26565.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_18__50_/si -10108.76
    0:05:57   26566.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_7__17_/si -10108.34
    0:05:57   26566.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_19__19_/si -10103.37
    0:05:57   26566.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_8__51_/si -10101.53
    0:05:57   26566.5    380.38 5698610.5    5942.0 fifo1/data_mem_reg_6__44_/si -10099.31
    0:05:57   26566.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_15__47_/si -10089.68
    0:05:57   26566.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__22_/si -10085.85
    0:05:57   26566.9    380.38 5698610.5    5942.0 fifo1/data_rd_reg_23_/d   -10085.32
    0:05:57   26567.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_12__9_/si -10078.33
    0:05:58   26567.2    380.38 5698610.5    5942.0 fifo1/data_mem_reg_0__9_/si -10068.92
    0:05:58   26567.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_9__10_/si -10057.54
    0:05:58   26567.4    380.38 5698610.5    5942.0 fifo1/data_mem_reg_10__8_/si -10049.40
    0:05:58   26567.6    380.38 5698610.5    5942.0 fifo1/data_mem_reg_3__66_/si -10044.07
    0:05:58   26567.7    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__8_/si -10035.06
    0:05:58   26567.9    380.38 5698610.5    5942.0 fifo1/data_mem_reg_17__21_/si -10027.65
    0:05:58   26568.0    380.38 5698610.5    5942.0 fifo1/data_mem_reg_14__21_/si -10017.51
    0:05:59   26568.1    380.38 5698610.5    5942.0 fifo1/data_mem_reg_28__25_/si -10014.72
    0:05:59   26568.3    380.38 5698610.5    5942.0 fifo1/data_mem_reg_13__25_/si -10013.50
    0:05:59   26568.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_15__29_/si -10012.98
    0:05:59   26568.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_24__25_/si -10011.63
    0:05:59   26568.7    380.38 5698610.5    5942.1 fifo1/data_mem_reg_23__23_/si -10006.52
    0:05:59   26568.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_11__26_/si  -9996.14
    0:05:59   26569.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_10__14_/si  -9986.43
    0:06:00   26569.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__60_/si  -9985.37
    0:06:00   26569.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__59_/si  -9984.82
    0:06:00   26569.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__59_/si  -9984.82
    0:06:00   26569.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_3__69_/si  -9983.30
    0:06:00   26569.5    380.38 5698610.5    5942.1 fifo1/data_mem_reg_6__40_/si  -9980.21
    0:06:00   26569.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_22__38_/si  -9944.33
    0:06:00   26569.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_25__40_/si  -9931.32
    0:06:00   26570.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_31__35_/si  -9926.55
    0:06:00   26570.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_31__60_/si  -9923.29
    0:06:00   26570.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_31__34_/si  -9919.54
    0:06:00   26570.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_31__40_/si  -9897.19
    0:06:00   26570.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_25__52_/si  -9894.40
    0:06:00   26570.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_25__50_/si  -9887.95
    0:06:00   26571.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_16__50_/si  -9875.47
    0:06:01   26571.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_18__56_/si  -9874.85
    0:06:01   26571.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_30__56_/si  -9864.71
    0:06:01   26571.5    380.38 5698610.5    5942.1 fifo1/data_mem_reg_23__58_/si  -9862.28
    0:06:01   26571.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_17__66_/si  -9856.72
    0:06:01   26571.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_14__69_/si  -9855.59
    0:06:01   26571.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_15__69_/si  -9851.49
    0:06:02   26572.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_12__67_/si  -9837.49
    0:06:02   26572.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_13__67_/si  -9834.71
    0:06:02   26572.5    380.38 5698610.5    5942.1 fifo1/data_mem_reg_29__50_/si  -9810.89
    0:06:02   26572.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_21__61_/si  -9810.11
    0:06:02   26572.7    380.38 5698610.5    5942.1 fifo1/data_mem_reg_24__60_/si  -9805.47
    0:06:02   26572.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_24__62_/si  -9805.13
    0:06:02   26573.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_12__11_/si  -9792.43
    0:06:02   26573.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_24__63_/si  -9777.93
    0:06:02   26573.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_24__63_/si  -9777.93
    0:06:02   26573.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_19__62_/si  -9773.31
    0:06:02   26573.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_13__60_/si  -9770.97
    0:06:03   26573.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_28__71_/si  -9766.49
    0:06:03   26573.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_21__62_/si  -9744.71
    0:06:03   26574.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_16__21_/si  -9729.28
    0:06:03   26574.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_16__22_/si  -9726.84
    0:06:03   26574.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_19__60_/si  -9726.40
    0:06:03   26574.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_22__26_/si  -9719.92
    0:06:03   26574.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_3__10_/si  -9710.46
    0:06:03   26574.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__64_/si  -9691.77
    0:06:03   26575.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_31__37_/si  -9674.92
    0:06:04   26575.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_0__63_/si  -9669.37
    0:06:04   26575.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_9__47_/si  -9666.02
    0:06:04   26575.4    380.38 5698610.5    5942.1 fifo1/data_rd_reg_40_/si   -9661.13
    0:06:04   26575.5    380.38 5698610.5    5942.1 fifo1/data_rd_reg_40_/d    -9648.62
    0:06:04   26575.7    380.38 5698610.5    5942.1 fifo1/data_rd_reg_69_/d    -9646.19
    0:06:05   26575.8    380.38 5698610.5    5942.1 fifo1/data_rd_reg_71_/d    -9634.52
    0:06:05   26576.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__71_/si  -9634.05
    0:06:05   26576.1    380.38 5698610.5    5942.1 fifo1/data_mem_reg_19__71_/si  -9630.68
    0:06:05   26576.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_6__71_/si  -9625.07
    0:06:05   26576.4    380.38 5698610.5    5942.1 fifo1/data_mem_reg_21__65_/si  -9621.42
    0:06:06   26576.5    380.38 5698610.5    5942.1 fifo1/data_mem_reg_3__64_/si  -9610.35
    0:06:06   26576.5    380.38 5698610.5    5942.1 fifo1/data_rd_reg_40_/d    -9608.73
    0:06:06   26576.6    380.38 5698610.5    5942.1 fifo1/data_rd_reg_71_/d    -9607.74
    0:06:06   26576.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_7__66_/si  -9590.31
    0:06:06   26576.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_21__67_/si  -9586.39
    0:06:07   26577.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_29__30_/si  -9580.08
    0:06:07   26577.1    380.38 5698610.5    5942.1 fifo1/cnt_data_reg_3_/d    -9578.02
    0:06:07   26577.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_18__5_/si  -9571.71
    0:06:07   26577.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_26__3_/si  -9557.73
    0:06:07   26577.5    380.38 5698610.5    5942.1 fifo1/data_rd_reg_40_/d    -9556.67
    0:06:07   26577.6    380.38 5698610.5    5942.1 fifo1/data_mem_reg_1__66_/si  -9546.01
    0:06:07   26577.8    380.38 5698610.5    5942.1 fifo1/data_mem_reg_16__6_/si  -9538.14
    0:06:07   26577.9    380.38 5698610.5    5942.1 fifo1/data_mem_reg_26__4_/si  -9524.35
    0:06:07   26578.0    380.38 5698610.5    5942.1 fifo1/data_mem_reg_2__4_/si  -9520.58
    0:06:07   26578.2    380.38 5698610.5    5942.1 fifo1/data_mem_reg_20__6_/si  -9515.16
    0:06:08   26578.3    380.38 5698610.5    5942.1 fifo1/data_mem_reg_2__6_/si  -9498.16
    0:06:08   26578.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_25__4_/si  -9474.97
    0:06:08   26578.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_25__4_/si  -9474.97
    0:06:08   26578.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_27__6_/si  -9472.34
    0:06:08   26578.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_25__6_/si  -9456.29
    0:06:08   26579.2    380.38 5698610.0    5942.1 fifo1/data_rd_reg_1_/d     -9451.82
    0:06:08   26579.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_10__54_/si  -9441.51
    0:06:08   26579.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_9__46_/si  -9435.71
    0:06:08   26579.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_6__24_/si  -9420.99
    0:06:08   26579.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_15__24_/si  -9410.36
    0:06:09   26579.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_9__35_/si  -9406.25
    0:06:09   26580.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__40_/si  -9392.53
    0:06:09   26580.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__39_/si  -9385.83
    0:06:09   26580.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__39_/si  -9374.76
    0:06:09   26580.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__40_/si  -9367.46
    0:06:10   26580.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_30__36_/si  -9360.68
    0:06:10   26580.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__41_/si  -9356.21
    0:06:11   26580.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_11__40_/si  -9353.17
    0:06:11   26581.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_24__22_/si  -9334.04
    0:06:11   26581.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_2__23_/si  -9313.74
    0:06:11   26581.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_6__23_/si  -9299.39
    0:06:11   26581.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_6__23_/si  -9299.39
    0:06:11   26581.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_23__25_/si  -9295.63
    0:06:12   26581.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__4_/si  -9284.21
    0:06:12   26582.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__23_/si  -9283.18
    0:06:12   26582.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_1__44_/si  -9268.78
    0:06:13   26582.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__35_/si  -9266.78
    0:06:13   26582.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_1__65_/si  -9255.72
    0:06:13   26582.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__65_/si  -9253.64
    0:06:13   26582.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_23__63_/si  -9250.49
    0:06:14   26582.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_20__63_/si  -9248.11
    0:06:14   26583.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__63_/si  -9245.85
    0:06:14   26583.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__50_/si  -9245.10
    0:06:14   26583.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_24__51_/si  -9242.92
    0:06:14   26583.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_30__52_/si  -9233.44
    0:06:15   26583.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__63_/si  -9223.41
    0:06:15   26583.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_0__52_/si  -9223.28
    0:06:15   26583.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__18_/si  -9211.71
    0:06:16   26584.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_17__18_/si  -9192.16
    0:06:16   26584.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_9__38_/si  -9173.53
    0:06:16   26584.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_8__38_/si  -9173.29
    0:06:16   26584.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_24__40_/si  -9169.93
    0:06:17   26584.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_3__38_/si  -9158.19
    0:06:17   26585.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_12__18_/si  -9156.53
    0:06:17   26585.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__65_/si  -9152.66
    0:06:18   26585.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_13__68_/si  -9147.75
    0:06:18   26585.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_12__71_/si  -9145.92
    0:06:18   26585.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_29__24_/si  -9137.39
    0:06:18   26585.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__26_/si  -9129.81
    0:06:19   26585.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_10__24_/si  -9109.36
    0:06:19   26586.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__27_/si  -9105.44
    0:06:19   26586.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_17__26_/si  -9097.36
    0:06:19   26586.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__6_/si  -9085.61
    0:06:20   26586.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_10__71_/si  -9083.17
    0:06:20   26586.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__67_/si  -9078.51
    0:06:21   26586.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_15__27_/si  -9062.48
    0:06:21   26586.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__9_/si  -9047.77
    0:06:21   26586.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__3_/si  -9038.61
    0:06:21   26587.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_12__3_/si  -9024.72
    0:06:21   26587.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_11__3_/si  -9024.04
    0:06:22   26587.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_19__3_/si  -9019.98
    0:06:22   26587.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_30__3_/si  -9014.50
    0:06:22   26587.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_31__23_/si  -9011.40
    0:06:23   26587.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_13__3_/si  -8997.19
    0:06:23   26587.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_31__25_/si  -8991.90
    0:06:23   26588.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_20__5_/si  -8972.09
    0:06:24   26588.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_17__5_/si  -8970.68
    0:06:24   26588.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_23__9_/si  -8968.61
    0:06:24   26588.6    380.38 5698610.0    5942.1 fifo1/data_rd_reg_37_/si   -8965.03
    0:06:24   26588.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_12__14_/si  -8946.96
    0:06:25   26589.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_11__14_/si  -8945.40
    0:06:25   26589.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_24__14_/si  -8934.33
    0:06:25   26589.3    380.38 5698610.0    5942.1 fifo1/data_rd_reg_54_/d    -8932.63
    0:06:26   26589.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_20__9_/si  -8925.45
    0:06:26   26589.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_17__9_/si  -8912.37
    0:06:26   26589.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_22__15_/si  -8901.69
    0:06:26   26590.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__4_/si  -8879.86
    0:06:26   26590.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_0__4_/si  -8849.75
    0:06:27   26590.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__6_/si  -8847.26
    0:06:27   26590.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_8__4_/si  -8838.72
    0:06:27   26590.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_17__29_/si  -8833.39
    0:06:28   26591.0    380.38 5698610.0    5942.1 fifo1/data_rd_reg_16_/si   -8813.06
    0:06:28   26591.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__0_/si  -8809.99
    0:06:28   26591.3    380.38 5698610.0    5942.1 fifo1/data_mem_reg_5__5_/si  -8804.23
    0:06:28   26591.4    380.38 5698610.0    5942.1 fifo1/data_rd_reg_7_/d     -8803.78
    0:06:28   26591.5    380.38 5698610.0    5942.1 fifo1/data_rd_reg_10_/si   -8792.76
    0:06:28   26591.5    380.38 5698610.0    5942.1 fifo1/data_rd_reg_10_/si   -8792.76
    0:06:28   26591.7    380.38 5698610.0    5942.1 fifo1/data_mem_reg_28__2_/si  -8786.62
    0:06:29   26591.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_5__2_/si  -8781.78
    0:06:29   26592.0    380.38 5698610.0    5942.1 fifo1/data_mem_reg_13__2_/si  -8772.65
    0:06:29   26592.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_12__2_/si  -8759.72
    0:06:29   26592.2    380.38 5698610.0    5942.1 fifo1/data_mem_reg_19__26_/si  -8755.84
    0:06:30   26592.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_9__28_/si  -8752.47
    0:06:30   26592.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_16__26_/si  -8750.77
    0:06:30   26592.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_8__26_/si  -8729.39
    0:06:30   26592.8    380.38 5698610.0    5942.1 fifo1/data_mem_reg_8__26_/si  -8729.39
    0:06:30   26592.9    380.38 5698610.0    5942.1 fifo1/data_mem_reg_21__1_/si  -8715.78
    0:06:30   26593.1    380.38 5698610.0    5942.1 fifo1/data_mem_reg_30__0_/si  -8708.29
    0:06:31   26593.4    380.38 5698610.0    5942.1 fifo1/data_mem_reg_7__27_/si  -8683.82
    0:06:31   26593.5    380.38 5698610.0    5942.1 fifo1/data_mem_reg_4__26_/si  -8681.41
    0:06:31   26593.6    380.38 5698610.0    5942.1 fifo1/data_mem_reg_10__0_/si  -8664.77
    0:06:31   26593.8    380.38 5698610.0    5942.1 fifo1/data_rd_reg_46_/d    -8657.58
    0:06:32   26594.0    380.38 5698607.0    5942.1 fifo1/data_rd_reg_64_/d    -8656.06
    0:06:32   26594.1    380.38 5698607.0    5942.1 fifo1/data_mem_reg_8__28_/si  -8640.45
    0:06:32   26594.3    380.38 5698607.0    5942.1 fifo1/data_mem_reg_8__1_/si  -8626.65
    0:06:33   26594.4    380.38 5698607.0    5942.1 fifo1/data_rd_reg_46_/d    -8626.30
    0:06:33   26594.6    380.38 5698607.0    5942.1 fifo1/data_rd_reg_64_/d    -8624.21
    0:06:33   26594.7    380.38 5698607.0    5942.1 fifo1/data_rd_reg_65_/si   -8623.18
    0:06:33   26594.8    380.38 5698607.0    5942.1 fifo1/data_rd_reg_15_/d    -8623.16
    0:06:33   26595.0    380.38 5698607.0    5942.1 fifo1/data_rd_reg_39_/d    -8621.80
    0:06:34   26595.1    380.38 5698607.0    5942.1 fifo1/data_mem_reg_22__0_/si  -8612.96
    0:06:34   26595.3    380.38 5698607.0    5942.1 fifo1/data_rd_reg_46_/d    -8611.90
    0:06:34   26595.4    380.38 5698607.0    5942.1 fifo1/data_rd_reg_15_/d    -8609.96
    0:06:34   26595.5    380.38 5698607.0    5942.1 fifo1/data_rd_reg_44_/d    -8607.41
    0:06:34   26595.7    380.38 5698607.0    5942.1 fifo1/data_mem_reg_16__13_/si  -8602.83
    0:06:35   26595.8    380.38 5698607.0    5942.1 fifo1/data_mem_reg_4__11_/si  -8594.30
    0:06:35   26596.0    380.38 5698607.0    5942.1 fifo1/data_mem_reg_0__14_/si  -8577.29
    0:06:35   26596.1    380.38 5698607.0    5942.1 fifo1/data_mem_reg_29__13_/si  -8570.46
    0:06:35   26596.2    380.38 5698607.0    5942.1 fifo1/data_mem_reg_31__29_/si  -8567.70
    0:06:35   26596.4    380.38 5698607.0    5942.1 fifo1/data_rd_reg_24_/d    -8566.61
    0:06:35   26596.4    380.38 5698607.0    5942.1 fifo1/data_rd_reg_70_/d    -8566.34
    0:06:36   26596.5    380.38 5698607.0    5942.1 fifo1/data_mem_reg_16__2_/si  -8549.39
    0:06:36   26596.6    380.38 5698607.0    5942.1 fifo1/data_mem_reg_18__13_/si  -8540.50
    0:06:36   26596.8    380.38 5698607.0    5942.1 fifo1/data_rd_reg_70_/d    -8536.60
    0:06:36   26597.1    380.38 5698607.0    5942.1 fifo1/data_mem_reg_15__18_/si  -8517.08
    0:06:37   26597.2    380.38 5698607.0    5942.1 fifo1/data_mem_reg_24__18_/si  -8517.08
    0:06:37   26597.3    380.38 5698607.0    5942.1 fifo1/data_mem_reg_6__18_/si  -8516.83
    0:06:37   26597.5    380.38 5698607.0    5942.1 fifo1/data_mem_reg_22__18_/si  -8504.80
    0:06:37   26597.6    380.38 5698607.0    5942.1 fifo1/data_rd_reg_49_/si   -8503.93
    0:06:37   26597.6    380.38 5698601.0    5942.1 fifo1/data_rd_reg_49_/d    -8500.52
    0:06:37   26597.8    380.38 5698601.5    5942.1 fifo0/data_mem_reg_17__4_/si  -8495.32
    0:06:37   26597.9    380.38 5698601.5    5942.1 fifo1/data_mem_reg_6__29_/si  -8479.35
    0:06:37   26598.0    380.38 5698601.5    5942.1 fifo1/data_mem_reg_16__18_/si  -8467.26
    0:06:37   26598.2    380.38 5698601.5    5942.1 fifo0/data_mem_reg_28__6_/si  -8462.09
    0:06:37   26598.3    380.38 5698601.5    5942.1 fifo0/data_mem_reg_17__6_/si  -8458.03
    0:06:37   26598.5    380.38 5698601.5    5942.1 fifo0/data_mem_reg_27__6_/si  -8457.08
    0:06:37   26598.7    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__13_/si  -8426.17
    0:06:37   26598.9    380.38 5698601.5    5942.1 fifo0/data_mem_reg_10__59_/si  -8419.01
    0:06:37   26599.0    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__10_/si  -8417.82
    0:06:38   26599.0    380.38 5698601.5    5942.1 fifo1/data_rd_reg_70_/d    -8417.39
    0:06:38   26599.2    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__7_/si  -8390.39
    0:06:38   26599.4    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__2_/si  -8383.48
    0:06:38   26599.5    380.38 5698601.5    5942.1 fifo0/data_rd_reg_50_/si   -8371.51
    0:06:38   26599.5    380.38 5698601.5    5942.1 fifo0/data_rd_reg_50_/si   -8371.51
    0:06:38   26599.7    380.38 5698601.5    5942.1 fifo0/data_rd_reg_57_/d    -8368.66
    0:06:38   26599.8    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__18_/si  -8368.14
    0:06:38   26599.9    380.38 5698601.5    5942.1 fifo0/data_mem_reg_31__52_/si  -8367.20
    0:06:38   26600.1    380.38 5698601.5    5942.1 fifo0/data_rd_reg_10_/d    -8359.20
    0:06:38   26600.4    380.38 5698601.5    5942.1 fifo0/data_rd_reg_70_/si   -8335.35
    0:06:38   26600.6    380.38 5698601.5    5942.1 fifo0/data_rd_reg_69_/si   -8307.84
    0:06:38   26600.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_69_/d    -8307.32
    0:06:38   26600.8    380.38 5698601.0    5942.1 fifo0/data_rd_reg_65_/d    -8296.92
    0:06:38   26601.0    380.38 5698601.0    5942.1 fifo0/data_rd_reg_45_/si   -8289.18
    0:06:38   26601.1    380.38 5698601.0    5942.1 fifo0/data_rd_reg_45_/d    -8287.51
    0:06:38   26601.3    380.38 5698601.0    5942.1 fifo0/data_rd_reg_54_/si   -8284.84
    0:06:39   26601.4    380.38 5698601.0    5942.1 fifo0/data_rd_reg_69_/d    -8283.83
    0:06:39   26601.5    380.38 5698601.0    5942.1 fifo0/data_rd_reg_54_/d    -8274.24
    0:06:39   26601.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_13_/si   -8258.85
    0:06:39   26601.8    380.38 5698601.0    5942.1 fifo0/data_mem_reg_11__35_/si  -8254.47
    0:06:39   26602.1    380.38 5698601.0    5942.1 fifo0/data_mem_reg_18__43_/si  -8234.60
    0:06:39   26602.4    380.38 5698601.0    5942.1 fifo0/data_rd_reg_48_/d    -8233.72
    0:06:39   26602.5    380.38 5698601.0    5942.1 fifo0/data_rd_reg_44_/d    -8232.78
    0:06:39   26602.5    380.38 5698601.0    5942.1 fifo0/data_rd_reg_45_/d    -8231.00
    0:06:39   26602.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_54_/d    -8222.87
    0:06:40   26602.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_48_/d    -8221.92
    0:06:40   26602.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_44_/d    -8217.13
    0:06:40   26602.8    380.38 5698601.0    5942.1 fifo0/data_mem_reg_10__39_/si  -8208.31
    0:06:40   26603.0    380.38 5698601.0    5942.1 fifo0/data_rd_reg_63_/d    -8200.56
    0:06:40   26603.1    380.38 5698601.0    5942.1 fifo0/data_rd_reg_5_/d     -8199.48
    0:06:41   26603.3    380.38 5698601.0    5942.1 fifo0/data_mem_reg_0__20_/si  -8197.24
    0:06:42   26603.4    380.38 5698601.0    5942.1 fifo0/data_rd_reg_48_/d    -8196.96
    0:06:42   26603.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_63_/d    -8170.36
    0:06:42   26603.8    380.38 5698601.0    5942.1 fifo0/data_mem_reg_7__16_/si  -8167.65
    0:06:43   26604.0    380.38 5698601.0    5942.1 fifo0/data_mem_reg_7__15_/si  -8163.47
    0:06:43   26604.1    380.38 5698601.0    5942.1 fifo0/data_mem_reg_19__41_/si  -8156.02
    0:06:43   26604.2    380.38 5698601.0    5942.1 fifo0/data_mem_reg_10__43_/si  -8145.23
    0:06:43   26604.4    380.38 5698601.0    5942.1 fifo0/data_mem_reg_6__64_/si  -8129.03
    0:06:43   26604.5    380.38 5698601.0    5942.1 fifo0/data_mem_reg_23__23_/si  -8120.95
    0:06:44   26604.6    380.38 5698602.0    5942.1 fifo0/data_rd_reg_45_/d    -8116.17
    0:06:44   26604.7    380.38 5698602.0    5942.1 fifo0/data_rd_reg_48_/d    -8116.04
    0:06:44   26604.9    380.38 5698602.0    5942.1 fifo0/data_mem_reg_28__25_/si  -8110.84
    0:06:44   26605.0    380.38 5698602.0    5942.1 fifo0/data_mem_reg_25__22_/si  -8104.50
    0:06:44   26605.1    380.38 5698602.0    5942.1 fifo0/data_mem_reg_20__19_/si  -8099.68
    0:06:44   26605.3    380.38 5698602.0    5942.1 fifo0/data_mem_reg_15__29_/si  -8090.89
    0:06:45   26605.4    380.38 5698602.0    5942.1 fifo0/data_mem_reg_2__19_/si  -8077.63
    0:06:45   26605.6    380.38 5698602.0    5942.1 fifo0/data_rd_reg_48_/d    -8074.96
    0:06:46   26605.8    380.38 5698602.0    5942.1 fifo0/data_rd_reg_44_/d    -8074.63
    0:06:46   26606.0    380.38 5698602.0    5942.1 fifo0/data_mem_reg_21__52_/si  -8059.14
    0:06:46   26606.1    380.38 5698602.0    5942.1 fifo0/data_mem_reg_10__54_/si  -8052.17
    0:06:46   26606.3    380.38 5698602.0    5942.1 fifo0/data_mem_reg_21__55_/si  -8046.03
    0:06:47   26606.4    380.38 5698602.0    5942.1 fifo0/data_mem_reg_1__55_/si  -8035.29
    0:06:47   26606.5    380.38 5698602.0    5942.1 fifo0/data_mem_reg_3__56_/si  -8033.29
    0:06:47   26606.7    380.38 5698602.0    5942.1 fifo0/data_mem_reg_0__56_/si  -8032.27
    0:06:47   26606.8    380.38 5698602.0    5942.1 fifo0/data_mem_reg_1__56_/si  -8025.61
    0:06:47   26607.0    380.38 5698602.0    5942.1 fifo0/data_rd_reg_48_/d    -8024.71
    0:06:48   26607.1    380.38 5698602.0    5942.1 fifo0/data_rd_reg_44_/d    -8005.62
    0:06:48   26607.2    380.38 5698602.0    5942.1 fifo0/data_mem_reg_0__54_/si  -7990.68
    0:06:48   26607.4    380.38 5698602.0    5942.1 fifo0/data_mem_reg_25__55_/si  -7989.63
    0:06:48   26607.5    380.38 5698602.0    5942.1 fifo0/data_mem_reg_14__28_/si  -7989.21
    0:06:48   26607.7    380.38 5698602.0    5942.1 fifo0/data_mem_reg_30__56_/si  -7975.88
    0:06:48   26607.8    380.38 5698602.0    5942.1 fifo0/data_mem_reg_8__26_/si  -7967.62
    0:06:48   26607.9    380.38 5698602.0    5942.1 fifo0/data_mem_reg_14__56_/si  -7966.84
    0:06:48   26608.1    380.38 5698602.0    5942.1 fifo0/data_mem_reg_18__49_/si  -7954.58
    0:06:48   26608.2    380.38 5698601.0    5942.1 fifo0/data_rd_reg_45_/d    -7953.78
    0:06:48   26608.3    380.38 5698601.0    5942.1 fifo0/data_rd_reg_48_/d    -7953.55
    0:06:48   26608.5    380.38 5698601.0    5942.1 fifo0/data_mem_reg_20__26_/si  -7937.32
    0:06:49   26608.6    380.38 5698601.0    5942.1 fifo0/data_mem_reg_3__55_/si  -7930.18
    0:06:49   26608.7    380.38 5698601.0    5942.1 fifo0/data_mem_reg_16__55_/si  -7930.16
    0:06:49   26608.9    380.38 5698601.0    5942.1 fifo0/data_mem_reg_24__55_/si  -7927.35
    0:06:49   26609.0    380.38 5698601.0    5942.1 fifo0/data_mem_reg_11__55_/si  -7925.42
    0:06:49   26609.2    380.38 5698601.0    5942.1 fifo0/data_mem_reg_26__62_/si  -7923.83
    0:06:50   26609.3    380.38 5698601.0    5942.1 fifo0/data_rd_reg_48_/d    -7923.60
    0:06:50   26609.4    380.38 5698601.0    5942.1 fifo0/data_rd_reg_44_/d    -7922.38
    0:06:50   26609.6    380.38 5698601.0    5942.1 fifo0/data_mem_reg_23__56_/si  -7921.06
    0:06:50   26609.7    380.38 5698601.0    5942.1 fifo0/data_mem_reg_6__57_/si  -7909.78
    0:06:50   26610.0    380.38 5698601.0    5942.1 fifo0/data_mem_reg_10__17_/si  -7885.90
    0:06:51   26610.1    380.38 5698601.0    5942.1 fifo0/data_mem_reg_24__18_/si  -7884.13
    0:06:51   26610.3    380.38 5698601.0    5942.1 fifo0/data_mem_reg_8__40_/si  -7868.83
    0:06:51   26610.4    380.38 5698601.0    5942.1 fifo0/data_mem_reg_29__35_/si  -7853.56
    0:06:51   26610.6    380.38 5698601.0    5942.1 fifo0/data_mem_reg_16__47_/si  -7850.15
    0:06:52   26610.7    380.38 5698601.0    5942.1 fifo0/data_rd_reg_45_/d    -7849.12
    0:06:52   26610.8    380.38 5698601.0    5942.1 fifo0/data_mem_reg_8__57_/si  -7838.92
    0:06:52   26610.9    380.38 5698601.0    5942.1 fifo0/data_mem_reg_26__46_/si  -7829.09
    0:06:53   26611.1    380.38 5698601.0    5942.1 fifo0/data_mem_reg_0__46_/si  -7823.84
    0:06:53   26611.2    380.38 5698601.0    5942.1 fifo0/data_mem_reg_16__49_/si  -7820.22
    0:06:53   26611.4    380.38 5698601.0    5942.1 fifo0/data_mem_reg_2__49_/si  -7817.73
    0:06:53   26611.5    380.38 5698601.0    5942.1 fifo0/data_mem_reg_22__47_/si  -7807.08
    0:06:53   26611.6    380.38 5698601.0    5942.1 fifo0/data_mem_reg_20__66_/si  -7803.13
    0:06:54   26611.6    380.38 5698601.0    5952.5 fifo0/data_mem_reg_20__66_/d  -7695.11
    0:06:54   26611.7    380.38 5698601.5    5952.6 fifo0/data_rd_reg_44_/d    -7693.54
    0:06:54   26611.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_20__66_/d  -7674.44
    0:06:54   26611.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_20__66_/d  -7674.44
    0:06:54   26612.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_25__70_/si  -7674.01
    0:06:55   26612.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_20__71_/si  -7672.34
    0:06:55   26612.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_6__62_/si  -7657.69
    0:06:55   26612.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__60_/si  -7642.04
    0:06:55   26612.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_5__63_/si  -7638.86
    0:06:55   26612.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_9__18_/si  -7617.86
    0:06:56   26612.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__17_/si  -7615.79
    0:06:56   26613.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_1__17_/si  -7611.29
    0:06:56   26613.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_14__17_/si  -7609.61
    0:06:57   26613.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_8__17_/si  -7602.22
    0:06:57   26613.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__8_/si  -7596.36
    0:06:57   26613.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_27__63_/si  -7583.06
    0:06:57   26613.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_27__61_/si  -7568.80
    0:06:58   26614.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__8_/si  -7544.32
    0:06:58   26614.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__11_/si  -7538.41
    0:06:58   26614.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_18__50_/si  -7535.12
    0:06:59   26614.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_0__52_/si  -7514.39
    0:06:59   26614.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__48_/si  -7512.50
    0:06:59   26614.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__48_/si  -7502.70
    0:07:00   26615.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_25__48_/si  -7500.62
    0:07:00   26615.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_3__46_/si  -7497.83
    0:07:00   26615.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_28__52_/si  -7487.50
    0:07:01   26615.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_19__45_/si  -7463.64
    0:07:01   26615.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_30__63_/si  -7441.23
    0:07:01   26616.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_9__71_/si  -7440.49
    0:07:01   26616.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_1__6_/si  -7432.53
    0:07:01   26616.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_4__49_/si  -7430.57
    0:07:01   26616.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_16__46_/si  -7427.19
    0:07:02   26616.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_1__16_/si  -7418.61
    0:07:02   26616.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_18__54_/si  -7399.54
    0:07:02   26617.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_21__49_/si  -7391.42
    0:07:02   26617.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__35_/si  -7380.98
    0:07:02   26617.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_3__35_/si  -7361.99
    0:07:02   26617.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_8__35_/si  -7342.44
    0:07:02   26617.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_12__35_/si  -7328.77
    0:07:02   26617.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__37_/si  -7323.36
    0:07:02   26618.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_18__36_/si  -7319.89
    0:07:03   26618.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_7__17_/si  -7319.16
    0:07:03   26618.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_10__18_/si  -7309.42
    0:07:03   26618.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__57_/si  -7288.05
    0:07:03   26618.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_26__47_/si  -7278.73
    0:07:03   26618.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_8__18_/si  -7275.20
    0:07:04   26618.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__43_/si  -7260.09
    0:07:04   26619.2    380.38 5698601.5    5945.0 fifo0/data_rd_reg_61_/d    -7241.86
    0:07:04   26619.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__46_/si  -7238.96
    0:07:04   26619.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_28__46_/si  -7237.43
    0:07:04   26619.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_19__28_/si  -7234.56
    0:07:04   26619.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_4__29_/si  -7230.03
    0:07:05   26619.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_25__49_/si  -7229.56
    0:07:05   26620.1    380.38 5698601.5    5945.0 fifo0/data_rd_reg_61_/d    -7228.46
    0:07:05   26620.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__44_/si  -7210.24
    0:07:05   26620.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_14__70_/si  -7205.90
    0:07:05   26620.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_7__70_/si  -7193.33
    0:07:05   26620.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_21__50_/si  -7191.91
    0:07:05   26620.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_30__66_/si  -7190.38
    0:07:05   26620.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_16__60_/si  -7177.94
    0:07:06   26621.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_4__60_/si  -7162.46
    0:07:06   26621.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_24__71_/si  -7162.05
    0:07:06   26621.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_25__47_/si  -7160.51
    0:07:06   26621.5    380.38 5698601.5    5945.0 fifo0/data_rd_reg_61_/d    -7159.95
    0:07:07   26621.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__50_/si  -7146.66
    0:07:07   26621.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_0__43_/si  -7138.73
    0:07:07   26621.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_8__43_/si  -7129.14
    0:07:07   26621.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_8__43_/si  -7129.14
    0:07:07   26622.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_5__42_/si  -7123.48
    0:07:07   26622.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_22__42_/si  -7117.91
    0:07:07   26622.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_6__41_/si  -7116.75
    0:07:08   26622.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_6__38_/si  -7113.64
    0:07:08   26622.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_18__41_/si  -7113.28
    0:07:08   26622.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_10__55_/si  -7092.02
    0:07:08   26623.0    380.38 5698601.5    5945.0 fifo0/data_rd_reg_61_/d    -7090.92
    0:07:08   26623.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_7__42_/si  -7089.18
    0:07:08   26623.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_7__42_/si  -7089.18
    0:07:08   26623.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__42_/si  -7073.25
    0:07:09   26623.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_30__8_/si  -7069.25
    0:07:09   26623.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_14__8_/si  -7050.40
    0:07:09   26623.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_6__8_/si  -7046.21
    0:07:09   26624.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__58_/si  -7023.77
    0:07:09   26624.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_27__58_/si  -7006.13
    0:07:09   26624.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_21__57_/si  -6991.64
    0:07:10   26624.5    380.38 5698601.5    5945.0 fifo0/data_rd_reg_61_/d    -6981.78
    0:07:10   26624.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_23__38_/si  -6965.47
    0:07:10   26624.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__7_/si  -6952.21
    0:07:10   26625.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_27__7_/si  -6930.33
    0:07:10   26625.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_11__11_/si  -6929.04
    0:07:10   26625.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__11_/si  -6908.76
    0:07:10   26625.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_30__11_/si  -6903.10
    0:07:11   26625.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_10__11_/si  -6883.65
    0:07:11   26626.1    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__47_/si  -6876.05
    0:07:11   26626.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_18__66_/si  -6865.87
    0:07:11   26626.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_1__63_/si  -6849.23
    0:07:11   26626.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_4__62_/si  -6847.30
    0:07:11   26626.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_29__46_/si  -6829.52
    0:07:11   26626.8    380.38 5698601.5    5945.0 fifo0/data_mem_reg_22__16_/si  -6825.83
    0:07:11   26626.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_30__26_/si  -6819.15
    0:07:12   26627.0    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__28_/si  -6805.26
    0:07:12   26627.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_19__0_/si  -6784.46
    0:07:12   26627.5    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__1_/si  -6783.34
    0:07:12   26627.6    380.38 5698601.5    5945.0 fifo0/data_mem_reg_2__1_/si  -6779.95
    0:07:12   26627.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_27__14_/si  -6776.66
    0:07:12   26627.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_14__23_/si  -6767.84
    0:07:12   26628.2    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__22_/si  -6742.19
    0:07:12   26628.3    380.38 5698601.5    5945.0 fifo0/data_mem_reg_16__22_/si  -6741.05
    0:07:12   26628.4    380.38 5698601.5    5945.0 fifo0/data_mem_reg_10__63_/si  -6725.60
    0:07:12   26628.7    380.38 5698601.5    5945.0 fifo0/data_mem_reg_0__7_/si  -6705.52
    0:07:12   26628.9    380.38 5698601.5    5945.0 fifo0/data_mem_reg_17__14_/si  -6703.47
    0:07:12   26629.1    380.38 5698601.5    5945.0 fifo0/data_rd_reg_58_/d    -6682.82
    0:07:12   26628.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_12__65_/d  -6677.50
    0:07:12   26628.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_12__65_/d  -6677.50
    0:07:13   26629.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_17__60_/si  -6660.24
    0:07:13   26629.1    380.38 5698601.5    5942.0 fifo0/data_rd_reg_47_/d    -6660.13
    0:07:13   26629.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_7__51_/si  -6655.01
    0:07:13   26629.4    380.38 5698601.5    5942.0 fifo0/data_mem_reg_18__39_/si  -6642.04
    0:07:13   26629.5    380.38 5698601.5    5942.0 fifo0/data_rd_reg_49_/si   -6625.77
    0:07:13   26629.5    380.38 5698601.5    5942.0 fifo0/data_rd_reg_49_/si   -6625.77
    0:07:13   26629.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_23__14_/si  -6607.31
    0:07:14   26630.1    380.38 5698601.5    5942.0 fifo0/data_rd_reg_58_/d    -6580.17
    0:07:14   26630.4    380.38 5698601.5    5942.0 fifo0/data_rd_reg_47_/d    -6561.69
    0:07:14   26630.6    380.38 5698601.5    5942.0 fifo0/data_rd_reg_60_/d    -6538.12
    0:07:14   26630.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_18__20_/si  -6529.79
    0:07:14   26630.9    380.38 5698601.5    5942.0 fifo0/data_mem_reg_25__18_/si  -6522.15
    0:07:15   26631.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_11__23_/si  -6501.02
    0:07:15   26631.3    380.38 5698601.5    5942.0 fifo0/data_mem_reg_0__28_/si  -6498.24
    0:07:15   26631.5    380.38 5698601.5    5942.0 fifo0/data_mem_reg_28__30_/si  -6495.74
    0:07:15   26631.6    380.38 5698601.5    5942.0 fifo0/data_mem_reg_26__32_/si  -6489.37
    0:07:16   26631.8    380.38 5698601.5    5942.0 fifo0/data_rd_reg_47_/d    -6489.36
    0:07:16   26631.9    380.38 5698601.5    5942.0 fifo0/data_mem_reg_26__48_/si  -6480.94
    0:07:16   26632.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_10__5_/si  -6474.01
    0:07:16   26632.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_21__3_/si  -6471.39
    0:07:16   26632.3    380.38 5698601.5    5942.0 fifo0/data_mem_reg_11__14_/si  -6470.11
    0:07:16   26632.5    380.38 5698601.5    5942.0 fifo0/data_mem_reg_12__1_/si  -6457.64
    0:07:17   26632.7    380.38 5698601.5    5942.0 fifo0/data_mem_reg_10__14_/si  -6440.49
    0:07:17   26632.9    380.38 5698601.5    5942.0 fifo0/data_rd_reg_47_/d    -6436.77
    0:07:18   26633.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_3__50_/si  -6436.55
    0:07:18   26633.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_9__40_/si  -6424.42
    0:07:18   26633.3    380.38 5698601.5    5942.0 fifo0/data_mem_reg_11__38_/si  -6414.54
    0:07:18   26633.4    380.38 5698601.5    5942.0 fifo0/data_mem_reg_4__4_/si  -6413.94
    0:07:19   26633.6    380.38 5698601.5    5942.0 fifo0/data_mem_reg_2__52_/si  -6411.75
    0:07:19   26633.7    380.38 5698601.5    5942.0 fifo0/data_mem_reg_20__52_/si  -6405.18
    0:07:19   26633.9    380.38 5698601.5    5942.0 fifo0/data_mem_reg_2__50_/si  -6403.12
    0:07:19   26634.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_0__15_/si  -6400.89
    0:07:19   26634.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_0__15_/si  -6400.89
    0:07:20   26634.1    380.38 5698601.5    5942.0 fifo0/data_mem_reg_6__52_/si  -6389.63
    0:07:20   26634.3    380.38 5698601.5    5942.0 fifo0/data_rd_reg_47_/d    -6388.91
    0:07:21   26634.6    380.38 5698601.5    5942.0 fifo0/data_mem_reg_20__53_/si  -6364.56
    0:07:21   26634.7    380.38 5698601.5    5942.0 fifo0/data_mem_reg_0__44_/si  -6355.20
    0:07:21   26634.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_24__66_/si  -6353.91
    0:07:21   26635.0    380.38 5698601.5    5942.0 fifo0/data_mem_reg_24__70_/si  -6349.59
    0:07:21   26635.1    380.38 5698601.5    5942.0 fifo0/data_mem_reg_3__67_/si  -6348.53
    0:07:21   26635.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_9__65_/si  -6345.72
    0:07:21   26635.4    380.38 5698601.5    5942.0 fifo0/data_mem_reg_0__69_/si  -6339.92
    0:07:21   26635.5    380.38 5698601.5    5942.0 fifo0/data_mem_reg_15__16_/si  -6337.83
    0:07:21   26635.7    380.38 5698601.5    5942.0 fifo0/data_mem_reg_2__21_/si  -6327.91
    0:07:22   26635.9    380.38 5698601.5    5942.0 fifo0/data_mem_reg_6__53_/si  -6296.76
    0:07:22   26636.2    380.38 5698601.5    5942.0 fifo0/data_mem_reg_16__30_/si  -6277.79
    0:07:22   26636.4    380.38 5698601.5    5942.0 fifo0/data_mem_reg_26__31_/si  -6271.06
    0:07:22   26636.5    380.38 5698601.5    5942.0 fifo0/data_mem_reg_24__53_/si  -6261.52
    0:07:22   26636.6    380.38 5698601.5    5942.0 fifo0/data_mem_reg_24__51_/si  -6241.90
    0:07:22   26636.8    380.38 5698601.5    5942.0 fifo0/data_mem_reg_16__51_/si  -6223.03
    0:07:22   26636.9    380.38 5698601.5    5942.0 fifo0/data_mem_reg_20__69_/si  -6208.75
    0:07:22   26637.1    380.38 5698603.0    5942.0 fifo0/data_rd_reg_47_/d    -6208.62
    0:07:22   26637.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_28__53_/si  -6181.50
    0:07:22   26637.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_3__30_/si  -6163.74
    0:07:22   26637.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__24_/si  -6141.50
    0:07:22   26638.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_5__21_/si  -6127.18
    0:07:22   26638.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_7__21_/si  -6121.16
    0:07:22   26638.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_0__21_/si  -6121.01
    0:07:22   26638.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_4__21_/si  -6115.17
    0:07:22   26638.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_4__21_/si  -6115.17
    0:07:22   26638.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__21_/si  -6114.33
    0:07:22   26638.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__21_/si  -6114.33
    0:07:22   26638.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_18__68_/si  -6111.44
    0:07:23   26638.8    380.38 5698603.0    5942.0 fifo0/data_rd_reg_47_/d    -6110.80
    0:07:23   26639.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__30_/si  -6086.20
    0:07:23   26639.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_16__31_/si  -6067.50
    0:07:23   26639.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_14__7_/si  -6066.65
    0:07:23   26639.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_9__7_/si  -6062.93
    0:07:23   26639.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_9__8_/si  -6044.31
    0:07:23   26640.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_6__63_/si  -6043.84
    0:07:23   26640.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__60_/si  -6042.60
    0:07:23   26640.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_23__67_/si  -6039.67
    0:07:23   26640.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_6__49_/si  -6037.10
    0:07:23   26640.6    380.38 5698603.0    5942.0 fifo0/data_rd_reg_47_/d    -6035.79
    0:07:23   26640.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__21_/si  -6019.44
    0:07:23   26640.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_8__11_/si  -6003.30
    0:07:23   26641.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__13_/si  -5988.42
    0:07:23   26641.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_17__68_/si  -5972.53
    0:07:23   26641.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_10__49_/si  -5963.89
    0:07:23   26641.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__3_/si  -5942.93
    0:07:23   26641.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_12__39_/si  -5942.43
    0:07:23   26641.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_9__38_/si  -5929.97
    0:07:23   26642.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_1__14_/si  -5913.93
    0:07:23   26642.2    380.38 5698603.0    5942.0 fifo0/data_rd_reg_47_/d    -5908.48
    0:07:23   26642.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_14__11_/si  -5894.05
    0:07:23   26642.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_4__63_/si  -5883.78
    0:07:23   26642.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__1_/si  -5859.54
    0:07:23   26642.9    380.38 5698603.0    5942.0 fifo0/data_rd_reg_38_/si   -5857.74
    0:07:23   26643.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__40_/si  -5856.37
    0:07:23   26643.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__16_/si  -5840.14
    0:07:23   26643.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_10__4_/si  -5824.41
    0:07:23   26643.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__25_/si  -5816.52
    0:07:23   26643.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_10__25_/si  -5814.14
    0:07:23   26643.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_7__25_/si  -5808.75
    0:07:23   26643.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_0__19_/si  -5808.75
    0:07:23   26644.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_27__66_/si  -5805.77
    0:07:23   26644.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_14__66_/si  -5786.27
    0:07:23   26644.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_24__48_/si  -5775.77
    0:07:24   26644.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_4__25_/si  -5768.54
    0:07:24   26644.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_28__71_/si  -5767.58
    0:07:24   26644.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_27__0_/si  -5749.43
    0:07:24   26645.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_23__1_/si  -5742.64
    0:07:24   26645.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_13__0_/si  -5718.01
    0:07:24   26645.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_20__3_/si  -5706.02
    0:07:24   26645.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_23__4_/si  -5683.99
    0:07:24   26645.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__6_/si  -5683.94
    0:07:24   26645.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_29__5_/si  -5679.90
    0:07:25   26646.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_27__3_/si  -5660.08
    0:07:25   26646.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_3__9_/si  -5640.73
    0:07:25   26646.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_29__6_/si  -5638.77
    0:07:25   26646.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_29__16_/si  -5628.34
    0:07:25   26647.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__15_/si  -5607.96
    0:07:25   26647.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_14__67_/si  -5607.47
    0:07:25   26647.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__71_/si  -5589.48
    0:07:25   26647.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_17__66_/si  -5584.98
    0:07:25   26647.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_8__59_/si  -5584.81
    0:07:25   26647.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_1__67_/si  -5579.69
    0:07:25   26648.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_12__6_/si  -5561.12
    0:07:26   26648.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_2__10_/si  -5540.41
    0:07:26   26648.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_29__53_/si  -5537.53
    0:07:26   26648.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__51_/si  -5527.58
    0:07:26   26648.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__50_/si  -5522.41
    0:07:26   26649.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__53_/si  -5516.08
    0:07:26   26649.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__15_/si  -5498.00
    0:07:26   26649.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__17_/si  -5491.72
    0:07:26   26649.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_5__8_/si  -5485.31
    0:07:26   26649.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__8_/si  -5484.41
    0:07:26   26649.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_14__68_/si  -5465.31
    0:07:26   26650.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__11_/si  -5458.07
    0:07:26   26650.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_2__8_/si  -5448.98
    0:07:27   26650.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_7__36_/si  -5436.25
    0:07:27   26650.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_16__42_/si  -5427.07
    0:07:27   26650.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_10__41_/si  -5412.94
    0:07:27   26650.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__41_/si  -5406.89
    0:07:27   26650.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_13__41_/si  -5395.98
    0:07:27   26651.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_0__36_/si  -5388.71
    0:07:27   26651.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_6__36_/si  -5388.10
    0:07:27   26651.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__42_/si  -5378.57
    0:07:27   26651.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_27__36_/si  -5367.18
    0:07:28   26651.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_11__36_/si  -5362.73
    0:07:28   26651.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__69_/si  -5342.85
    0:07:28   26652.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__50_/si  -5320.48
    0:07:28   26652.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_7__27_/si  -5317.58
    0:07:28   26652.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_7__22_/si  -5314.24
    0:07:28   26652.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_21__22_/si  -5312.06
    0:07:29   26652.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__22_/si  -5310.51
    0:07:29   26652.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_0__22_/si  -5309.08
    0:07:29   26652.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_21__41_/si  -5292.73
    0:07:29   26653.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_26__27_/si  -5271.80
    0:07:30   26653.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_13__58_/si  -5271.11
    0:07:30   26653.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__59_/si  -5257.11
    0:07:30   26653.8    380.38 5698603.0    5942.0 fifo0/data_mem_reg_30__9_/si  -5238.89
    0:07:30   26654.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_28__9_/si  -5216.89
    0:07:30   26654.2    380.38 5698603.0    5942.0 fifo0/data_mem_reg_17__12_/si  -5199.40
    0:07:30   26654.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_24__9_/si  -5190.49
    0:07:31   26654.5    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__69_/si  -5174.65
    0:07:31   26654.6    380.38 5698603.0    5942.0 fifo0/data_mem_reg_29__71_/si  -5170.20
    0:07:31   26654.7    380.38 5698603.0    5942.0 fifo0/data_mem_reg_15__20_/si  -5156.32
    0:07:32   26654.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_4__22_/si  -5155.03
    0:07:32   26655.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_10__61_/si  -5124.65
    0:07:32   26655.4    380.38 5698603.0    5942.0 fifo0/data_mem_reg_2__12_/si  -5109.62
    0:07:33   26655.6    380.38 5698603.0    5942.0 fifo0/addr_wr_reg_3_/si    -5099.95
    0:07:33   26655.9    380.38 5698603.0    5942.0 fifo0/data_mem_reg_31__30_/si  -5073.24
    0:07:33   26656.0    380.38 5698603.0    5942.0 fifo0/data_mem_reg_31__46_/si  -5072.88
    0:07:33   26656.1    380.38 5698603.0    5942.0 fifo0/data_mem_reg_31__28_/si  -5064.79
    0:07:34   26656.3    380.38 5698603.0    5942.0 fifo0/data_mem_reg_19__12_/si  -5061.87
    0:07:34   26656.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_14__69_/si  -5037.23
    0:07:35   26656.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__33_/si  -5028.27
    0:07:35   26657.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__35_/si  -5001.48
    0:07:35   26657.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__37_/si  -4983.72
    0:07:35   26657.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__15_/si  -4983.54
    0:07:36   26657.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__24_/si  -4982.03
    0:07:36   26657.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__23_/si  -4976.47
    0:07:36   26657.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__24_/si  -4976.25
    0:07:36   26657.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__24_/si  -4976.25
    0:07:37   26658.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__9_/si  -4955.62
    0:07:37   26658.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__31_/si  -4929.14
    0:07:37   26658.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__23_/si  -4907.43
    0:07:38   26658.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__24_/si  -4897.94
    0:07:38   26658.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__24_/si  -4892.23
    0:07:38   26659.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_25__16_/si  -4882.77
    0:07:38   26659.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__54_/si  -4876.61
    0:07:38   26659.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_19__54_/si  -4864.47
    0:07:38   26659.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__54_/si  -4854.79
    0:07:38   26659.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__6_/si  -4840.09
    0:07:38   26659.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_22__24_/si  -4834.64
    0:07:38   26659.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_25__29_/si  -4832.00
    0:07:38   26660.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__55_/si  -4824.86
    0:07:38   26660.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_20__28_/si  -4807.17
    0:07:38   26660.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_2__28_/si  -4803.06
    0:07:38   26660.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__28_/si  -4793.92
    0:07:39   26660.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__37_/si  -4782.73
    0:07:39   26660.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__5_/si  -4771.45
    0:07:39   26660.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__56_/si  -4766.55
    0:07:39   26661.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__55_/si  -4740.43
    0:07:39   26661.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__34_/si  -4738.20
    0:07:39   26661.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_22__28_/si  -4725.37
    0:07:40   26661.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__28_/si  -4722.84
    0:07:40   26661.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__54_/si  -4719.74
    0:07:40   26661.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__55_/si  -4704.62
    0:07:40   26662.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__57_/si  -4692.35
    0:07:40   26662.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__57_/si  -4683.71
    0:07:40   26662.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__35_/si  -4670.14
    0:07:41   26662.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_25__6_/si  -4653.59
    0:07:41   26662.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__12_/si  -4631.30
    0:07:41   26662.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__45_/si  -4624.91
    0:07:41   26663.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__45_/si  -4621.13
    0:07:41   26663.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__45_/si  -4616.20
    0:07:41   26663.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__57_/si  -4595.39
    0:07:41   26663.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__45_/si  -4587.49
    0:07:41   26663.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__17_/si  -4573.40
    0:07:42   26663.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__12_/si  -4555.28
    0:07:42   26664.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_25__32_/si  -4544.41
    0:07:42   26664.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_18__64_/si  -4537.26
    0:07:42   26664.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__8_/si  -4521.10
    0:07:42   26664.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__8_/si  -4521.10
    0:07:42   26664.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_25__61_/si  -4505.92
    0:07:42   26664.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__51_/si  -4505.00
    0:07:42   26664.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__44_/si  -4503.46
    0:07:42   26664.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__45_/si  -4499.72
    0:07:43   26664.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__64_/si  -4499.58
    0:07:43   26665.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__64_/si  -4478.05
    0:07:43   26665.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__59_/si  -4459.55
    0:07:43   26665.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__13_/si  -4438.54
    0:07:43   26665.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__62_/si  -4418.71
    0:07:43   26666.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__47_/si  -4415.66
    0:07:43   26666.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__44_/si  -4401.11
    0:07:44   26666.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__34_/si  -4381.34
    0:07:44   26666.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__34_/si  -4369.91
    0:07:44   26666.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_18__37_/si  -4353.17
    0:07:44   26666.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__37_/si  -4351.01
    0:07:44   26667.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__37_/si  -4341.96
    0:07:45   26667.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__11_/si  -4321.15
    0:07:45   26667.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__44_/si  -4317.72
    0:07:46   26667.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_4__34_/si  -4303.84
    0:07:46   26667.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__34_/si  -4293.58
    0:07:46   26667.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__34_/si  -4293.31
    0:07:46   26668.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__68_/si  -4291.26
    0:07:47   26668.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_20__35_/si  -4273.00
    0:07:47   26668.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__35_/si  -4267.15
    0:07:47   26668.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__35_/si  -4256.74
    0:07:48   26668.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__42_/si  -4253.40
    0:07:48   26668.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__42_/si  -4238.09
    0:07:49   26669.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__36_/si  -4212.35
    0:07:49   26669.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_14__36_/si  -4206.77
    0:07:49   26669.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_12__58_/si  -4196.24
    0:07:49   26669.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__59_/si  -4193.77
    0:07:49   26669.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__58_/si  -4184.06
    0:07:50   26669.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__59_/si  -4158.62
    0:07:50   26670.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__27_/si  -4140.22
    0:07:50   26670.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__27_/si  -4135.78
    0:07:50   26670.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__29_/si  -4133.94
    0:07:51   26670.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__58_/si  -4125.37
    0:07:51   26670.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__28_/si  -4101.66
    0:07:51   26670.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__29_/si  -4091.85
    0:07:51   26671.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__61_/si  -4069.87
    0:07:51   26671.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__61_/si  -4051.91
    0:07:52   26671.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__59_/si  -4033.58
    0:07:52   26671.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__61_/si  -4021.38
    0:07:52   26671.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_19__51_/si  -4016.61
    0:07:52   26671.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__53_/si  -4016.47
    0:07:53   26671.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__50_/si  -4016.42
    0:07:53   26672.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_22__27_/si  -4015.37
    0:07:53   26672.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__68_/si  -4002.33
    0:07:53   26672.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__53_/si  -3984.21
    0:07:53   26672.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__68_/si  -3984.11
    0:07:54   26672.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__60_/si  -3967.11
    0:07:54   26672.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__61_/si  -3961.40
    0:07:54   26673.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_4__68_/si  -3958.99
    0:07:54   26673.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__42_/si  -3954.96
    0:07:55   26673.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__71_/si  -3943.65
    0:07:55   26673.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__40_/si  -3941.12
    0:07:55   26673.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__38_/si  -3940.58
    0:07:55   26673.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__39_/si  -3927.90
    0:07:55   26673.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__40_/si  -3924.49
    0:07:55   26674.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__42_/si  -3912.47
    0:07:56   26674.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__40_/si  -3899.65
    0:07:56   26674.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__20_/si  -3888.27
    0:07:56   26674.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__26_/si  -3882.88
    0:07:56   26674.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__26_/si  -3880.45
    0:07:56   26674.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__24_/si  -3872.73
    0:07:56   26674.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__28_/si  -3870.28
    0:07:57   26675.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__26_/si  -3868.97
    0:07:57   26675.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__28_/si  -3863.38
    0:07:57   26675.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__11_/si  -3837.32
    0:07:57   26675.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_22__23_/si  -3836.26
    0:07:57   26675.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__23_/si  -3820.33
    0:07:57   26675.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_20__23_/si  -3817.13
    0:07:57   26676.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__22_/si  -3805.95
    0:07:57   26676.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__22_/si  -3805.05
    0:07:57   26676.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__27_/si  -3796.13
    0:07:57   26676.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_2__23_/si  -3786.89
    0:07:57   26676.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_14__65_/si  -3768.80
    0:07:58   26676.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__58_/si  -3752.65
    0:07:58   26677.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_19__47_/si  -3718.66
    0:07:58   26677.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__47_/si  -3717.67
    0:07:58   26677.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__33_/si  -3708.84
    0:07:58   26677.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__33_/si  -3705.06
    0:07:58   26677.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__33_/si  -3692.13
    0:07:58   26677.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_6__47_/si  -3690.59
    0:07:58   26677.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_2__22_/si  -3681.09
    0:07:58   26678.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__47_/si  -3664.73
    0:07:58   26678.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__50_/si  -3648.22
    0:07:58   26678.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__44_/si  -3637.62
    0:07:58   26678.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__10_/si  -3635.59
    0:07:58   26678.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__33_/si  -3630.32
    0:07:58   26678.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__14_/si  -3618.45
    0:07:59   26678.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_55_/d    -3611.91
    0:07:59   26678.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__18_/si  -3598.05
    0:07:59   26679.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__60_/si  -3588.11
    0:07:59   26679.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__22_/si  -3582.67
    0:07:59   26679.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__12_/si  -3573.68
    0:07:59   26679.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__12_/si  -3558.08
    0:07:59   26679.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__47_/si  -3542.80
    0:07:59   26679.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__67_/si  -3536.19
    0:07:59   26679.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__19_/si  -3519.19
    0:07:59   26680.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__10_/si  -3501.43
    0:07:59   26680.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__6_/si  -3484.80
    0:07:59   26680.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__12_/si  -3468.12
    0:07:59   26680.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_14__12_/si  -3451.58
    0:07:59   26680.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__13_/si  -3446.73
    0:07:59   26680.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__13_/si  -3445.93
    0:07:59   26680.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__13_/si  -3444.24
    0:07:59   26681.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__22_/si  -3438.82
    0:07:59   26681.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__71_/si  -3436.03
    0:07:59   26681.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_12__13_/si  -3415.78
    0:07:59   26681.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__5_/si  -3400.17
    0:07:59   26681.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__9_/si  -3377.17
    0:07:59   26682.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__66_/si  -3373.96
    0:08:00   26682.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__22_/si  -3356.04
    0:08:00   26682.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_23__10_/si  -3341.75
    0:08:00   26682.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__71_/si  -3337.94
    0:08:00   26682.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__4_/si  -3327.07
    0:08:00   26682.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__9_/si  -3319.13
    0:08:01   26683.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__8_/si  -3317.75
    0:08:01   26683.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__65_/si  -3305.31
    0:08:01   26683.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__9_/si  -3296.48
    0:08:01   26683.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__13_/si  -3273.71
    0:08:01   26683.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__2_/si  -3256.60
    0:08:01   26684.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__7_/si  -3253.49
    0:08:02   26684.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__7_/si  -3235.51
    0:08:02   26684.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__8_/si  -3232.36
    0:08:02   26684.4    380.38 5698603.0    5941.9 fifo0/cnt_data_reg_0_/si   -3226.56
    0:08:02   26684.6    380.38 5698603.0    5941.9 fifo0/cnt_data_reg_5_/si   -3218.56
    0:08:03   26684.7    380.38 5698603.0    5941.9 fifo0/cnt_data_reg_3_/si   -3214.31
    0:08:03   26684.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__48_/si  -3198.38
    0:08:03   26685.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_31__20_/si  -3197.41
    0:08:03   26685.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__52_/si  -3190.91
    0:08:03   26685.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__54_/si  -3166.41
    0:08:04   26685.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_12__54_/si  -3158.85
    0:08:04   26685.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__40_/si  -3152.51
    0:08:04   26685.8    380.38 5698603.0    5941.9 fifo0/data_rd_reg_39_/d    -3151.68
    0:08:05   26686.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__33_/si  -3147.40
    0:08:05   26686.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__14_/si  -3143.40
    0:08:05   26686.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__39_/si  -3142.99
    0:08:05   26686.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__38_/si  -3130.79
    0:08:05   26686.5    380.38 5698603.0    5941.9 fifo0/data_rd_reg_33_/si   -3114.36
    0:08:06   26686.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__3_/si  -3109.68
    0:08:06   26686.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__1_/si  -3093.70
    0:08:06   26686.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__38_/si  -3083.65
    0:08:06   26687.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__1_/si  -3072.46
    0:08:07   26687.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_14__1_/si  -3062.69
    0:08:07   26687.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_15__0_/si  -3062.61
    0:08:07   26687.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__6_/si  -3038.23
    0:08:08   26687.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__6_/si  -3036.52
    0:08:08   26687.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__6_/si  -3034.73
    0:08:08   26688.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_4__6_/si  -3020.74
    0:08:09   26688.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__38_/si  -3003.13
    0:08:09   26688.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__4_/si  -2997.74
    0:08:10   26688.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__6_/si  -2996.21
    0:08:10   26688.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__5_/si  -2987.24
    0:08:10   26688.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__4_/si  -2987.17
    0:08:10   26688.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_3__10_/si  -2973.97
    0:08:10   26689.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__37_/si  -2958.28
    0:08:10   26689.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_21__0_/si  -2935.23
    0:08:10   26689.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__0_/si  -2933.99
    0:08:11   26689.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_7__1_/si  -2912.22
    0:08:11   26689.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__5_/si  -2902.09
    0:08:11   26690.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__37_/si  -2897.16
    0:08:12   26690.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__40_/si  -2884.00
    0:08:12   26690.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__5_/si  -2882.77
    0:08:12   26690.4    380.38 5698603.0    5941.9 fifo0/data_rd_reg_36_/d    -2880.93
    0:08:12   26690.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__1_/si  -2878.87
    0:08:12   26690.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__40_/si  -2867.93
    0:08:12   26690.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__5_/si  -2856.46
    0:08:12   26691.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_19__4_/si  -2855.02
    0:08:12   26691.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__14_/si  -2845.30
    0:08:12   26691.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__39_/si  -2844.77
    0:08:12   26691.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_12__14_/si  -2838.63
    0:08:12   26691.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__3_/si  -2836.14
    0:08:12   26692.0    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/si   -2799.53
    0:08:12   26692.1    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2797.19
    0:08:12   26692.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__13_/si  -2777.79
    0:08:13   26692.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_10__3_/si  -2761.11
    0:08:13   26692.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2757.60
    0:08:13   26692.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_24__13_/si  -2743.64
    0:08:13   26693.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_2__13_/si  -2727.92
    0:08:13   26693.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__13_/si  -2723.49
    0:08:13   26693.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_2__2_/si  -2719.30
    0:08:13   26693.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__1_/si  -2698.27
    0:08:13   26693.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2697.46
    0:08:14   26693.8    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__2_/si  -2691.49
    0:08:14   26693.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_29__4_/si  -2675.18
    0:08:14   26694.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_27__5_/si  -2650.52
    0:08:14   26694.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_30__4_/si  -2646.77
    0:08:14   26694.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__43_/si  -2633.52
    0:08:14   26694.5    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__43_/si  -2633.52
    0:08:14   26694.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__42_/si  -2632.58
    0:08:14   26694.8    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2631.78
    0:08:14   26694.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__2_/si  -2624.42
    0:08:14   26695.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_26__2_/si  -2623.32
    0:08:14   26695.2    380.38 5698603.0    5941.9 fifo0/data_mem_reg_11__43_/si  -2616.31
    0:08:14   26695.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_12__43_/si  -2602.24
    0:08:14   26695.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_17__3_/si  -2576.53
    0:08:14   26695.7    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__3_/si  -2573.90
    0:08:14   26695.9    380.38 5698603.0    5941.9 fifo0/data_mem_reg_5__39_/si  -2572.15
    0:08:15   26696.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__3_/si  -2564.92
    0:08:15   26696.2    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2563.16
    0:08:15   26696.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_16__14_/si  -2552.51
    0:08:15   26696.4    380.38 5698603.0    5941.9 fifo0/data_mem_reg_0__4_/si  -2550.12
    0:08:15   26696.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_1__4_/si  -2546.30
    0:08:15   26696.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2544.12
    0:08:16   26696.9    380.38 5698603.0    5941.9 fifo0/data_rd_reg_14_/si   -2525.78
    0:08:16   26697.0    380.38 5698603.0    5941.9 fifo0/data_rd_reg_59_/si   -2525.67
    0:08:16   26697.1    380.38 5698603.0    5941.9 fifo0/data_rd_reg_59_/d    -2525.40
    0:08:16   26697.3    380.38 5698603.0    5941.9 fifo0/data_rd_reg_62_/d    -2521.44
    0:08:16   26697.4    380.38 5698603.0    5941.9 fifo0/data_rd_reg_52_/d    -2518.83
    0:08:16   26697.6    380.38 5698603.0    5941.9 fifo0/data_mem_reg_28__4_/si  -2509.62
    0:08:16   26697.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2503.88
    0:08:17   26697.8    380.38 5698603.0    5941.9 fifo0/data_rd_reg_62_/d    -2503.30
    0:08:17   26698.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_8__4_/si  -2502.69
    0:08:17   26698.1    380.38 5698603.0    5941.9 fifo0/data_mem_reg_9__33_/si  -2492.68
    0:08:17   26698.3    380.38 5698603.0    5941.9 fifo0/data_mem_reg_4__33_/si  -2481.38
    0:08:18   26698.4    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2481.18
    0:08:18   26698.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_62_/d    -2480.17
    0:08:18   26699.0    380.38 5698603.0    5941.9 fifo0/data_mem_reg_13__34_/si  -2454.06
    0:08:19   26699.3    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2452.40
    0:08:19   26699.4    380.38 5698603.0    5941.9 fifo0/data_rd_reg_62_/d    -2449.90
    0:08:19   26699.5    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2448.17
    0:08:19   26699.7    380.38 5698603.0    5941.9 fifo0/data_rd_reg_62_/d    -2447.32
    0:08:19   26699.8    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2447.26
    0:08:19   26699.9    380.38 5698603.0    5941.9 fifo0/data_rd_reg_46_/d    -2445.16
    0:08:21   26699.8    380.38 5698604.5    5941.9 fifo0/data_rd_reg_46_/d    -2444.38
    0:08:21   26700.0    380.38 5698604.5    5941.9 fifo0/data_rd_reg_46_/d    -2444.34
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:22   26699.9    380.38 5680934.0    5941.9 flag_ded_alu               -2444.34
    0:08:23   26700.2    380.38 5722704.0    5941.9 flag_ded_alu               -2444.34
    0:08:24   26700.6    380.38 5727174.5    5941.9 flag_ded_alu               -2444.34
    0:08:26   26700.5    380.38 5716821.0    5941.9 flag_ded_alu               -2444.34
    0:08:26   26700.5    380.38 5716821.0    5941.9 flag_ded_alu               -2444.34
    0:08:26   26700.5    380.38 5716821.0    5941.9 flag_ded_alu               -2444.34
    0:08:27   26700.4    380.38 5755664.5    5941.9 flag_ded0                  -2444.34
    0:08:28   26700.4    380.38 5755184.5    5941.9 flag_ded0                  -2444.34
    0:08:29   26700.4    380.38 5734859.5    5941.9 flag_ded0                  -2444.34
    0:08:29   26700.4    380.38 5734859.5    5941.9 flag_ded0                  -2444.34
    0:08:30   26700.7    379.44 5734304.5    5940.5 fifo1/clk_gate_data_mem_reg_2__2_latch/en  -2444.34
    0:08:30   26701.4    379.44 5733751.0    5940.5 fifo0/clk_gate_data_mem_reg_4__0_latch/en  -2444.34
    0:08:31   26701.6    379.44 5732932.0    5940.5                            -2444.34
    0:08:31   26701.7    368.98 5731260.5    5940.5 fifo1/clk_gate_data_mem_reg_8__0_latch/en  -2444.34
    0:08:33   26702.2    366.96 5730727.5    5940.5 fifo1/clk_gate_data_mem_reg_8__0_latch/en  -2444.34
    0:08:33   26702.5    366.96 5730425.5    5940.5 fifo0/clk_gate_data_mem_reg_7__0_latch/en  -2444.34
    0:08:33   26702.9    366.96 5730259.5    5940.5 fifo0/clk_gate_data_mem_reg_22__0_latch/en  -2444.34
    0:08:34   26703.0    366.96 5729162.5    5940.5 fifo0/data_mem_reg_9__54_/ss  -2444.34
    0:08:34   26703.0    366.96 5728770.5    5940.5 fifo0/clk_gate_data_mem_reg_7__0_latch/en  -2444.34
    0:08:34   26703.2    361.70 5727858.0    5940.5 fifo1/clk_gate_data_mem_reg_8__0_latch/en  -2444.34
    0:08:34   26702.8    361.70 5727844.5    5940.5 gen_ecc_in0_ecc_reg_5_/d   -2444.34
    0:08:35   26703.3    352.53 5727013.5    5940.5 fifo1/clk_gate_data_mem_reg_6__3_latch/en  -2444.34
    0:08:35   26703.7    352.53 5726765.0    5940.5 gen_ecc_in0_ecc_reg_1_/d   -2444.34
    0:08:36   26702.8    352.53 5726376.0    5940.5 fifo0/clk_gate_data_mem_reg_4__0_latch/en  -2444.34
    0:08:36   26702.6    352.53 5726281.5    5940.5 fifo0/data_mem_reg_9__54_/ss  -2444.34
    0:08:36   26702.6    352.53 5726194.0    5940.5 gen_ecc_in0_ecc_reg_2_/d   -2444.34
    0:08:36   26702.2    352.53 5726165.0    5940.5 gen_ecc_in0_ecc_reg_6_/d   -2444.34
    0:08:36   26702.1    352.53 5726195.5    5940.5 gen_ecc_in0_ecc_reg_7_/d   -2444.34
    0:08:37   26702.6    342.04 5725502.5    5940.5 fifo1/clk_gate_data_mem_reg_10__0_latch/en  -2444.34
    0:08:37   26703.3    342.04 5725390.0    5940.5 fifo0/clk_gate_data_mem_reg_20__0_latch/en  -2444.34
    0:08:37   26703.2    338.50 5726233.5    5946.4 gen_ecc_in0_ecc_reg_7_/d   -2444.34
    0:08:37   26703.2    338.50 5726233.5    5946.4 gen_ecc_in0_ecc_reg_7_/d   -2444.34
    0:08:38   26702.8    320.57 5726190.5    5946.4 gen_ecc_in0_ecc_reg_7_/d   -2444.34
    0:08:39   26702.9    320.08 5729558.0    5946.4 init_mask_alu0_seed7_reg_167_/ss  -2444.34
    0:08:39   26703.3    320.08 5728592.0    5946.4 fifo0/clk_gate_data_mem_reg_27__latch/te  -2444.34
    0:08:41   26703.0    320.08 5728618.5    5946.4 fifo0/data_mem_reg_25__20_/ss  -2444.34
    0:08:44   26703.2    320.09 5728055.5    5946.4 gen_ecc_in0_ecc_reg_3_/d   -2444.34
    0:08:45   26703.1    320.09 5728031.0    5946.4 fifo2/data_mem_reg_31__31_/ssb  -2444.34
    0:08:45   26703.1    320.09 5727866.0    5946.4 fifo1/clk_gate_data_mem_reg_31__0_latch/en  -2444.34
    0:08:46   26702.9    319.76 5738293.0    5946.4 init_mask_alu0_seed7_reg_167_/ss  -2444.34
    0:08:48   26703.1    319.76 5737630.0    5946.4 gen_ecc_in0_ecc_reg_1_/d   -2444.34
    0:08:48   26702.3    319.76 5737266.0    5946.9 fifo0/clk_gate_data_mem_reg_22__0_latch/en  -2444.34
    0:08:49   26702.1    319.76 5737169.0    5946.9 fifo0/data_mem_reg_30__50_/ss  -2444.34
    0:08:49   26702.1    319.76 5737150.5    5946.9 fifo0/data_mem_reg_9__57_/ss  -2444.34
    0:08:50   26702.1    319.76 5737060.0    5946.9 fifo0/data_mem_reg_22__26_/ss  -2444.34
    0:08:50   26702.1    319.76 5737060.0    5946.9 fifo0/data_mem_reg_22__26_/ss  -2444.34
    0:08:50   26702.1    319.76 5737060.0    5946.9 fifo0/data_mem_reg_22__26_/ss  -2444.34
    0:08:51   26702.0    318.12 5733807.0    5946.9 init_mask_alu0_mask_reg_7__98_/ss  -2444.34
    0:08:51   26701.7    318.12 5731349.0    5946.9 fifo2/clk_gate_data_mem_reg_17__4_latch/en  -2444.34
    0:08:51   26702.0    318.12 5731250.0    5946.9 fifo0/clk_gate_data_mem_reg_1__0_latch/en  -2444.34
    0:08:51   26702.0    318.12 5731190.0    5946.9 fifo0/clk_gate_data_mem_reg_16__2_latch/en  -2443.99
    0:08:52   26702.2    318.12 5731036.0    5946.9 fifo0/data_mem_reg_28__51_/ss  -2443.99
    0:08:52   26702.1    318.06 5729733.0    5946.9 init_mask_alu0_seed7_reg_7_/ss  -2443.99
    0:08:53   26702.6    318.06 5729435.5    5946.9 fifo1/clk_gate_data_mem_reg_4__0_latch/en  -2443.99
    0:08:53   26703.1    318.06 5729325.5    5946.9 fifo0/clk_gate_data_mem_reg_16__2_latch/en  -2443.99
    0:08:53   26703.1    318.06 5729235.5    5946.9 fifo0/clk_gate_data_mem_reg_7__0_latch/en  -2443.99
    0:08:53   26703.0    318.06 5729221.5    5946.9 fifo0/data_mem_reg_23__56_/ss  -2443.99
    0:08:53   26702.5    318.06 5729184.0    5946.9 fifo2/data_mem_reg_29__87_/ss  -2443.99
    0:08:54   26702.4    317.69 5725719.0    5946.9 init_mask_alu0_seed7_reg_7_/ss  -2443.99
    0:08:54   26702.6    317.69 5724983.5    5947.3 alu_core0_dout_reg_68_/ss  -2443.99
    0:08:54   26702.3    317.69 5724789.0    5947.3 fifo1/clk_gate_data_mem_reg_22__0_latch/en  -2443.99
    0:08:54   26701.9    317.69 5724653.0    5947.3 fifo2/data_mem_reg_3__112_/ss  -2443.99
    0:08:55   26701.1    317.69 5724357.5    5947.3 fifo0/data_mem_reg_28__51_/ss  -2443.99
    0:08:56   26701.2    317.69 5724266.5    5947.3 fifo1/data_mem_reg_1__66_/ss  -2443.99
    0:08:57   26701.0    317.69 5724177.0    5947.3 fifo1/data_mem_reg_11__48_/ss  -2443.99
    0:08:57   26700.5    317.69 5723953.0    5947.3 fifo0/clk_gate_data_mem_reg_14__0_latch/en  -2443.99
    0:08:58   26701.0    317.69 5723922.0    5947.2 gen_ecc_in1_ecc_reg_2_/d   -2443.99
    0:08:58   26700.4    317.69 5723065.0    5947.2 fifo0/data_mem_reg_30__46_/ss  -2443.99
    0:08:58   26700.4    317.69 5723065.0    5947.2 fifo0/data_mem_reg_30__46_/ss  -2443.99
    0:08:59   26700.7    317.69 5723049.0    5946.2 alu_core0_dout_reg_48_/d   -2443.99
    0:08:59   26700.2    317.69 5722042.0    5946.2 fifo1/data_mem_reg_5__65_/ss  -2443.99
    0:08:59   26699.9    317.69 5722016.5    5943.9 fifo2/data_mem_reg_14__113_/ss  -2443.99
    0:09:00   26699.7    317.69 5721832.0    5943.9 fifo0/data_mem_reg_9__56_/ss  -2443.99
    0:09:01   26699.2    317.69 5721907.5    5943.9 fifo0/data_mem_reg_14__20_/ss  -2443.99
    0:09:01   26699.3    317.69 5721681.0    5943.9 fifo1/clk_gate_data_mem_reg_6__3_latch/te  -2443.99
    0:09:01   26699.2    317.69 5721623.5    5943.9 fifo0/clk_gate_data_mem_reg_31__1_latch/en  -2443.99
    0:09:02   26699.3    317.69 5721362.0    5943.9 gen_ecc_in1_ecc_reg_3_/d   -2443.99
    0:09:02   26699.7    317.69 5721058.0    5943.9 fifo0/data_mem_reg_25__50_/ss  -2443.99
    0:09:03   26699.1    317.69 5718470.5    5943.9 fifo0/data_mem_reg_25__50_/ss  -2443.99
    0:09:03   26699.0    317.69 5718457.0    5943.9 check_ecc_in1_secded_in0_data_tmp_reg_24_/ss  -2443.99
    0:09:05   26699.2    317.69 5718330.0    5935.6 alu_core0_dout_reg_118_/ss  -2443.99
    0:09:06   26698.9    317.69 5718356.0    5935.6 fifo2/data_mem_reg_11__30_/ss  -2443.99
    0:09:07   26699.1    317.69 5718126.0    5935.6 fifo1/clk_gate_data_mem_reg_7__1_latch/en  -2443.99
    0:09:07   26699.8    317.69 5717978.0    5935.6 fifo2/clk_gate_data_mem_reg_12__0_latch/en  -2443.99
    0:09:07   26699.5    317.69 5717776.5    5935.6 init_mask_alu0_seed4_reg_108_/ss  -2443.99
    0:09:07   26699.8    317.69 5717682.5    5935.6 fifo1/clk_gate_data_mem_reg_6__3_latch/te  -2443.99
    0:09:07   26699.8    317.69 5717682.5    5935.6 fifo1/clk_gate_data_mem_reg_6__3_latch/te  -2443.99
    0:09:07   26699.7    317.69 5717498.5    5935.6 fifo0/data_mem_reg_1__24_/ss  -2443.99
    0:09:07   26699.7    317.69 5717512.5    5935.6 fifo2/data_mem_reg_4__108_/ss  -2443.99
    0:09:07   26698.8    317.69 5717479.5    5935.6 fifo0/data_mem_reg_23__53_/ss  -2443.99
    0:09:08   26698.7    317.69 5717392.5    5935.6 fifo0/clk_gate_data_mem_reg_1__0_latch/en  -2443.99
    0:09:09   26699.0    317.69 5717252.5    5935.6 alu_core0_dout_reg_3_/d    -2443.99
    0:09:09   26699.0    317.69 5716755.0    5935.6 fifo1/clk_gate_data_mem_reg_14__0_latch/en  -2443.99
    0:09:09   26699.5    317.69 5716643.5    5935.6 fifo2/clk_gate_data_mem_reg_28__4_latch/en  -2443.99
    0:09:10   26699.9    317.69 5716369.5    5935.6 fifo0/clk_gate_data_mem_reg_27__latch/te  -2443.99
    0:09:11   26699.9    317.69 5714673.5    5935.6 fifo0/clk_gate_data_mem_reg_27__latch/te  -2443.99
    0:09:11   26699.9    317.69 5714673.5    5935.6 fifo0/clk_gate_data_mem_reg_27__latch/te  -2443.99
    0:09:11   26699.9    317.69 5714673.5    5935.6 fifo0/clk_gate_data_mem_reg_27__latch/te  -2443.99
    0:09:12   26699.8    317.69 5714665.0    5935.6 fifo2/clk_gate_data_mem_reg_23__latch/en  -2443.99
    0:09:12   26699.7    317.69 5714635.5    5935.6 fifo2/data_mem_reg_9__124_/ss  -2443.99
    0:09:13   26699.7    317.69 5714634.0    5935.6 fifo0/clk_gate_data_mem_reg_20__0_latch/en  -2443.93
    0:09:14   26699.1    317.69 5713390.0    5935.6 fifo2/clk_gate_data_mem_reg_17__4_latch/te  -2443.93
    0:09:14   26699.1    317.69 5713390.0    5935.6 fifo2/clk_gate_data_mem_reg_17__4_latch/te  -2443.93
    0:09:15   26700.0    317.69 5712922.0    5933.6 init_mask_in0_seed6_reg_30_/ss  -2443.93
    0:09:15   26700.0    317.69 5712922.0    5933.6 init_mask_in0_seed6_reg_30_/ss  -2443.93
    0:09:17   26700.0    317.69 5712931.5    5933.6 fifo0/clk_gate_data_mem_reg_20__0_latch/en  -2443.29
    0:09:17   26699.5    317.69 5712879.5    5933.6 fifo2/data_mem_reg_7__55_/ss  -2443.29
    0:09:17   26699.9    317.69 5712083.0    5933.6 alu_core0_dout_reg_4_/d    -2443.29
    0:09:18   26699.9    317.69 5712093.5    5933.6 fifo2/data_mem_reg_9__124_/ss  -2443.29
    0:09:18   26699.9    317.69 5712075.0    5933.6 fifo0/clk_gate_data_mem_reg_20__0_latch/en  -2443.29
    0:09:18   26699.7    317.69 5712110.0    5933.6 init_mask_alu0_mask_reg_4__66_/ss  -2443.29
    0:09:20   26699.7    317.69 5712105.0    5933.6 fifo0/data_mem_reg_9__37_/ss  -2443.29
    0:09:20   26699.6    317.69 5711817.0    5933.6 fifo1/data_mem_reg_16__70_/ss  -2443.29
    0:09:20   26700.3    317.69 5711715.0    5933.6 fifo0/clk_gate_data_mem_reg_17__0_latch/en  -2443.29
    0:09:21   26699.7    317.69 5711693.5    5933.6 fifo1/clk_gate_data_mem_reg_14__0_latch/en  -2443.29
    0:09:22   26699.9    317.69 5711607.5    5933.6 alu_core0_dout_reg_20_/d   -2443.29
    0:09:22   26699.0    317.69 5711160.0    5933.6 init_mask_alu0_seed6_reg_227_/ss  -2443.29
    0:09:22   26698.6    317.69 5710681.5    5933.6 fifo0/data_mem_reg_12__38_/ss  -2443.29
    0:09:22   26698.6    317.69 5710681.5    5933.6 fifo0/data_mem_reg_12__38_/ss  -2443.29
    0:09:23   26697.8    317.69 5710274.5    5933.6 init_mask_alu0_seed3_reg_100_/ss  -2443.29
    0:09:23   26697.8    317.69 5709403.5    5933.6 fifo2/clk_gate_data_mem_reg_6__5_latch/te  -2443.29
    0:09:23   26697.9    317.69 5709021.5    5933.6 fifo1/clk_gate_data_rd_reg_0_latch/en  -2443.29
    0:09:23   26697.8    317.69 5709015.0    5933.6 fifo2/data_mem_reg_23__117_/ss  -2443.29
    0:09:24   26697.3    317.69 5709033.5    5933.6 fifo2/data_mem_reg_17__114_/ss  -2443.29
    0:09:24   26697.4    317.69 5708512.5    5933.6 gen_ecc_in1_ecc_reg_5_/d   -2443.29
    0:09:24   26697.4    317.69 5708512.5    5933.6 gen_ecc_in1_ecc_reg_5_/d   -2443.29
    0:09:24   26697.5    317.69 5708427.5    5933.6 alu_core0_dout_reg_8_/d    -2443.29
    0:09:24   26697.3    317.69 5708456.0    5933.6 init_mask_alu0_seed6_reg_227_/ss  -2443.29
    0:09:28   26696.9    317.69 5708465.5    5933.6 fifo0/data_mem_reg_1__27_/ss  -2443.29
    0:09:29   26696.5    317.69 5708360.5    5933.6 fifo2/clk_gate_data_mem_reg_28__4_latch/en  -2443.29
    0:09:30   26696.2    317.69 5708198.5    5933.6 fifo2/clk_gate_data_mem_reg_31__4_latch/en  -2443.29
    0:09:30   26695.6    317.69 5707264.5    5933.6 fifo2/data_mem_reg_27__27_/ss  -2443.29
    0:09:30   26695.5    317.69 5707253.5    5933.6 fifo1/data_mem_reg_26__70_/ss  -2443.29
    0:09:30   26695.9    317.69 5707219.5    5933.0 fifo0/clk_gate_data_mem_reg_18__3_latch/en  -2443.29
    0:09:31   26695.7    317.69 5707272.5    5933.0 fifo1/data_mem_reg_9__4_/ss  -2443.29
    0:09:32   26696.6    317.69 5706868.0    5930.0 alu_core0_dout_reg_80_/d   -2443.29
    0:09:34   26696.9    317.69 5706739.0    5930.0 fifo1/clk_gate_data_mem_reg_9__0_latch/te  -2443.29
    0:09:34   26696.8    317.69 5706772.5    5930.0 fifo2/clk_gate_data_mem_reg_5__latch/en  -2443.29
    0:09:34   26698.1    317.69 5696420.0    5930.0 init_mask_alu0_seed6_reg_143_/rb  -2443.29
    0:09:34   26698.1    317.69 5696420.0    5930.0 init_mask_alu0_seed6_reg_143_/rb  -2443.29
    0:09:34   26698.1    317.69 5696420.0    5930.0 init_mask_alu0_seed6_reg_143_/rb  -2443.29
    0:09:35   26698.4    317.69 5695889.0    5929.0 fifo1/data_mem_reg_31__62_/ssb  -2443.29
    0:09:35   26698.3    317.69 5695883.0    5929.0 gen_ecc_in1_ecc_reg_7_/d   -2443.29
    0:09:35   26697.9    317.69 5695845.5    5929.0 fifo1/data_mem_reg_6__66_/ss  -2443.29
    0:09:36   26697.4    317.69 5695843.0    5929.0 fifo2/data_mem_reg_14__70_/ss  -2443.29
    0:09:36   26697.4    317.69 5695818.0    5929.0 fifo1/data_mem_reg_6__66_/ss  -2443.29
    0:09:37   26697.9    317.69 5695639.5    5929.0 fifo2/clk_gate_data_mem_reg_12__0_latch/te  -2443.29
    0:09:38   26697.8    317.69 5695597.5    5929.0 fifo1/data_mem_reg_30__44_/ss  -2443.29
    0:09:38   26698.0    317.69 5695489.5    5929.0 alu_core0_dout_reg_53_/d   -2443.29
    0:09:40   26698.0    317.69 5695470.5    5929.0 fifo2/data_mem_reg_11__8_/ss  -2443.29
    0:09:40   26697.9    317.69 5695467.0    5929.0 fifo0/data_mem_reg_31__18_/ssb  -2443.29
    0:09:40   26697.7    317.69 5695321.0    5929.0 init_mask_alu0_seed3_reg_115_/ss  -2443.29
    0:09:41   26697.2    317.69 5695224.5    5929.0 fifo1/clk_gate_data_mem_reg_6__3_latch/en  -2443.29
    0:09:41   26697.1    317.69 5695222.5    5929.0 gen_ecc_in1_ecc_reg_4_/d   -2443.29
    0:09:42   26697.0    317.69 5695218.5    5929.0 fifo0/data_mem_reg_31__18_/ssb  -2443.29
    0:09:43   26696.6    317.69 5694839.5    5929.0 fifo1/data_mem_reg_31__62_/ssb  -2443.29
    0:09:43   26696.5    317.69 5694832.0    5929.0 fifo2/data_mem_reg_11__8_/ss  -2443.29
    0:09:44   26696.4    317.69 5694829.0    5929.0 init_mask_alu0_mask_reg_4__119_/ss  -2443.29
    0:09:48   26696.5    317.69 5694706.5    5929.0 alu_core0_dout_reg_21_/d   -2443.29
    0:09:49   26696.1    317.69 5694714.5    5929.0 fifo2/data_mem_reg_30__120_/ss  -2443.29
    0:09:51   26696.0    317.69 5694718.0    5929.0 fifo1/data_mem_reg_31__16_/ssb  -2443.29
    0:09:52   26695.4    317.69 5694781.0    5929.0 fifo1/data_mem_reg_17__34_/ss  -2443.29
    0:09:54   26694.9    317.69 5694680.0    5929.0 fifo1/data_mem_reg_0__41_/ss  -2443.29
    0:09:55   26694.9    317.69 5694526.0    5929.0 fifo0/clk_gate_data_mem_reg_22__0_latch/te  -2443.29
    0:09:55   26694.9    317.69 5694526.0    5929.0 fifo0/clk_gate_data_mem_reg_22__0_latch/te  -2443.29
    0:09:55   26694.9    317.69 5694526.0    5929.0 fifo0/clk_gate_data_mem_reg_22__0_latch/te  -2443.29
    0:09:55   26695.5    317.69 5693964.5    5924.0 init_mask_alu0_mask_reg_7__106_/ss  -2443.29
    0:09:56   26696.1    317.69 5693876.5    5924.0 fifo2/clk_gate_data_mem_reg_13__7_latch/en  -2443.29
    0:09:56   26695.5    317.69 5693827.5    5924.0 fifo2/data_mem_reg_11__2_/ss  -2443.29
    0:09:58   26695.0    317.69 5693738.5    5924.0 fifo2/data_mem_reg_26__121_/ss  -2443.29
    0:09:58   26694.9    317.69 5693729.5    5924.0 init_mask_alu0_mask_reg_3__103_/ss  -2443.29
    0:09:58   26694.7    317.69 5693810.0    5924.0 alu_core0_dout_reg_21_/d   -2443.29
    0:09:59   26694.7    317.69 5692324.0    5924.0 fifo0/data_mem_reg_12__32_/rb  -2443.29
    0:09:59   26694.7    317.69 5692324.0    5924.0 fifo0/data_mem_reg_12__32_/rb  -2443.29
    0:09:59   26694.7    317.69 5692324.0    5924.0 fifo0/data_mem_reg_12__32_/rb  -2443.29
    0:09:59   26694.7    317.69 5692225.5    5924.0 alu_core0_dout_reg_44_/d   -2443.29
    0:09:59   26694.7    317.69 5692214.5    5924.0 fifo0/data_mem_reg_28__45_/ss  -2443.29
    0:10:00   26694.1    317.69 5692181.0    5924.0 fifo2/data_mem_reg_24__119_/ss  -2443.29
    0:10:01   26694.2    317.69 5692070.0    5924.0 fifo1/clk_gate_data_mem_reg_4__1_latch/te  -2443.29
    0:10:02   26694.2    317.69 5692020.5    5924.0 fifo2/data_mem_reg_26__121_/ss  -2443.29
    0:10:02   26694.1    317.69 5692013.0    5924.0 alu_core0_dout_reg_0_/d    -2443.29
    0:10:04   26693.9    317.69 5692019.5    5924.0 fifo0/clk_gate_data_mem_reg_17__3_latch/en  -2443.29
    0:10:05   26693.8    317.69 5692004.0    5924.0 fifo0/data_mem_reg_18__11_/ss  -2443.29
    0:10:05   26693.7    317.69 5691895.5    5924.0 init_mask_in0_seed6_reg_30_/ss  -2443.29
    0:10:06   26693.6    317.69 5691880.0    5924.0 fifo2/data_mem_reg_29__71_/ss  -2443.29
    0:10:06   26692.1    317.69 5691755.5    5924.0 fifo0/data_mem_reg_13__45_/ss  -2443.29
    0:10:06   26692.0    317.69 5691177.5    5924.0 fifo1/clk_gate_data_mem_reg_14__2_latch/te  -2443.29
    0:10:07   26691.9    317.69 5691119.0    5924.0 init_mask_alu0_mask_reg_3__122_/ss  -2443.29
    0:10:08   26691.5    317.69 5691038.0    5924.0 fifo1/data_mem_reg_19__36_/ss  -2443.29
    0:10:08   26691.0    317.69 5691030.5    5924.0 fifo1/data_mem_reg_23__0_/ss  -2443.29
    0:10:09   26690.9    317.69 5690644.5    5924.0 fifo2/data_mem_reg_29__71_/ss  -2443.29
    0:10:09   26690.9    317.69 5690644.5    5924.0 fifo2/data_mem_reg_29__71_/ss  -2443.29
    0:10:09   26690.9    317.69 5690644.5    5924.0 fifo2/data_mem_reg_29__71_/ss  -2443.29
    0:10:11   26691.0    317.69 5690546.0    5924.0 init_mask_alu0_mask_reg_4__36_/ss  -2443.29
    0:10:11   26691.3    317.69 5689739.0    5922.0 alu_core0_tmp_add_reg_0_/d  -2443.29
    0:10:11   26691.4    317.69 5689799.0    5922.0 fifo0/data_mem_reg_12__36_/ss  -2443.29
    0:10:11   26691.3    317.69 5689815.0    5922.0 fifo2/data_mem_reg_29__71_/ss  -2443.29
    0:10:11   26691.1    317.69 5689522.0    5922.0 fifo0/data_mem_reg_13__45_/ss  -2443.29
    0:10:12   26691.0    317.69 5689530.5    5922.0 fifo2/data_mem_reg_12__5_/ss  -2443.29
    0:10:14   26691.3    317.69 5689339.5    5922.0 fifo0/clk_gate_data_mem_reg_29__1_latch/en  -2443.29
    0:10:14   26691.2    317.69 5689370.0    5922.0 fifo2/data_mem_reg_13__6_/ss  -2443.29
    0:10:14   26691.2    317.69 5689051.5    5922.0 init_mask_alu0_mask_reg_3__122_/ss  -2443.29
    0:10:14   26691.2    317.69 5689051.5    5922.0 init_mask_alu0_mask_reg_3__122_/ss  -2443.29
    0:10:14   26691.2    317.69 5689051.5    5922.0 init_mask_alu0_mask_reg_3__122_/ss  -2443.29
    0:10:16   26691.0    317.69 5689059.5    5922.0 fifo0/clk_gate_data_mem_reg_17__0_latch/en  -2443.29
    0:10:18   26690.4    317.69 5689062.0    5922.0 fifo2/data_mem_reg_30__122_/ss  -2443.29
    0:10:18   26690.2    317.69 5689075.0    5922.0 fifo0/data_mem_reg_12__50_/ss  -2443.29
    0:10:19   26689.7    317.69 5689029.5    5922.0 fifo2/data_mem_reg_1__126_/ss  -2443.29
    0:10:19   26689.1    317.69 5688825.5    5922.0 fifo1/clk_gate_data_rd_reg_1_latch/en  -2443.29
    0:10:20   26689.4    317.69 5688702.0    5922.0 alu_core0_tmp_add_reg_0_/d  -2443.29
    0:10:20   26689.4    317.69 5688702.0    5922.0 alu_core0_tmp_add_reg_0_/d  -2443.29
    0:10:20   26689.4    317.69 5688702.0    5922.0 alu_core0_tmp_add_reg_0_/d  -2443.29
    0:10:20   26689.5    317.69 5688570.0    5922.0 fifo0/clk_gate_data_mem_reg_23__0_latch/en  -2443.29
    0:10:22   26689.3    317.69 5688266.5    5922.0 fifo0/data_mem_reg_3__59_/ss  -2443.29
    0:10:23   26689.3    317.69 5688173.0    5922.0 fifo1/clk_gate_data_mem_reg_18__3_latch/en  -2443.29
    0:10:24   26688.8    317.69 5688158.0    5922.0 fifo0/data_mem_reg_13__51_/ss  -2443.29
    0:10:25   26688.4    317.69 5688113.5    5922.0 fifo2/data_mem_reg_30__0_/ss  -2443.29
    0:10:25   26688.2    317.69 5688013.0    5922.0 fifo0/data_mem_reg_14__2_/ss  -2443.29
    0:10:26   26688.1    317.69 5688023.0    5922.0 fifo2/cnt_data_reg_1_/rb   -2443.29
    0:10:26   26688.0    317.69 5688023.0    5922.0 alu_core0_dout_reg_91_/d   -2443.29
    0:10:27   26688.0    317.69 5687975.5    5922.0 fifo2/data_mem_reg_7__35_/ss  -2443.29
    0:10:27   26687.8    317.69 5687992.0    5922.0 fifo2/clk_gate_data_mem_reg_13__7_latch/en  -2443.29
    0:10:28   26687.4    317.69 5687909.0    5922.0 fifo2/data_mem_reg_10__127_/ss  -2443.29
    0:10:28   26687.3    317.69 5687899.0    5922.0 fifo0/clk_gate_data_mem_reg_23__0_latch/en  -2443.29
    0:10:29   26687.9    317.69 5687737.0    5922.0 fifo1/clk_gate_data_mem_reg_18__3_latch/en  -2443.29
    0:10:29   26687.8    317.69 5687708.0    5922.0 fifo2/clk_gate_data_mem_reg_23__latch/te  -2443.29
    0:10:29   26687.7    317.69 5687657.0    5922.0 fifo2/cnt_data_reg_0_/d    -2443.29
    0:10:29   26687.7    317.69 5687657.0    5922.0 alu_core0_dout_reg_59_/d   -2443.22
    0:10:29   26687.5    317.69 5687654.0    5922.0 fifo2/data_mem_reg_10__127_/ss  -2443.22
    0:10:30   26687.5    317.69 5687651.5    5922.0 alu_core0_dout_reg_0_/d    -2443.22
    0:10:31   26687.7    317.69 5687440.0    5922.0 fifo1/clk_gate_data_mem_reg_4__0_latch/en  -2443.22
    0:10:31   26687.6    317.69 5687507.5    5922.0 fifo2/data_mem_reg_10__127_/ss  -2443.22
    0:10:31   26687.5    317.69 5687503.5    5922.0 fifo2/data_mem_reg_8__125_/ss  -2443.22
    0:10:32   26687.9    317.69 5686661.5    5922.0 fifo0/cnt_data_reg_1_/d    -2443.22
    0:10:32   26687.8    317.69 5686652.0    5922.0 fifo2/data_mem_reg_11__50_/ss  -2443.22
    0:10:33   26687.4    317.69 5686623.0    5922.0 fifo1/data_mem_reg_23__0_/ss  -2443.22
    0:10:33   26687.3    317.69 5686595.5    5922.0 fifo2/data_mem_reg_21__69_/ss  -2443.22
    0:10:34   26687.4    317.69 5686504.5    5922.0 fifo1/data_mem_reg_9__6_/ss  -2443.22
    0:10:34   26687.4    317.69 5686334.0    5922.0 fifo1/clk_gate_data_mem_reg_4__0_latch/te  -2443.22
    0:10:34   26687.4    317.69 5686334.0    5922.0 fifo1/clk_gate_data_mem_reg_4__0_latch/te  -2443.22
    0:10:34   26687.1    317.69 5686321.5    5922.0 fifo2/data_mem_reg_24__121_/rb  -2443.22
    0:10:35   26687.0    317.69 5686262.0    5922.0 fifo2/data_mem_reg_27__30_/ss  -2443.22
    0:10:35   26686.9    317.69 5686222.5    5922.0 fifo2/data_mem_reg_10__133_/ss  -2443.22
    0:10:35   26686.9    317.69 5686209.5    5922.0 fifo2/data_mem_reg_21__69_/ss  -2443.22
    0:10:36   26687.0    317.69 5686062.5    5922.0 fifo2/data_mem_reg_17__53_/rb  -2443.22
    0:10:36   26687.0    317.69 5686062.5    5922.0 fifo2/data_mem_reg_17__53_/rb  -2443.22
    0:10:36   26687.0    317.69 5686062.5    5922.0 fifo2/data_mem_reg_17__53_/rb  -2443.22
    0:10:36   26687.0    317.69 5686062.5    5922.0 fifo2/data_mem_reg_17__53_/rb  -2443.22
    0:10:36   26686.9    317.69 5686071.5    5922.0 alu_core0_dout_reg_61_/d   -2443.22
    0:10:38   26686.9    317.69 5685968.0    5922.0 fifo1/clk_gate_data_mem_reg_10__2_latch/te  -2443.22
    0:10:40   26686.9    317.69 5685961.0    5922.0 alu_core0_dout_reg_18_/d   -2443.22
    0:10:44   26687.0    317.69 5685876.5    5922.0 init_mask_alu0_clk_gate_mask_reg_0__6_latch/te  -2443.22
    0:10:44   26686.4    317.69 5685911.5    5922.0 fifo2/cnt_data_reg_3_/ss   -2443.22
    0:10:45   26686.3    317.69 5685849.5    5922.0 fifo1/data_mem_reg_23__0_/ss  -2443.22
    0:10:45   26686.2    317.69 5685834.5    5922.0 fifo0/data_mem_reg_3__53_/ss  -2443.22
    0:10:46   26686.1    317.69 5685823.0    5922.0 fifo2/data_mem_reg_23__15_/ss  -2443.22
    0:10:46   26685.8    317.69 5685801.5    5922.0 fifo0/data_mem_reg_28__56_/rb  -2443.22
    0:10:48   26685.3    317.69 5685853.0    5922.0 fifo2/data_mem_reg_18__132_/ss  -2443.22
    0:10:48   26685.2    317.69 5685817.0    5922.0 fifo1/data_mem_reg_27__0_/ss  -2443.22
    0:10:49   26685.2    317.69 5685802.0    5922.0 fifo2/data_mem_reg_4__111_/ss  -2443.22
    0:10:51   26685.1    317.69 5685762.0    5922.0 alu_core0_dout_reg_19_/d   -2443.22
    0:10:52   26684.9    317.69 5685759.5    5922.0 fifo0/data_mem_reg_31__6_/ssb  -2443.22
    0:10:52   26684.8    317.69 5685748.5    5922.0 fifo2/data_mem_reg_7__99_/ss  -2443.22
    0:10:53   26684.7    317.69 5685723.0    5922.0 fifo0/data_mem_reg_18__66_/ss  -2443.22
    0:10:53   26684.7    317.69 5685751.5    5922.0 fifo1/data_mem_reg_9__8_/ss  -2443.22
    0:10:53   26684.7    317.69 5685737.5    5922.0 fifo1/clk_gate_data_mem_reg_28__0_latch/en  -2443.22
    0:10:54   26684.6    317.69 5685732.5    5922.0 fifo2/data_mem_reg_29__77_/ss  -2443.22
    0:10:54   26684.7    317.69 5685714.5    5922.0 fifo0/clk_gate_data_mem_reg_8__2_latch/en  -2442.57
    0:10:55   26684.5    317.69 5685748.5    5922.0 fifo2/data_mem_reg_23__1_/ss  -2442.57
    0:10:55   26684.1    317.69 5685687.0    5922.0 fifo1/data_mem_reg_29__39_/ss  -2442.57
    0:10:57   26684.1    317.69 5685677.5    5922.0 alu_core0_dout_reg_50_/d   -2442.56
    0:10:59   26684.0    317.69 5685667.0    5922.0 fifo1/clk_gate_data_mem_reg_19__1_latch/en  -2442.56
    0:11:00   26684.1    317.69 5685520.5    5922.0 fifo0/data_mem_reg_4__0_/rb  -2442.56
    0:11:05   26684.0    317.69 5685507.0    5922.0 init_mask_alu0_mask_reg_0__22_/ss  -2442.56
    0:11:06   26684.0    317.69 5685300.5    5922.0 fifo2/data_mem_reg_9__26_/ss  -2442.56
    0:11:06   26684.0    317.69 5685300.5    5922.0 fifo2/data_mem_reg_9__26_/ss  -2442.56
    0:11:06   26684.0    317.69 5685300.5    5922.0 fifo2/data_mem_reg_9__26_/ss  -2442.56
    0:11:07   26684.0    317.69 5681544.0    5922.0 init_mask_in0_seed6_reg_72_/ss  -2442.56
    0:11:07   26684.0    317.69 5681544.0    5922.0 init_mask_in0_seed6_reg_72_/ss  -2442.56
    0:11:07   26684.0    317.69 5681544.0    5922.0 init_mask_in0_seed6_reg_72_/ss  -2442.56
    0:11:07   26684.0    317.69 5681544.0    5922.0 init_mask_in0_seed6_reg_72_/ss  -2442.56
    0:11:07   26683.9    317.69 5681527.5    5922.0 fifo2/cnt_data_reg_3_/d    -2442.56
    0:11:08   26683.4    317.69 5681228.0    5922.0 fifo2/data_mem_reg_16__52_/ss  -2442.56
    0:11:09   26683.1    317.69 5681178.0    5922.0 fifo1/clk_gate_data_mem_reg_28__0_latch/en  -2442.56
    0:11:10   26683.0    317.69 5681180.5    5922.0 fifo2/data_mem_reg_30__122_/ss  -2442.56
    0:11:11   26682.8    317.69 5681099.0    5922.0 fifo1/data_mem_reg_9__23_/ss  -2442.56
    0:11:12   26682.7    317.69 5681155.0    5922.0 init_mask_in0_seed5_reg_1_/ss  -2442.56
    0:11:14   26682.7    317.69 5671749.0    5922.0 fifo2/data_mem_reg_5__48_/rb  -2442.56
    0:11:14   26682.7    317.69 5671749.0    5922.0 fifo2/data_mem_reg_5__48_/rb  -2442.56
    0:11:14   26682.7    317.69 5671749.0    5922.0 fifo2/data_mem_reg_5__48_/rb  -2442.56
    0:11:14   26682.6    317.69 5671745.0    5922.0 fifo2/data_mem_reg_10__126_/rb  -2442.56
    0:11:14   26682.6    317.69 5671819.0    5922.0 init_mask_in0_seed5_reg_1_/ss  -2442.56
    0:11:14   26682.3    317.69 5671756.0    5922.0 fifo0/data_mem_reg_19__8_/ss  -2442.56
    0:11:16   26682.7    317.69 5671586.5    5922.0 fifo1/clk_gate_data_mem_reg_17__latch/en  -2442.56
    0:11:17   26682.7    317.69 5671496.5    5922.0 fifo1/data_mem_reg_26__10_/ss  -2442.56
    0:11:17   26682.7    317.69 5671496.5    5922.0 fifo1/data_mem_reg_26__10_/ss  -2442.56
    0:11:17   26682.9    317.69 5671501.0    5922.0 alu_core0_dout_reg_124_/d  -2442.36
    0:11:19   26682.6    317.69 5671421.5    5922.0 fifo1/cnt_data_reg_5_/d    -2442.36
    0:11:19   26682.6    317.69 5671421.5    5922.0 alu_core0_dout_reg_51_/d   -2442.36
    0:11:21   26682.5    317.69 5671316.0    5922.0 init_mask_alu0_seed7_reg_174_/ss  -2442.36
    0:11:22   26682.3    317.69 5671289.5    5922.0 init_mask_in0_mask_reg_6__28_/ss  -2442.36
    0:11:23   26682.5    317.69 5670005.5    5922.0 init_mask_in0_seed3_reg_76_/rb  -2442.36
    0:11:24   26682.8    317.69 5669900.5    5922.0 fifo1/clk_gate_data_mem_reg_5__latch/en  -2442.36
    0:11:25   26682.8    317.69 5669816.0    5922.0 alu_core0_dout_reg_86_/d   -2442.37
    0:11:25   26682.8    317.69 5669816.0    5922.0 alu_core0_dout_reg_86_/d   -2442.37
    0:11:25   26682.8    317.69 5669816.0    5922.0 alu_core0_dout_reg_86_/d   -2442.37
    0:11:26   26682.6    317.69 5669801.5    5922.0 fifo1/data_mem_reg_31__3_/ssb  -2442.37
    0:11:27   26682.8    317.69 5668744.0    5922.0 check_ecc_in0_secded_in0_data_encoded_reg_7_/rb  -2442.37
    0:11:27   26683.6    317.69 5668620.0    5908.0 init_mask_alu0_mask_reg_5__125_/ss  -2442.37
    0:11:27   26683.6    317.69 5668620.0    5908.0 init_mask_alu0_mask_reg_5__125_/ss  -2442.37
    0:11:29   26683.5    317.69 5668582.0    5908.0 fifo1/clk_gate_data_rd_reg_3_latch/en  -2442.37
    0:11:30   26683.4    317.69 5668520.0    5908.0 alu_core0_tmp_add_reg_0_/d  -2442.37
    0:11:31   26683.5    317.69 5668337.5    5908.0 init_mask_alu0_mask_reg_5__110_/ss  -2442.37
    0:11:32   26683.4    317.69 5668353.0    5908.0 fifo0/clk_gate_data_mem_reg_11__latch/en  -2442.37
    0:11:34   26684.4    317.69 5667964.0    5908.0 fifo1/data_mem_reg_5__65_/rb  -2442.37
    0:11:37   26684.8    317.69 5667874.0    5908.0 fifo1/clk_gate_data_mem_reg_13__3_latch/en  -2442.37
    0:11:37   26684.8    317.69 5667862.5    5908.0 fifo2/data_mem_reg_19__16_/ss  -2442.37
    0:11:37   26684.3    317.69 5667903.5    5908.0 fifo1/data_mem_reg_5__65_/rb  -2442.37
    0:11:40   26684.5    317.69 5667407.0    5908.0 fifo1/data_mem_reg_30__47_/rb  -2442.37
    0:11:40   26684.4    317.69 5667396.0    5908.0 fifo2/data_mem_reg_19__16_/ss  -2442.37
    0:11:40   26683.8    317.69 5667423.5    5908.0 fifo2/data_mem_reg_10__24_/ss  -2442.37
    0:11:42   26683.8    317.69 5667437.0    5908.0 fifo2/clk_gate_data_mem_reg_8__7_latch/en  -2442.37
    0:11:42   26683.4    317.69 5667436.0    5908.0 fifo2/data_mem_reg_21__90_/ss  -2442.37
    0:11:42   26683.2    317.69 5667390.5    5908.0 fifo0/data_mem_reg_28__19_/ss  -2442.37
    0:11:43   26683.7    317.69 5667301.5    5908.0 fifo1/clk_gate_data_mem_reg_6__0_latch/en  -2442.37
    0:11:43   26684.5    317.69 5664331.0    5908.0 check_ecc_in0_secded_in0_data_encoded_reg_7_/rb  -2442.37
    0:11:43   26684.5    317.69 5664331.0    5908.0 check_ecc_in0_secded_in0_data_encoded_reg_7_/rb  -2442.37
    0:11:43   26684.5    317.69 5664331.0    5908.0 check_ecc_in0_secded_in0_data_encoded_reg_7_/rb  -2442.37
    0:11:43   26684.5    317.69 5664014.0    5908.0 check_ecc_in0_secded_in0_data_encoded_reg_7_/rb  -2442.37
    0:11:44   26684.5    317.69 5663713.0    5908.0 alu_core0_tmp_add_reg_6_/d  -2442.37
    0:11:44   26684.5    317.69 5663713.0    5908.0 alu_core0_tmp_add_reg_6_/d  -2442.37
    0:11:45   26683.6    317.69 5663540.0    5908.0 init_mask_alu0_seed4_reg_108_/rb  -2442.37
    0:11:45   26683.1    317.69 5663451.5    5908.0 fifo1/data_mem_reg_5__65_/rb  -2442.37
    0:11:45   26683.1    317.69 5663451.5    5908.0 fifo1/data_mem_reg_5__65_/rb  -2442.37
    0:11:46   26683.2    317.69 5662283.0    5908.0 init_mask_in0_mask_reg_0__15_/ss  -2442.37
    0:11:46   26683.6    317.69 5661409.0    5905.0 init_mask_alu0_seed0_reg_66_/rb  -2442.37
    0:11:47   26684.8    317.69 5661385.5    5894.0 alu_core0_dout_reg_100_/d  -2442.37
    0:11:48   26685.1    317.69 5661315.0    5894.0 fifo1/clk_gate_data_mem_reg_27__latch/en  -2442.37
    0:11:48   26685.0    317.69 5661155.5    5894.0 init_mask_alu0_seed4_reg_108_/rb  -2442.37
    0:11:48   26685.0    317.69 5661155.5    5894.0 alu_core0_dout_reg_126_/d  -2442.35
    0:11:49   26685.2    317.69 5661005.5    5894.0 fifo1/data_rd_reg_64_/ss   -2442.35
    0:11:49   26685.2    317.69 5661005.5    5894.0 fifo1/data_rd_reg_64_/ss   -2442.35
    0:11:49   26685.2    317.69 5661005.5    5894.0 fifo1/data_rd_reg_64_/ss   -2442.35
    0:11:52   26685.0    317.69 5661034.5    5894.0 fifo0/data_mem_reg_8__46_/rb  -2442.35
    0:11:53   26685.1    317.69 5659441.5    5894.0 init_mask_in0_seed4_reg_78_/rb  -2442.35
    0:11:53   26685.3    317.69 5658127.0    5894.0 init_mask_in0_seed1_reg_67_/rb  -2442.35
    0:11:53   26685.3    317.69 5658115.0    5894.0 fifo2/data_mem_reg_15__123_/ss  -2442.35
    0:11:54   26685.7    317.69 5657896.0    5894.0 fifo0/data_mem_reg_25__48_/d  -2442.35
    0:11:54   26685.7    317.69 5657896.0    5894.0 fifo0/data_mem_reg_25__48_/d  -2442.35
    0:11:57   26686.0    317.69 5657706.5    5894.0 fifo0/data_mem_reg_18__67_/rb  -2442.35
    0:11:57   26685.9    317.69 5657706.5    5894.0 fifo2/data_mem_reg_30__129_/ss  -2442.35
    0:11:57   26685.5    317.69 5657703.5    5894.0 fifo1/data_mem_reg_14__49_/rb  -2442.35
    0:11:57   26684.9    317.69 5657100.0    5894.0 fifo2/data_mem_reg_21__51_/rb  -2442.35
    0:11:58   26684.6    317.69 5657061.5    5894.0 fifo2/data_mem_reg_2__87_/ss  -2442.35
    0:12:00   26684.5    317.69 5657071.5    5894.0 fifo1/clk_gate_data_mem_reg_17__1_latch/en  -2442.35
    0:12:01   26684.4    317.69 5657075.5    5894.0 fifo1/clk_gate_data_mem_reg_5__latch/en  -2442.35
    0:12:02   26684.7    317.69 5655083.5    5894.0 init_mask_alu0_mask_reg_1__43_/rb  -2442.35
    0:12:03   26684.5    317.69 5655885.0    5894.0 fifo1/data_mem_reg_5__65_/rb  -2442.35
    0:12:03   26683.9    317.69 5655918.5    5894.0 fifo1/data_mem_reg_14__51_/rb  -2442.35
    0:12:03   26684.7    317.69 5655068.0    5892.0 fifo0/data_mem_reg_25__48_/d  -2442.35
    0:12:05   26684.6    317.69 5655096.5    5892.0 fifo2/data_mem_reg_26__121_/rb  -2442.35
    0:12:05   26684.5    317.69 5654841.5    5892.0 fifo1/data_mem_reg_7__43_/rb  -2442.35
    0:12:05   26684.2    317.69 5642529.0    5892.0 check_ecc_in0_secded_in0_data_tmp_reg_0_/rb  -2442.35
    0:12:05   26684.2    317.69 5642529.0    5892.0 check_ecc_in0_secded_in0_data_tmp_reg_0_/rb  -2442.35
    0:12:05   26684.2    317.69 5642529.0    5892.0 check_ecc_in0_secded_in0_data_tmp_reg_0_/rb  -2442.35
    0:12:07   26684.2    317.69 5642322.0    5892.0 init_mask_alu0_seed2_reg_110_/rb  -2442.35
    0:12:07   26684.2    317.69 5642322.0    5892.0 init_mask_alu0_seed2_reg_110_/rb  -2442.35
    0:12:07   26684.2    317.69 5642322.0    5892.0 init_mask_alu0_seed2_reg_110_/rb  -2442.35
    0:12:09   26684.2    317.69 5642175.5    5892.0 fifo1/data_mem_reg_10__66_/rb  -2442.35
    0:12:09   26684.2    317.69 5642162.0    5892.0 alu_core0_dout_reg_100_/d  -2442.35
    0:12:10   26684.1    317.69 5641967.0    5892.0 fifo0/data_mem_reg_1__24_/rb  -2442.35
    0:12:11   26683.7    317.69 5641905.5    5892.0 fifo0/data_mem_reg_26__51_/d  -2442.35
    0:12:11   26683.7    317.69 5641905.5    5892.0 fifo0/data_mem_reg_26__51_/d  -2442.35
    0:12:13   26684.5    317.69 5640897.5    5892.0 check_ecc_in1_secded_in0_data_tmp_reg_59_/rb  -2442.35
    0:12:13   26684.5    317.69 5640901.5    5892.0 fifo0/data_mem_reg_31__61_/d  -2442.35
    0:12:13   26684.7    317.69 5640771.0    5892.0 fifo0/cnt_data_reg_1_/d    -2442.35
    0:12:18   26684.6    317.69 5640806.0    5892.0 init_mask_alu0_seed1_reg_17_/ss  -2442.35
    0:12:22   26684.3    317.69 5640696.0    5892.0 fifo1/data_mem_reg_1__70_/rb  -2442.35
    0:12:22   26684.2    317.69 5640601.5    5892.0 fifo2/data_mem_reg_17__53_/rb  -2442.35
    0:12:23   26684.5    317.69 5640343.5    5892.0 fifo0/data_mem_reg_26__45_/d  -2442.35
    0:12:24   26684.6    317.69 5640256.5    5892.0 fifo0/data_mem_reg_26__51_/d  -2442.35
    0:12:25   26684.5    317.69 5640252.0    5892.0 alu_core0_tmp_add_reg_20_/d  -2442.35
    0:12:25   26684.6    317.69 5639932.0    5892.0 fifo0/data_mem_reg_18__64_/ss  -2442.35
    0:12:26   26684.5    317.69 5639749.0    5892.0 fifo0/cnt_data_reg_1_/d    -2442.35
    0:12:26   26684.3    317.69 5639477.0    5892.0 init_mask_alu0_seed7_reg_211_/ss  -2442.35
    0:12:27   26684.2    317.69 5639408.0    5892.0 gen_ecc_in0_ecc_reg_7_/ss  -2442.35
    0:12:29   26684.5    317.69 5639311.0    5892.0 fifo0/cnt_data_reg_1_/d    -2442.35
    0:12:29   26684.7    317.69 5638929.5    5892.0 init_mask_alu0_seed0_reg_66_/rb  -2442.35
    0:12:30   26684.5    317.69 5638963.0    5892.0 fifo1/clk_gate_data_mem_reg_13__1_latch/en  -2442.35
    0:12:30   26684.4    317.69 5638953.5    5892.0 fifo0/data_mem_reg_18__64_/ss  -2442.35
    0:12:31   26684.8    317.69 5637907.5    5892.0 fifo0/data_mem_reg_15__14_/d  -2442.35
    0:12:31   26684.9    317.69 5637419.0    5892.0 init_mask_alu0_seed4_reg_3_/rb  -2442.35
    0:12:31   26684.8    317.69 5637406.5    5892.0 init_mask_alu0_seed5_reg_187_/ss  -2442.35
    0:12:31   26684.8    317.69 5637194.0    5892.0 fifo0/data_mem_reg_9__51_/d  -2442.35
    0:12:31   26684.8    317.69 5637194.0    5892.0 fifo0/data_mem_reg_9__51_/d  -2442.35
    0:12:32   26684.9    317.69 5637069.5    5892.0 fifo2/data_mem_reg_27__49_/rb  -2442.35
    0:12:32   26684.7    317.69 5636998.0    5892.0 fifo1/data_mem_reg_11__52_/rb  -2442.35
    0:12:33   26684.6    317.69 5636998.0    5892.0 init_mask_alu0_seed5_reg_187_/ss  -2442.35
    0:12:34   26684.9    317.69 5636768.5    5892.0 fifo0/data_mem_reg_26__45_/d  -2442.35
    0:12:35   26684.7    317.69 5636723.0    5892.0 fifo2/data_mem_reg_2__90_/ss  -2442.35
    0:12:37   26684.5    317.69 5636476.5    5892.0 init_mask_in0_mask_reg_6__1_/rb  -2442.35
    0:12:39   26684.8    317.69 5636161.5    5892.0 fifo0/data_mem_reg_12__41_/d  -2442.35
    0:12:40   26684.7    317.69 5636171.5    5892.0 fifo0/cnt_data_reg_4_/d    -2442.35
    0:12:44   26684.8    317.69 5636053.0    5892.0 fifo0/data_mem_reg_10__59_/d  -2442.35
    0:12:44   26684.3    317.69 5635943.5    5892.0 fifo0/cnt_data_reg_2_/d    -2442.35
    0:12:45   26684.3    317.69 5635764.5    5892.0 init_mask_alu0_seed0_reg_66_/rb  -2442.35
    0:12:46   26684.2    317.69 5635764.0    5892.0 alu_core0_dout_reg_93_/d   -2442.35
    0:12:49   26684.2    317.69 5635761.5    5892.0 alu_core0_dout_reg_114_/d  -2442.35
    0:12:50   26684.0    317.69 5635763.5    5892.0 check_ecc_alu0/secded_alu0_data_encoded_reg_126_/ss  -2442.35
    0:12:51   26684.3    317.69 5635609.0    5892.0 fifo1/data_mem_reg_9__49_/si  -2442.35
    0:12:51   26684.3    317.69 5635609.0    5892.0 fifo1/data_mem_reg_9__49_/si  -2442.35
    0:12:52   26684.7    317.69 5635106.0    5892.0 fifo0/data_mem_reg_18__11_/d  -2442.35
    0:12:52   26684.8    317.69 5634870.5    5892.0 init_mask_in0_seed1_reg_34_/ss  -2442.35
    0:12:52   26684.6    317.69 5634263.0    5892.0 init_mask_alu0_seed1_reg_112_/rb  -2442.35
    0:12:52   26684.5    317.69 5634160.0    5892.0 check_ecc_in1_secded_in0_data_tmp_reg_59_/rb  -2442.35
    0:12:52   26684.6    317.69 5634068.0    5892.0 fifo2/data_mem_reg_21__31_/rb  -2442.35
    0:12:54   26684.8    317.69 5633539.0    5892.0 fifo0/data_mem_reg_31__11_/d  -2442.35
    0:12:57   26684.4    317.69 5633403.5    5892.0 fifo0/data_mem_reg_31__16_/d  -2442.35
    0:12:58   26684.4    317.69 5633400.5    5892.0 fifo2/clk_gate_data_mem_reg_5__5_latch/te  -2442.35
    0:12:58   26684.7    317.69 5633112.0    5890.0 fifo0/data_mem_reg_12__41_/d  -2442.35
    0:12:58   26685.1    317.69 5631828.5    5890.0 init_mask_alu0_mask_reg_0__126_/rb  -2442.35
    0:13:00   26685.4    317.69 5631361.0    5890.0 fifo1/data_mem_reg_10__7_/rb  -2442.35
    0:13:00   26685.6    317.69 5630331.5    5890.0 init_mask_alu0_seed6_reg_143_/rb  -2442.35
    0:13:01   26685.7    317.69 5630214.0    5890.0 fifo2/data_mem_reg_19__23_/rb  -2442.35
    0:13:03   26686.8    317.69 5629934.5    5890.0 fifo0/data_mem_reg_31__10_/d  -2442.35
    0:13:03   26687.3    317.69 5629627.5    5890.0 fifo0/data_mem_reg_13__46_/d  -2442.35
    0:13:03   26687.3    317.69 5629627.5    5890.0 fifo0/data_mem_reg_13__46_/d  -2442.35
    0:13:03   26687.4    317.69 5629523.5    5890.0 init_mask_alu0_seed0_reg_9_/rb  -2442.35
    0:13:05   26687.8    317.69 5629400.0    5890.0 check_ecc_alu0/secded_alu0_data_rxc_reg_97_/si  -2442.35
    0:13:05   26687.8    317.69 5629400.0    5890.0 check_ecc_alu0/secded_alu0_data_rxc_reg_97_/si  -2442.35
    0:13:05   26688.3    317.69 5629042.5    5890.0 fifo0/data_mem_reg_31__52_/d  -2442.35
    0:13:05   26688.3    317.69 5629042.5    5890.0 fifo0/data_mem_reg_31__52_/d  -2442.35
    0:13:05   26688.5    317.69 5628246.5    5890.0 check_ecc_alu0/secded_alu0_data_rxc_reg_85_/rb  -2442.35
    0:13:05   26688.7    317.69 5627935.0    5890.0 fifo0/data_mem_reg_25__54_/d  -2442.35
    0:13:05   26688.7    317.69 5627033.0    5890.0 init_mask_alu0_seed2_reg_87_/rb  -2442.35
    0:13:05   26688.7    317.69 5627024.5    5890.0 alu_core0_tmp_add_reg_48_/d  -2442.35
    0:13:07   26688.8    317.69 5626727.0    5890.0 fifo1/data_mem_reg_0__40_/d  -2442.35
    0:13:07   26689.2    317.69 5626029.0    5890.0 fifo0/data_mem_reg_29__34_/d  -2442.35
    0:13:07   26689.3    317.69 5625871.5    5890.0 check_ecc_alu0/secded_alu0_data_encoded_reg_26_/ss  -2442.35
    0:13:08   26689.2    317.69 5625856.5    5890.0 fifo2/data_mem_reg_24__61_/ss  -2442.35
    0:13:08   26688.6    317.69 5625868.5    5890.0 alu_core0_tmp_add_reg_15_/ss  -2442.35
    0:13:13   26688.9    317.69 5625776.5    5890.0 fifo0/data_mem_reg_12__41_/d  -2442.35
    0:13:14   26688.9    317.69 5625519.5    5890.0 fifo0/data_mem_reg_12__41_/d  -2442.35
    0:13:14   26688.9    317.69 5625519.5    5890.0 fifo0/data_mem_reg_12__41_/d  -2442.35
    0:13:14   26688.8    317.69 5625500.0    5890.0 init_mask_alu0_mask_reg_0__106_/rb  -2442.35
    0:13:18   26689.0    317.69 5623783.5    5890.0 init_mask_in0_mask_reg_5__13_/rb  -2442.35
    0:13:18   26689.0    317.69 5623783.5    5890.0 init_mask_in0_mask_reg_5__13_/rb  -2442.35
    0:13:18   26689.0    317.69 5623783.5    5890.0 init_mask_in0_mask_reg_5__13_/rb  -2442.35
    0:13:18   26689.2    317.69 5622299.5    5890.0 fifo1/data_mem_reg_10__61_/rb  -2442.35
    0:13:20   26689.3    317.69 5622142.0    5890.0 init_mask_alu0_seed5_reg_153_/rb  -2442.35
    0:13:21   26689.1    317.69 5622212.0    5890.0 check_ecc_alu0/secded_alu0_data_tmp_reg_5_/ss  -2442.35
    0:13:22   26689.0    317.69 5622187.0    5890.0 init_mask_alu0_mask_reg_0__100_/rb  -2442.35
    0:13:23   26689.2    317.69 5621788.0    5890.0 fifo0/data_mem_reg_15__14_/d  -2442.35
    0:13:23   26689.2    317.69 5621458.0    5890.0 fifo0/data_mem_reg_5__63_/d  -2442.35
    0:13:23   26689.1    317.69 5621426.5    5890.0 fifo0/data_mem_reg_5__63_/d  -2442.35
    0:13:23   26689.1    317.69 5621347.5    5890.0 fifo0/data_mem_reg_26__46_/d  -2442.35
    0:13:24   26689.2    317.69 5621184.5    5890.0 fifo0/data_mem_reg_26__44_/d  -2442.35
    0:13:24   26689.3    317.69 5621087.5    5890.0 fifo1/data_mem_reg_22__16_/rb  -2442.35
    0:13:25   26689.3    317.69 5620961.5    5890.0 fifo0/data_mem_reg_14__22_/d  -2442.35
    0:13:26   26689.6    317.69 5620118.5    5888.0 fifo1/data_mem_reg_0__40_/d  -2442.35
    0:13:26   26689.8    317.69 5619270.5    5888.0 check_ecc_in0_secded_in0_data_rxc_reg_19_/rb  -2442.35
    0:13:27   26689.9    317.69 5619178.0    5888.0 fifo0/data_mem_reg_26__49_/d  -2442.35
    0:13:27   26689.9    317.69 5619071.5    5888.0 fifo1/data_mem_reg_23__28_/d  -2442.35
    0:13:27   26689.9    317.69 5619071.5    5888.0 fifo1/data_mem_reg_23__28_/d  -2442.35
    0:13:27   26689.9    317.69 5619071.5    5888.0 fifo1/data_mem_reg_23__28_/d  -2442.35
    0:13:27   26689.9    317.69 5619071.5    5888.0 fifo1/data_mem_reg_23__28_/d  -2442.35
    0:13:27   26689.7    317.69 5618946.0    5888.0 fifo2/clk_gate_data_rd_reg_7_latch/en  -2442.35
    0:13:28   26690.1    317.69 5617870.5    5888.0 fifo0/data_mem_reg_31__10_/d  -2442.35
    0:13:28   26690.2    317.69 5617764.0    5888.0 init_mask_alu0_seed1_reg_106_/rb  -2442.35
    0:13:28   26690.7    317.69 5617404.5    5888.0 fifo0/data_mem_reg_14__22_/d  -2442.35
    0:13:28   26690.7    317.69 5617404.5    5888.0 fifo0/data_mem_reg_14__22_/d  -2442.35
    0:13:28   26690.6    317.69 5617396.5    5888.0 fifo1/data_mem_reg_23__28_/d  -2442.35
    0:13:28   26690.6    317.69 5617264.5    5888.0 fifo0/data_mem_reg_31__10_/d  -2442.35
    0:13:29   26691.3    317.69 5616841.5    5886.0 fifo0/data_mem_reg_12__43_/d  -2442.35
    0:13:29   26691.6    317.69 5616232.5    5886.0 fifo1/data_mem_reg_31__62_/d  -2442.35
    0:13:29   26691.7    317.69 5615286.5    5886.0 init_mask_in0_seed1_reg_20_/rb  -2442.35
    0:13:29   26691.9    317.69 5614940.0    5886.0 fifo0/data_mem_reg_31__2_/d  -2442.35
    0:13:30   26691.7    317.69 5614998.0    5886.0 check_ecc_alu0/secded_alu0_data_rxc_reg_124_/ss  -2442.35
    0:13:31   26692.2    317.69 5614619.0    5886.0 fifo0/data_mem_reg_23__31_/d  -2442.35
    0:13:31   26692.2    317.69 5614619.0    5886.0 fifo0/data_mem_reg_23__31_/d  -2442.35
    0:13:31   26692.1    317.69 5613868.5    5886.0 init_mask_alu0_mask_reg_3__45_/rb  -2442.35
    0:13:31   26692.1    317.69 5613868.5    5886.0 init_mask_alu0_mask_reg_3__45_/rb  -2442.35
    0:13:31   26692.1    317.69 5613868.5    5886.0 init_mask_alu0_mask_reg_3__45_/rb  -2442.35
    0:13:32   26691.9    317.69 5612662.5    5886.0 check_ecc_alu0/secded_alu0_data_rxc_reg_85_/rb  -2442.35
    0:13:32   26691.8    317.69 5612672.5    5886.0 init_mask_alu0_seed0_reg_95_/rb  -2442.35
    0:13:33   26692.1    317.69 5612413.5    5884.0 fifo1/data_mem_reg_10__2_/d  -2442.35
    0:13:34   26692.4    317.69 5612293.5    5884.0 fifo0/data_mem_reg_12__43_/d  -2442.35
    0:13:34   26692.4    317.69 5612195.0    5884.0 fifo1/data_mem_reg_30__53_/d  -2442.35
    0:13:34   26692.4    317.69 5612195.0    5884.0 fifo1/data_mem_reg_30__53_/d  -2442.35
    0:13:34   26692.6    317.69 5611776.5    5884.0 fifo0/data_mem_reg_29__34_/d  -2442.35
    0:13:34   26692.7    317.69 5610204.5    5884.0 check_ecc_in1_secded_in0_data_tmp_reg_56_/rb  -2442.35
    0:13:35   26692.4    317.69 5610105.5    5884.0 fifo1/data_mem_reg_21__32_/d  -2442.35
    0:13:35   26692.1    317.69 5609667.5    5884.0 check_ecc_alu0/secded_alu0_data_rxc_reg_85_/rb  -2442.35
    0:13:35   26692.1    317.69 5609661.5    5884.0 fifo0/data_mem_reg_15__14_/d  -2442.35
    0:13:35   26692.1    317.69 5609496.0    5884.0 fifo1/data_mem_reg_25__33_/d  -2442.35
    0:13:35   26692.1    317.69 5609496.0    5884.0 fifo1/data_mem_reg_25__33_/d  -2442.35
    0:13:35   26692.2    317.69 5608349.5    5884.0 init_mask_in0_mask_reg_1__18_/rb  -2442.35
    0:13:35   26692.2    317.69 5608349.5    5884.0 init_mask_in0_mask_reg_1__18_/rb  -2442.35
    0:13:35   26692.2    317.69 5608349.5    5884.0 init_mask_in0_mask_reg_1__18_/rb  -2442.35
    0:13:35   26692.3    317.69 5608066.0    5884.0 fifo0/data_mem_reg_28__17_/d  -2442.35
    0:13:35   26692.3    317.69 5607819.5    5884.0 fifo1/data_mem_reg_7__37_/d  -2442.35
    0:13:36   26692.3    317.69 5607835.5    5884.0 fifo0/data_mem_reg_22__26_/d  -2442.35
    0:13:36   26692.7    317.69 5607234.0    5882.0 fifo1/data_mem_reg_30__53_/d  -2442.35
    0:13:36   26692.9    317.69 5606312.0    5882.0 init_mask_in0_mask_reg_0__32_/rb  -2442.35
    0:13:36   26692.9    317.69 5606312.0    5882.0 init_mask_in0_mask_reg_0__32_/rb  -2442.35
    0:13:36   26692.9    317.69 5606312.0    5882.0 init_mask_in0_mask_reg_0__32_/rb  -2442.35
    0:13:36   26693.1    317.69 5606070.0    5880.0 fifo0/data_mem_reg_24__0_/d  -2442.35
    0:13:36   26692.6    317.69 5606133.5    5880.0 fifo0/data_mem_reg_28__43_/d  -2442.35
    0:13:37   26692.9    317.69 5605277.0    5878.0 fifo1/data_mem_reg_18__11_/d  -2442.35
    0:13:37   26692.9    317.69 5605277.0    5878.0 fifo1/data_mem_reg_18__11_/d  -2442.35
    0:13:37   26693.5    317.69 5604403.0    5869.0 check_ecc_alu0/secded_alu0_data_rxc_reg_16_/rb  -2442.35
    0:13:37   26693.7    317.69 5603733.5    5869.0 fifo0/data_mem_reg_25__25_/d  -2442.35
    0:13:37   26693.8    317.69 5603614.5    5869.0 init_mask_in0_seed1_reg_70_/rb  -2442.35
    0:13:37   26693.9    317.69 5603305.5    5869.0 fifo0/data_mem_reg_12__38_/d  -2442.35
    0:13:37   26693.9    317.69 5603345.0    5869.0 fifo0/data_mem_reg_5__62_/d  -2442.35
    0:13:38   26693.6    317.69 5603126.5    5869.0 fifo0/data_mem_reg_31__18_/d  -2442.35
    0:13:38   26693.3    317.69 5603016.0    5869.0 fifo0/data_mem_reg_24__0_/d  -2442.35
    0:13:38   26693.2    317.69 5603006.0    5869.0 init_mask_in0_seed1_reg_70_/rb  -2442.35
    0:13:38   26693.2    317.69 5602595.5    5869.0 init_mask_alu0_mask_reg_0__27_/rb  -2442.35
    0:13:39   26693.5    317.69 5601597.0    5869.0 check_ecc_alu0/secded_alu0_data_encoded_reg_43_/rb  -2442.35
    0:13:39   26693.9    317.69 5601190.0    5869.0 fifo1/data_mem_reg_6__58_/d  -2442.35
    0:13:39   26693.8    317.69 5601048.5    5869.0 init_mask_alu0_mask_reg_0__76_/rb  -2442.35
    0:13:40   26694.1    317.69 5600920.5    5869.0 fifo1/data_mem_reg_20__68_/si  -2442.35
    0:13:40   26694.1    317.69 5600920.5    5869.0 fifo1/data_mem_reg_20__68_/si  -2442.35
    0:13:40   26694.5    317.69 5600499.0    5869.0 fifo0/data_mem_reg_15__4_/d  -2442.35
    0:13:40   26694.5    317.69 5600499.0    5869.0 fifo0/data_mem_reg_15__4_/d  -2442.35
    0:13:40   26694.7    317.69 5600406.5    5869.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:13:40   26694.8    317.69 5600188.5    5869.0 init_mask_in0_clk_gate_seed1_reg_3_latch/en  -2442.35
    0:13:41   26694.7    317.69 5600161.5    5869.0 fifo0/data_mem_reg_28__17_/d  -2442.35
    0:13:41   26694.7    317.69 5600161.5    5869.0 fifo0/data_mem_reg_28__17_/d  -2442.35
    0:13:42   26694.7    317.69 5599842.0    5869.0 fifo1/data_mem_reg_14__57_/d  -2442.35
    0:13:42   26695.5    317.69 5599409.5    5853.0 check_ecc_alu0/secded_alu0_data_rxc_reg_81_/rb  -2442.35
    0:13:42   26695.9    317.69 5598294.0    5853.0 fifo1/data_mem_reg_31__47_/d  -2442.35
    0:13:42   26695.9    317.69 5598294.0    5853.0 fifo1/data_mem_reg_31__47_/d  -2442.35
    0:13:43   26695.9    317.69 5597986.0    5853.0 init_mask_alu0_seed5_reg_59_/rb  -2442.35
    0:13:43   26695.9    317.69 5597986.0    5853.0 init_mask_alu0_seed5_reg_59_/rb  -2442.35
    0:13:43   26695.9    317.69 5597986.0    5853.0 init_mask_alu0_seed5_reg_59_/rb  -2442.35
    0:13:43   26696.0    317.69 5597608.5    5853.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:13:43   26696.0    317.69 5597608.5    5853.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:13:43   26696.0    317.69 5597608.5    5853.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:13:43   26696.0    317.69 5597608.5    5853.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:13:43   26696.0    317.69 5597624.0    5853.0 fifo0/data_mem_reg_31__18_/d  -2442.35
    0:13:45   26696.0    317.69 5597031.0    5853.0 fifo0/data_mem_reg_15__5_/d  -2442.35
    0:13:45   26696.4    317.69 5596793.5    5851.0 fifo0/data_mem_reg_29__34_/d  -2442.35
    0:13:45   26696.5    317.69 5596130.0    5851.0 init_mask_in0_seed3_reg_73_/rb  -2442.35
    0:13:46   26696.8    317.69 5595936.0    5851.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:46   26696.8    317.69 5595936.0    5851.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:46   26696.8    317.69 5595936.0    5851.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:46   26696.8    317.69 5595936.0    5851.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:46   26696.7    317.69 5595936.0    5851.0 fifo0/data_mem_reg_12__0_/d  -2442.35
    0:13:47   26696.6    317.69 5595307.0    5851.0 check_ecc_alu0/secded_alu0_data_rxc_reg_81_/rb  -2442.35
    0:13:47   26696.4    317.69 5594908.0    5851.0 fifo1/data_mem_reg_0__40_/d  -2442.35
    0:13:48   26695.9    317.69 5594407.5    5851.0 init_mask_alu0_mask_reg_3__47_/rb  -2442.35
    0:13:49   26696.1    317.69 5594174.5    5849.0 fifo1/data_mem_reg_9__25_/d  -2442.35
    0:13:50   26696.2    317.69 5593911.0    5849.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:13:50   26696.4    317.69 5593803.5    5849.0 init_mask_alu0_seed6_reg_62_/rb  -2442.35
    0:13:50   26696.3    317.69 5593815.5    5849.0 fifo0/data_mem_reg_23__17_/d  -2442.35
    0:13:51   26696.4    317.69 5593417.5    5849.0 fifo1/data_mem_reg_9__25_/d  -2442.35
    0:13:52   26696.6    317.69 5593055.0    5849.0 fifo1/data_mem_reg_14__56_/d  -2442.35
    0:13:54   26696.5    317.69 5592978.5    5849.0 init_mask_in0_mask_reg_5__13_/rb  -2442.35
    0:13:54   26696.6    317.69 5592666.5    5849.0 fifo1/data_mem_reg_30__55_/d  -2442.35
    0:13:54   26696.6    317.69 5592728.0    5849.0 fifo1/data_mem_reg_9__6_/d  -2442.35
    0:13:55   26696.5    317.69 5592639.0    5849.0 fifo0/data_mem_reg_12__42_/d  -2442.35
    0:13:56   26696.4    317.69 5592628.5    5849.0 fifo0/data_mem_reg_29__34_/d  -2442.35
    0:13:58   26696.8    317.69 5592506.5    5847.0 fifo1/data_mem_reg_25__30_/d  -2442.35
    0:13:58   26696.9    317.69 5592158.0    5847.0 fifo0/data_mem_reg_31__12_/d  -2442.35
    0:13:59   26697.1    317.69 5591991.0    5847.0 fifo0/data_mem_reg_28__28_/d  -2442.35
    0:13:59   26697.4    317.69 5591815.5    5847.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:59   26697.4    317.69 5591815.5    5847.0 fifo1/data_mem_reg_0__39_/d  -2442.35
    0:13:59   26697.6    317.69 5591609.5    5847.0 fifo0/data_mem_reg_28__34_/d  -2442.35
    0:14:00   26697.8    317.69 5590691.5    5847.0 fifo1/data_mem_reg_18__13_/d  -2442.35
    0:14:00   26698.2    317.69 5590160.0    5847.0 fifo1/data_mem_reg_9__6_/d  -2442.35
    0:14:00   26698.8    317.69 5589938.5    5845.0 fifo1/data_mem_reg_0__38_/d  -2442.35
    0:14:01   26698.9    317.69 5589711.5    5845.0 fifo0/data_mem_reg_23__30_/d  -2442.35
    0:14:01   26698.9    317.69 5589711.5    5845.0 fifo0/data_mem_reg_23__30_/d  -2442.35
    0:14:01   26698.9    317.69 5589711.5    5845.0 fifo0/data_mem_reg_23__30_/d  -2442.35
    0:14:01   26698.9    317.69 5589711.5    5845.0 fifo0/data_mem_reg_23__30_/d  -2442.35
    0:14:01   26699.3    317.69 5589284.5    5845.0 fifo1/data_mem_reg_31__25_/d  -2442.35
    0:14:01   26699.3    317.69 5588774.5    5845.0 fifo1/data_mem_reg_25__30_/d  -2442.35
    0:14:01   26699.1    317.69 5588611.5    5845.0 fifo1/data_mem_reg_31__58_/d  -2442.35
    0:14:02   26699.2    317.69 5588467.5    5845.0 fifo1/data_mem_reg_31__16_/d  -2442.35
    0:14:02   26699.2    317.69 5588467.5    5845.0 fifo1/data_mem_reg_31__16_/d  -2442.35
    0:14:03   26699.4    317.69 5588204.0    5845.0 fifo0/data_mem_reg_19__40_/d  -2442.35
    0:14:05   26699.7    317.69 5587919.5    5843.0 fifo1/data_mem_reg_31__16_/d  -2442.35
    0:14:05   26699.7    317.69 5587976.5    5843.0 fifo0/data_mem_reg_25__28_/d  -2442.35
    0:14:06   26699.7    317.69 5587766.0    5843.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:14:06   26699.7    317.69 5587766.0    5843.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:14:06   26699.7    317.69 5587766.0    5843.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:14:06   26699.7    317.69 5587766.0    5843.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:14:06   26699.8    317.69 5587637.5    5843.0 fifo0/data_mem_reg_31__6_/d  -2442.35
    0:14:06   26699.7    317.69 5587595.0    5843.0 fifo0/data_mem_reg_15__4_/d  -2442.35
    0:14:06   26699.5    317.69 5587472.0    5843.0 fifo1/data_mem_reg_4__39_/d  -2442.35
    0:14:06   26699.5    317.69 5587472.0    5843.0 fifo1/data_mem_reg_4__39_/d  -2442.35
    0:14:07   26699.7    317.69 5586471.0    5843.0 fifo1/data_mem_reg_31__9_/d  -2442.35
    0:14:07   26699.7    317.69 5586471.0    5843.0 fifo1/data_mem_reg_31__9_/d  -2442.35
    0:14:07   26699.7    317.69 5586471.0    5843.0 fifo1/data_mem_reg_31__9_/d  -2442.35
    0:14:07   26699.7    317.69 5586471.0    5843.0 fifo1/data_mem_reg_31__9_/d  -2442.35
    0:14:07   26699.9    317.69 5586221.5    5843.0 fifo0/data_mem_reg_25__25_/d  -2442.35
    0:14:08   26700.0    317.69 5586127.5    5843.0 fifo1/data_mem_reg_14__56_/d  -2442.35
    0:14:09   26700.4    317.69 5586017.0    5843.0 init_mask_alu0_seed1_reg_8_/si  -2442.35
    0:14:09   26700.6    317.69 5585597.0    5841.0 fifo1/data_mem_reg_30__55_/d  -2442.35
    0:14:10   26700.6    317.69 5585433.0    5841.0 fifo1/data_mem_reg_12__29_/d  -2442.35
    0:14:10   26700.6    317.69 5585433.0    5841.0 fifo1/data_mem_reg_12__29_/d  -2442.35
    0:14:10   26700.6    317.69 5585433.0    5841.0 fifo1/data_mem_reg_12__29_/d  -2442.35
    0:14:10   26700.9    317.69 5585242.5    5841.0 fifo0/data_mem_reg_19__40_/d  -2442.35
    0:14:10   26700.8    317.69 5585198.0    5841.0 fifo0/data_mem_reg_18__60_/d  -2442.35
    0:14:11   26700.8    317.69 5584672.0    5841.0 fifo1/data_mem_reg_14__44_/d  -2442.35
    0:14:11   26700.8    317.69 5584672.0    5841.0 fifo1/data_mem_reg_14__44_/d  -2442.35
    0:14:11   26701.2    317.69 5584053.5    5841.0 fifo1/data_mem_reg_18__11_/d  -2442.35
    0:14:11   26701.6    317.69 5582992.5    5841.0 fifo1/data_mem_reg_14__46_/d  -2442.35
    0:14:11   26701.6    317.69 5582992.5    5841.0 fifo1/data_mem_reg_14__46_/d  -2442.35
    0:14:12   26701.8    317.69 5582748.0    5841.0 fifo1/data_mem_reg_6__60_/d  -2442.35
    0:14:12   26701.8    317.69 5582364.0    5841.0 fifo1/data_mem_reg_18__38_/d  -2442.35
    0:14:12   26701.6    317.69 5582123.0    5841.0 fifo0/data_mem_reg_24__30_/d  -2442.35
    0:14:12   26701.6    317.69 5582123.0    5841.0 fifo0/data_mem_reg_24__30_/d  -2442.35
    0:14:12   26701.9    317.69 5581293.0    5841.0 fifo1/data_mem_reg_31__14_/d  -2442.35
    0:14:12   26702.0    317.69 5580389.0    5841.0 init_mask_in0_mask_reg_3__16_/rb  -2442.35
    0:14:13   26702.1    317.69 5580281.0    5841.0 check_ecc_alu0/secded_alu0_data_tmp_reg_132_/rb  -2442.35
    0:14:13   26702.1    317.69 5580106.0    5841.0 fifo0/data_mem_reg_31__58_/d  -2442.35
    0:14:13   26702.1    317.69 5580106.0    5841.0 fifo0/data_mem_reg_31__58_/d  -2442.35
    0:14:13   26702.1    317.69 5580106.0    5841.0 fifo0/data_mem_reg_31__58_/d  -2442.35
    0:14:13   26702.0    317.69 5580143.5    5841.0 fifo1/data_mem_reg_9__21_/d  -2442.35
    0:14:13   26702.0    317.69 5580142.5    5841.0 fifo0/data_mem_reg_25__19_/d  -2442.35
    0:14:14   26702.1    317.69 5579198.0    5841.0 init_mask_in0_seed4_reg_68_/rb  -2442.35
    0:14:14   26702.6    317.69 5579072.5    5841.0 fifo1/data_mem_reg_9__24_/d  -2442.35
    0:14:14   26702.6    317.69 5579072.5    5841.0 fifo1/data_mem_reg_9__24_/d  -2442.35
    0:14:14   26702.8    317.69 5578852.0    5841.0 fifo1/data_mem_reg_5__2_/d  -2442.35
    0:14:15   26702.8    317.69 5578649.5    5841.0 fifo1/data_mem_reg_9__1_/d  -2442.35
    0:14:15   26702.8    317.69 5578649.5    5841.0 fifo1/data_mem_reg_9__1_/d  -2442.35
    0:14:15   26702.8    317.69 5578649.5    5841.0 fifo1/data_mem_reg_9__1_/d  -2442.35
    0:14:15   26702.8    317.69 5578710.5    5841.0 fifo1/data_mem_reg_5__2_/d  -2442.35
    0:14:15   26702.6    317.69 5578511.0    5841.0 fifo1/data_mem_reg_31__6_/d  -2442.35
    0:14:15   26702.6    317.69 5578533.0    5841.0 fifo0/data_mem_reg_15__5_/d  -2442.35
    0:14:16   26702.6    317.69 5578287.5    5841.0 fifo1/data_mem_reg_23__17_/d  -2442.35
    0:14:16   26703.0    317.69 5577519.5    5841.0 fifo1/data_mem_reg_30__54_/d  -2442.35
    0:14:16   26703.0    317.69 5577519.5    5841.0 fifo1/data_mem_reg_30__54_/d  -2442.35
    0:14:16   26703.1    317.69 5577334.0    5841.0 fifo1/data_mem_reg_23__16_/d  -2442.35
    0:14:16   26703.4    317.69 5577139.5    5841.0 fifo1/data_mem_reg_30__55_/d  -2442.35
    0:14:16   26703.6    317.69 5577001.5    5841.0 fifo0/data_mem_reg_25__25_/d  -2442.59
    0:14:16   26703.6    317.69 5577001.5    5841.0 fifo0/data_mem_reg_25__25_/d  -2442.59
    0:14:16   26703.6    317.69 5577001.5    5841.0 fifo0/data_mem_reg_25__25_/d  -2442.59
    0:14:16   26703.6    317.69 5577001.5    5841.0 fifo0/data_mem_reg_25__25_/d  -2442.59
    0:14:17   26703.9    317.69 5576861.0    5841.0 fifo1/data_mem_reg_31__25_/d  -2442.59
    0:14:17   26703.8    317.69 5576655.5    5841.0 fifo1/data_mem_reg_9__24_/d  -2442.59
    0:14:18   26704.7    317.69 5576085.5    5831.0 fifo1/data_mem_reg_31__7_/d  -2442.59
    0:14:18   26704.7    317.69 5576085.5    5831.0 fifo1/data_mem_reg_31__7_/d  -2442.59
    0:14:19   26704.7    317.69 5575968.5    5831.0 fifo0/data_mem_reg_15__1_/d  -2442.59
    0:14:19   26704.7    317.69 5575968.5    5831.0 fifo0/data_mem_reg_15__1_/d  -2442.59
    0:14:19   26704.9    317.69 5575722.0    5831.0 fifo0/data_mem_reg_31__12_/d  -2442.59
    0:14:19   26705.4    317.69 5575396.0    5831.0 fifo1/data_mem_reg_23__16_/d  -2442.59
    0:14:20   26705.7    317.69 5575175.0    5831.0 fifo1/data_mem_reg_6__60_/d  -2442.59
    0:14:20   26705.7    317.69 5575175.0    5831.0 fifo1/data_mem_reg_6__60_/d  -2442.59
    0:14:21   26705.6    317.69 5575072.5    5831.0 fifo1/data_mem_reg_6__60_/d  -2442.59
    0:14:23   26705.5    317.69 5574954.5    5831.0 check_ecc_alu0/secded_alu0_data_rxc_reg_111_/rb  -2442.59
    0:14:23   26705.5    317.69 5574954.5    5831.0 check_ecc_alu0/secded_alu0_data_rxc_reg_111_/rb  -2442.59
    0:14:24   26705.6    317.69 5574857.5    5831.0 fifo1/data_mem_reg_14__50_/d  -2442.59
    0:14:24   26705.9    317.69 5574449.5    5829.0 fifo1/data_mem_reg_23__17_/d  -2442.59
    0:14:26   26705.9    317.69 5574294.5    5829.0 fifo1/data_mem_reg_9__27_/d  -2442.59
    0:14:26   26705.9    317.69 5574277.5    5829.0 fifo1/data_mem_reg_31__47_/d  -2442.59
    0:14:28   26705.8    317.69 5574320.0    5829.0 fifo1/data_mem_reg_30__55_/d  -2442.59
    0:14:28   26705.8    317.69 5574320.0    5829.0 fifo1/data_mem_reg_30__55_/d  -2442.59
    0:14:28   26705.7    317.69 5574347.5    5829.0 fifo1/data_mem_reg_30__45_/d  -2442.59
    0:14:29   26706.1    317.69 5574258.5    5828.0 fifo1/data_mem_reg_14__50_/d  -2442.59
    0:14:29   26706.0    317.69 5574262.0    5828.0 fifo0/data_mem_reg_18__58_/d  -2442.59
    0:14:30   26706.4    317.69 5574105.0    5825.0 fifo1/data_mem_reg_10__61_/d  -2442.59
    0:14:30   26706.4    317.69 5574105.0    5825.0 fifo1/data_mem_reg_10__61_/d  -2442.59
    0:14:30   26706.7    317.69 5574012.0    5825.0 fifo1/data_mem_reg_30__45_/d  -2442.59
    0:14:30   26706.7    317.69 5574012.0    5825.0 fifo1/data_mem_reg_30__45_/d  -2442.59
    0:14:30   26706.7    317.69 5574012.0    5825.0 fifo1/data_mem_reg_30__45_/d  -2442.59
    0:14:30   26706.7    317.69 5574012.0    5825.0 fifo1/data_mem_reg_30__45_/d  -2442.59
    0:14:30   26706.7    317.69 5573980.0    5825.0 init_mask_alu0_mask_reg_2__5_/rb  -2442.59
    0:14:31   26707.0    317.69 5573385.0    5822.0 fifo1/data_mem_reg_14__60_/d  -2442.59
    0:14:31   26707.0    317.69 5573385.0    5822.0 fifo1/data_mem_reg_14__60_/d  -2442.59
    0:14:31   26707.6    317.69 5572801.0    5821.0 fifo0/data_mem_reg_18__58_/d  -2442.59
    0:14:31   26707.6    317.69 5572801.0    5821.0 fifo0/data_mem_reg_18__58_/d  -2442.59
    0:14:31   26707.4    317.69 5572525.5    5821.0 fifo1/data_mem_reg_23__16_/d  -2442.59
    0:14:32   26707.6    317.69 5572408.0    5821.0 fifo1/data_mem_reg_9__25_/d  -2442.59
    0:14:32   26707.7    317.69 5572125.0    5821.0 fifo1/data_mem_reg_18__11_/d  -2442.59
    0:14:32   26707.7    317.69 5572125.0    5821.0 fifo1/data_mem_reg_18__11_/d  -2442.59
    0:14:33   26707.6    317.69 5572001.0    5821.0 fifo1/data_mem_reg_10__61_/d  -2442.59
    0:14:33   26708.4    317.69 5571835.0    5819.0 fifo1/data_mem_reg_9__27_/d  -2442.59
    0:14:35   26708.6    317.69 5571245.5    5819.0 fifo1/data_mem_reg_27__10_/d  -2442.59
    0:14:35   26709.2    317.69 5571218.0    5813.0 fifo1/data_mem_reg_10__8_/d  -2442.59
    0:14:35   26709.2    317.69 5571218.0    5813.0 fifo1/data_mem_reg_10__8_/d  -2442.59
    0:14:36   26709.5    317.69 5570807.5    5813.0 fifo1/data_mem_reg_11__50_/d  -2442.59
    0:14:36   26709.5    317.69 5570664.5    5813.0 fifo1/data_mem_reg_9__27_/d  -2442.59
    0:14:37   26709.2    317.69 5570590.0    5813.0 fifo0/data_mem_reg_31__58_/d  -2442.59
    0:14:37   26709.2    317.69 5570467.5    5813.0 fifo0/data_mem_reg_11__12_/d  -2442.59
    0:14:37   26709.2    317.69 5570467.5    5813.0 fifo0/data_mem_reg_11__12_/d  -2442.59
    0:14:38   26709.5    317.69 5570084.5    5813.0 fifo1/data_mem_reg_5__7_/d  -2442.59
    0:14:38   26709.6    317.69 5569570.0    5813.0 fifo1/data_mem_reg_10__8_/d  -2442.59
    0:14:39   26709.9    317.69 5569415.5    5813.0 fifo0/data_mem_reg_31__58_/d  -2442.59
    0:14:39   26709.4    317.69 5569192.0    5813.0 fifo1/data_mem_reg_4__11_/d  -2442.59
    0:14:39   26709.4    317.69 5569192.0    5813.0 fifo1/data_mem_reg_4__11_/d  -2442.59
    0:14:39   26709.3    317.69 5569209.5    5813.0 fifo1/data_mem_reg_30__54_/d  -2442.59
    0:14:40   26709.7    317.69 5568999.0    5813.0 fifo1/data_mem_reg_10__5_/d  -2442.59
    0:14:40   26709.7    317.69 5568794.0    5813.0 fifo1/data_mem_reg_14__60_/d  -2442.59
    0:14:40   26709.7    317.69 5568794.0    5813.0 fifo1/data_mem_reg_14__60_/d  -2442.59
    0:14:41   26709.9    317.69 5568707.0    5813.0 fifo1/data_mem_reg_31__7_/d  -2442.59
    0:14:41   26709.8    317.69 5568654.0    5813.0 fifo1/data_mem_reg_9__27_/d  -2442.59
    0:14:43   26710.1    317.69 5568358.0    5813.0 fifo1/data_mem_reg_23__23_/d  -2442.59
    0:14:43   26710.3    317.69 5567603.5    5813.0 fifo1/data_mem_reg_10__5_/d  -2442.59
    0:14:43   26710.3    317.69 5567204.0    5813.0 fifo0/data_mem_reg_12__36_/d  -2442.59
    0:14:43   26710.3    317.69 5567204.0    5813.0 fifo0/data_mem_reg_12__36_/d  -2442.59
    0:14:43   26710.3    317.69 5567204.0    5813.0 fifo0/data_mem_reg_12__36_/d  -2442.59
    0:14:43   26710.3    317.69 5567204.0    5813.0 fifo0/data_mem_reg_12__36_/d  -2442.59
    0:14:43   26710.1    317.69 5566805.5    5819.0 fifo1/data_mem_reg_31__8_/d  -2442.59
    0:14:43   26710.1    317.69 5566805.5    5819.0 fifo1/data_mem_reg_31__8_/d  -2442.59
    0:14:45   26710.3    317.69 5566458.0    5819.0 fifo1/data_mem_reg_11__50_/d  -2442.59
    0:14:45   26710.3    317.69 5566108.5    5819.0 fifo1/data_mem_reg_31__9_/d  -2442.59
    0:14:45   26710.3    317.69 5566108.5    5819.0 fifo1/data_mem_reg_31__9_/d  -2442.59
    0:14:47   26710.1    317.69 5566171.0    5819.0 fifo1/data_mem_reg_23__27_/d  -2442.59
    0:14:49   26710.0    317.69 5566177.0    5819.0 fifo1/data_mem_reg_14__50_/d  -2442.59
    0:14:49   26710.0    317.69 5565822.0    5819.0 fifo1/data_mem_reg_27__10_/d  -2442.59
    0:14:49   26710.0    317.69 5565822.0    5819.0 fifo1/data_mem_reg_27__10_/d  -2442.59
    0:14:51   26710.0    317.69 5565803.0    5819.0 fifo1/data_mem_reg_11__50_/d  -2442.59
    0:14:56   26710.2    317.69 5565785.0    5819.0 test_so14                  -2442.59
    0:14:57   26710.2    317.69 5565758.5    5819.0 dout[116]                  -2442.59
    0:14:57   26710.2    317.69 5565758.5    5819.0 dout[116]                  -2442.59
    0:14:57   26710.2    317.69 5565758.5    5819.0 dout[116]                  -2442.59
    0:14:57   26710.1    317.69 5565731.5    5819.0 dout[124]                  -2442.59
    0:14:57   26710.1    317.69 5565731.5    5819.0 dout[124]                  -2442.59
    0:14:57   26710.1    317.69 5565731.5    5819.0 dout[124]                  -2442.59
    0:15:00   26710.1    317.69 5565717.0    5819.0 dout[16]                   -2442.59
    0:15:00   26710.0    317.69 5565689.0    5819.0 dout[23]                   -2442.59
    0:15:00   26710.0    317.69 5565661.5    5819.0 dout[4]                    -2442.59
    0:15:00   26709.9    317.69 5565634.0    5819.0 dout[17]                   -2442.59
    0:15:00   26709.8    317.69 5565607.5    5819.0 dout[20]                   -2442.59
    0:15:00   26709.9    317.69 5565603.0    5819.0 test_so6                   -2442.59
    0:15:01   26709.9    317.69 5565584.0    5819.0 test_so13                  -2442.59
    0:15:01   26709.6    317.69 5565572.5    5819.0 test_so16                  -2442.59
    0:15:02   26709.6    317.69 5565558.0    5819.0 dout[10]                   -2442.59
    0:15:02   26709.5    317.69 5565538.5    5819.0 dout[5]                    -2442.59
    0:15:02   26709.4    317.69 5565516.5    5819.0 dout[14]                   -2442.59
    0:15:02   26709.4    317.69 5565516.5    5819.0 dout[14]                   -2442.59
    0:15:02   26709.4    317.69 5565516.5    5819.0 dout[14]                   -2442.59
    0:15:02   26709.3    317.69 5565501.0    5819.0 dout[35]                   -2442.59
    0:15:02   26709.3    317.69 5565486.0    5819.0 dout[34]                   -2442.59
    0:15:02   26709.2    317.69 5565461.5    5819.0 dout[12]                   -2442.59
    0:15:02   26709.2    317.69 5565436.0    5819.0 dout[95]                   -2442.59
    0:15:02   26709.1    317.69 5565411.0    5819.0 dout[11]                   -2442.59
    0:15:02   26709.1    317.69 5565386.0    5819.0 dout[25]                   -2442.59
    0:15:02   26709.0    317.69 5565360.5    5819.0 dout[118]                  -2442.59
    0:15:02   26709.0    317.69 5565335.0    5819.0 dout[125]                  -2442.59
    0:15:03   26708.9    317.69 5565309.5    5819.0 dout[119]                  -2442.59
    0:15:03   26708.8    317.69 5565285.5    5819.0 dout[105]                  -2442.59
    0:15:03   26708.8    317.69 5565259.5    5819.0 dout[2]                    -2442.59
    0:15:03   26708.7    317.69 5565234.5    5819.0 dout[112]                  -2442.59
    0:15:03   26708.6    317.69 5565200.5    5819.0 test_so6                   -2442.59
    0:15:03   26708.5    317.69 5565169.5    5819.0 test_so3                   -2442.59
    0:15:05   26708.5    317.69 5565160.0    5819.0 dout[66]                   -2442.59
    0:15:05   26708.5    317.69 5565160.0    5819.0 dout[66]                   -2442.59
    0:15:05   26708.5    317.69 5565160.0    5819.0 dout[66]                   -2442.59
    0:15:06   26708.4    317.69 5565145.0    5819.0 dout[28]                   -2442.59
    0:15:07   26708.3    317.69 5565130.5    5819.0 dout[1]                    -2442.59
    0:15:07   26708.3    317.69 5565108.0    5819.0 dout[19]                   -2442.59
    0:15:08   26708.2    317.69 5565091.5    5819.0 dout[99]                   -2442.59
    0:15:08   26708.2    317.69 5565071.0    5819.0 dout[6]                    -2442.59
    0:15:08   26708.1    317.69 5565049.5    5819.0 dout[114]                  -2442.59
    0:15:08   26708.1    317.69 5565027.5    5819.0 dout[126]                  -2442.59
    0:15:14   26708.0    317.69 5565014.5    5819.0 dout[104]                  -2442.59
    0:15:16   26707.9    317.69 5565011.5    5819.0 dout[67]                   -2442.59
    0:15:16   26707.9    317.69 5565011.5    5819.0 dout[67]                   -2442.59
    0:15:16   26707.9    317.69 5565011.5    5819.0 dout[67]                   -2442.59
    0:15:17   26707.9    317.69 5565009.5    5819.0 dout[116]                  -2442.59
    0:15:17   26708.5    317.69 5564988.0    5819.0 fifo2/data_rd_reg_113_/d   -2442.59
    0:15:17   26709.2    317.69 5564882.0    5819.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d  -2442.59
    0:15:17   26709.2    317.69 5564882.0    5819.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d  -2442.59
    0:15:17   26709.7    317.69 5564727.0    5819.0 fifo1/data_rd_reg_63_/d    -2442.59
    0:15:17   26709.5    317.69 5564072.0    5819.0 fifo2/data_mem_reg_21__42_/d  -2442.59
    0:15:17   26709.0    317.69 5564012.5    5819.0 fifo0/data_rd_reg_16_/d    -2442.59
    0:15:17   26708.5    317.69 5563927.5    5819.0 fifo0/data_rd_reg_25_/d    -2442.59
    0:15:17   26708.1    317.69 5563911.0    5819.0 fifo0/data_rd_reg_19_/d    -2442.59
    0:15:17   26708.1    317.69 5563904.5    5819.0 fifo0/data_rd_reg_19_/d    -2442.59
    0:15:18   26708.1    317.69 5563867.0    5819.0 fifo0/data_rd_reg_25_/d    -2442.59
    0:15:18   26708.0    317.69 5563867.0    5819.0 fifo0/data_rd_reg_16_/d    -2442.59
    0:15:18   26708.1    317.69 5563879.0    5819.0 fifo2/data_rd_reg_24_/d    -2442.59
    0:15:18   26708.7    317.69 5563617.0    5819.0 fifo2/data_rd_reg_83_/d    -2442.59
    0:15:18   26709.2    317.69 5563592.5    5819.0 fifo2/data_rd_reg_113_/d   -2442.59
    0:15:19   26708.9    317.69 5563525.0    5819.0 fifo1/data_rd_reg_23_/d    -2442.59
    0:15:19   26709.2    317.69 5563674.5    5819.0 fifo2/data_rd_reg_113_/d   -2442.59
    0:15:19   26709.1    317.69 5563672.5    5819.0 fifo2/data_rd_reg_24_/d    -2442.59
    0:15:19   26709.1    317.69 5563672.5    5819.0 fifo1/data_rd_reg_23_/d    -2442.59
    0:15:20   26709.8    317.69 5563452.0    5819.0 fifo2/data_rd_reg_16_/d    -2442.59
    0:15:20   26710.5    317.69 5563330.5    5812.0 fifo2/data_rd_reg_24_/d    -2442.59
    0:15:21   26710.2    317.69 5563326.5    5812.0 fifo2/data_rd_reg_16_/d    -2442.59
    0:15:21   26711.0    317.69 5562819.5    5805.0 fifo2/data_rd_reg_107_/d   -2442.59
    0:15:22   26710.9    317.69 5562807.0    5805.0 check_ecc_in0_gen_ecc_in0_ecc_reg_6_/d  -2442.59
    0:15:23   26710.9    317.69 5562799.0    5805.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d  -2442.59
    0:15:23   26710.9    317.69 5562725.0    5805.0 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d  -2442.59
    0:15:24   26712.2    317.69 5562702.0    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_0_/d  -2440.59
    0:15:24   26712.2    317.69 5562702.0    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_0_/d  -2440.59
    0:15:25   26712.1    317.69 5562640.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_60_/d  -2440.59
    0:15:26   26712.1    317.69 5562617.5    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d  -2440.59
    0:15:27   26711.9    317.69 5562602.5    5807.6 fifo2/data_rd_reg_75_/d    -2440.59
    0:15:27   26711.7    317.69 5562565.0    5807.6 fifo0/data_rd_reg_19_/d    -2440.59
    0:15:28   26711.0    317.69 5562620.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_90_/d  -2440.59
    0:15:29   26711.0    317.69 5562620.0    5807.6 fifo0/data_rd_reg_19_/d    -2440.59
    0:15:29   26711.3    317.69 5562451.5    5807.6 fifo2/data_rd_reg_51_/d    -2440.59
    0:15:29   26711.3    317.69 5562349.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_90_/d  -2440.59
    0:15:31   26711.1    317.69 5562426.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_56_/d  -2440.59
    0:15:31   26711.1    317.69 5562393.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_56_/d  -2440.59
    0:15:33   26711.0    317.69 5562391.0    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_/d  -2440.59
    0:15:36   26710.8    317.69 5562387.5    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d  -2440.59
    0:15:38   26710.4    317.69 5562361.0    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_4_/d  -2440.59
    0:15:41   26710.2    317.69 5562350.5    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_1_/d  -2440.59
    0:15:42   26710.5    317.69 5562171.5    5807.6 fifo2/data_rd_reg_112_/d   -2440.59
    0:15:43   26710.2    317.69 5562109.5    5807.6 fifo0/data_mem_reg_21__2_/si  -2440.59
    0:15:45   26710.0    317.69 5562104.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_64_/d  -2440.59
    0:15:46   26709.8    317.69 5562045.0    5807.6 fifo2/data_rd_reg_26_/d    -2440.59
    0:15:48   26709.8    317.69 5562045.5    5807.6 fifo2/data_rd_reg_26_/d    -2440.59
    0:15:48   26709.7    317.69 5562042.5    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d  -2440.59
    0:15:48   26709.7    317.69 5562041.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_81_/d  -2440.59
    0:15:49   26708.9    317.69 5562028.0    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_13_/d  -2440.59
    0:15:49   26708.7    317.69 5562025.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_1_/d  -2440.59
    0:15:50   26708.5    317.69 5562020.5    5807.6 fifo0/data_rd_reg_20_/d    -2440.59
    0:15:50   26708.1    317.69 5561984.5    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_0_/d  -2440.59
    0:15:50   26708.1    317.69 5561987.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d  -2440.59
    0:15:51   26707.8    317.69 5561931.5    5807.6 fifo1/data_mem_reg_21__29_/si  -2440.59
    0:15:51   26707.6    317.69 5561897.0    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_11_/d  -2440.59
    0:15:52   26707.5    317.69 5561897.0    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d  -2440.59
    0:15:52   26707.4    317.69 5561869.5    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_11_/d  -2440.59
    0:15:53   26707.7    317.69 5561868.0    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d  -2440.36
    0:15:53   26707.9    317.69 5561471.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_6_/d  -2440.36
    0:15:54   26707.9    317.69 5561470.5    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_7_/d  -2440.36
    0:15:54   26707.1    317.69 5561484.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_73_/d  -2440.36
    0:15:56   26706.7    317.69 5561471.5    5807.6 fifo0/data_rd_reg_20_/d    -2440.36
    0:15:57   26706.3    317.69 5561467.0    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_3_/d  -2440.36
    0:15:57   26706.2    317.69 5561374.5    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -2440.36
    0:15:59   26706.4    317.69 5561275.0    5807.6 fifo2/data_rd_reg_45_/d    -2440.36
    0:15:59   26706.4    317.69 5561275.0    5807.6 fifo2/data_rd_reg_45_/d    -2440.36
    0:15:59   26706.4    317.69 5561275.0    5807.6 fifo2/data_rd_reg_45_/d    -2440.36
    0:16:01   26706.2    317.69 5561283.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_65_/d  -2440.36
    0:16:02   26706.1    317.69 5561275.5    5807.6 fifo2/data_rd_reg_45_/d    -2440.08
    0:16:04   26706.1    317.69 5561273.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_65_/d  -2440.08
    0:16:04   26706.0    317.69 5561222.0    5807.6 fifo2/data_rd_reg_75_/d    -2440.08
    0:16:05   26705.5    317.69 5561243.5    5807.6 fifo2/data_rd_reg_75_/d    -2440.08
    0:16:07   26705.4    317.69 5561209.0    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_5_/d  -2440.08
    0:16:10   26705.2    317.69 5561146.0    5807.6 fifo1/data_mem_reg_21__22_/si  -2440.08
    0:16:10   26705.1    317.69 5561094.0    5807.6 fifo0/data_mem_reg_11__45_/si  -2440.08
    0:16:11   26705.1    317.69 5561082.0    5807.6 fifo0/data_rd_reg_20_/d    -2440.08
    0:16:12   26705.0    317.69 5561080.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_48_/d  -2440.08
    0:16:12   26704.9    317.69 5561080.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_6_/d  -2440.08
    0:16:12   26704.5    317.69 5561034.0    5807.6 fifo0/data_mem_reg_21__7_/si  -2440.08
    0:16:12   26704.5    317.69 5561034.0    5807.6 fifo0/data_mem_reg_21__7_/si  -2440.08
    0:16:12   26704.9    317.69 5560994.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_6_/d  -2440.02
    0:16:13   26704.7    317.69 5560995.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_0_/d  -2440.02
    0:16:13   26704.7    317.69 5560994.0    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d  -2440.02
    0:16:13   26704.5    317.69 5560993.5    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_0_/d  -2440.02
    0:16:13   26704.3    317.69 5560993.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_36_/d  -2440.02
    0:16:14   26704.3    317.69 5560994.5    5807.6 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/d  -2440.02
    0:16:14   26704.1    317.69 5560991.0    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d  -2440.02
    0:16:15   26704.4    317.69 5560984.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_3_/d  -2440.02
    0:16:16   26703.8    317.69 5561010.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_69_/d  -2440.02
    0:16:17   26703.7    317.69 5561013.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_122_/d  -2440.02
    0:16:17   26703.5    317.69 5561011.0    5807.6 fifo2/data_rd_reg_42_/d    -2440.02
    0:16:18   26703.4    317.69 5560999.5    5807.6 check_ecc_in1_gen_ecc_in0_ecc_reg_3_/d  -2440.02
    0:16:18   26703.2    317.69 5560958.5    5807.6 fifo2/data_rd_reg_42_/d    -2440.02
    0:16:18   26703.2    317.69 5560958.5    5807.6 fifo2/data_rd_reg_42_/d    -2440.02
    0:16:19   26703.1    317.69 5560947.5    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_15_/d  -2440.02
    0:16:19   26703.1    317.69 5560947.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d  -2440.02
    0:16:19   26703.5    317.69 5560946.0    5807.6 fifo0/data_rd_reg_27_/d    -2439.06
    0:16:19   26703.0    317.69 5560917.0    5807.6 fifo2/data_rd_reg_136_/d   -2439.06
    0:16:20   26702.8    317.69 5560780.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_11_/d  -2439.06
    0:16:20   26702.7    317.69 5560818.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_11_/d  -2439.06
    0:16:20   26702.7    317.69 5560813.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d  -2439.04
    0:16:23   26702.7    317.69 5560805.5    5807.6 gen_ecc_alu0_ecc_reg_7_/d  -2439.04
    0:16:23   26702.5    317.69 5560778.5    5807.6 fifo2/data_rd_reg_84_/d    -2439.04
    0:16:24   26702.3    317.69 5560739.5    5807.6 fifo1/data_mem_reg_13__29_/si  -2439.04
    0:16:24   26702.3    317.69 5560739.5    5807.6 fifo1/data_mem_reg_13__29_/si  -2439.04
    0:16:24   26701.9    317.69 5560700.0    5807.6 fifo0/data_mem_reg_22__61_/si  -2439.04
    0:16:24   26701.9    317.69 5560700.0    5807.6 fifo0/data_mem_reg_22__61_/si  -2439.04
    0:16:26   26701.7    317.69 5560662.0    5807.6 fifo1/data_mem_reg_19__21_/si  -2439.04
    0:16:26   26701.7    317.69 5560662.0    5807.6 fifo1/data_mem_reg_19__21_/si  -2439.04
    0:16:26   26701.6    317.69 5560644.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_59_/d  -2439.04
    0:16:27   26701.4    317.69 5560656.0    5807.6 fifo2/data_rd_reg_115_/d   -2439.04
    0:16:27   26701.4    317.69 5560656.0    5807.6 fifo2/data_rd_reg_115_/d   -2439.04
    0:16:27   26701.4    317.69 5560656.0    5807.6 fifo2/data_rd_reg_115_/d   -2439.04
    0:16:28   26700.5    317.69 5560621.5    5807.6 fifo2/data_rd_reg_115_/d   -2439.04
    0:16:28   26700.5    317.69 5560628.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_31_/d  -2439.04
    0:16:28   26700.4    317.69 5560600.0    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_123_/d  -2439.04
    0:16:30   26700.2    317.69 5560563.0    5807.6 fifo1/data_mem_reg_21__23_/si  -2439.04
    0:16:30   26700.1    317.69 5560526.5    5807.6 fifo1/data_rd_reg_11_/d    -2439.04
    0:16:31   26699.9    317.69 5560490.5    5807.6 fifo1/data_rd_reg_45_/d    -2439.04
    0:16:31   26699.7    317.69 5560454.5    5807.6 fifo1/data_mem_reg_5__22_/si  -2439.04
    0:16:32   26699.7    317.69 5560439.5    5807.6 gen_ecc_alu0_ecc_reg_3_/d  -2439.04
    0:16:32   26699.6    317.69 5560442.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_56_/d  -2439.04
    0:16:32   26699.5    317.69 5560443.5    5807.6 alu_core0_tmp_add_reg_60_/d  -2439.04
    0:16:33   26699.2    317.69 5560408.0    5807.6 fifo1/data_mem_reg_5__27_/si  -2439.04
    0:16:33   26699.2    317.69 5560408.0    5807.6 fifo1/data_mem_reg_5__27_/si  -2439.04
    0:16:33   26699.2    317.69 5560408.0    5807.6 fifo1/data_mem_reg_5__27_/si  -2439.04
    0:16:34   26699.2    317.69 5560406.5    5807.6 gen_ecc_alu0_ecc_reg_4_/d  -2439.04
    0:16:34   26699.2    317.69 5560391.0    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_45_/d  -2439.04
    0:16:34   26699.1    317.69 5560356.5    5807.6 fifo0/data_mem_reg_21__9_/si  -2439.04
    0:16:34   26699.1    317.69 5560356.5    5807.6 fifo0/data_mem_reg_21__9_/si  -2439.04
    0:16:34   26699.1    317.69 5560356.5    5807.6 fifo0/data_mem_reg_21__9_/si  -2439.04
    0:16:34   26699.1    317.69 5560353.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_50_/d  -2439.04
    0:16:35   26698.9    317.69 5560348.0    5807.6 gen_ecc_alu0_ecc_reg_0_/d  -2439.04
    0:16:35   26698.6    317.69 5560301.5    5807.6 fifo1/data_rd_reg_21_/d    -2439.04
    0:16:35   26698.6    317.69 5560283.0    5807.6 fifo0/data_rd_reg_16_/d    -2439.04
    0:16:35   26698.5    317.69 5560248.0    5807.6 fifo2/data_rd_reg_48_/d    -2439.04
    0:16:36   26698.3    317.69 5560245.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_0_/d  -2439.04
    0:16:36   26698.2    317.69 5560245.5    5807.6 fifo2/data_rd_reg_48_/d    -2439.04
    0:16:36   26698.9    317.69 5560156.0    5807.6 fifo2/data_rd_reg_99_/d    -2439.04
    0:16:37   26699.0    317.69 5560168.0    5807.6 fifo1/data_rd_reg_10_/d    -2438.70
    0:16:37   26698.8    317.69 5560133.0    5807.6 init_mask_alu0_mask_reg_1__74_/si  -2438.70
    0:16:37   26698.6    317.69 5560129.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_42_/d  -2438.70
    0:16:38   26698.5    317.69 5560129.0    5807.6 gen_ecc_alu0_ecc_reg_4_/d  -2438.70
    0:16:38   26698.5    317.69 5560127.5    5807.6 fifo0/data_rd_reg_29_/d    -2438.70
    0:16:38   26698.4    317.69 5560123.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_4_/d  -2438.70
    0:16:39   26698.8    317.69 5560126.0    5807.6 fifo0/data_rd_reg_29_/d    -2436.59
    0:16:40   26698.6    317.69 5560064.5    5807.6 fifo0/data_rd_reg_15_/d    -2436.59
    0:16:40   26698.5    317.69 5560061.5    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_5_/d  -2436.59
    0:16:41   26698.2    317.69 5560072.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_44_/d  -2436.59
    0:16:41   26698.1    317.69 5560069.0    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_49_/d  -2436.59
    0:16:41   26698.0    317.69 5560042.5    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_32_/d  -2436.59
    0:16:41   26697.9    317.69 5560046.5    5807.6 fifo1/data_rd_reg_65_/d    -2436.59
    0:16:42   26697.8    317.69 5560046.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_44_/d  -2436.59
    0:16:42   26697.7    317.69 5560125.0    5807.6 check_ecc_in0_secded_in0_data_tmp_reg_32_/d  -2436.59
    0:16:43   26697.6    317.69 5560125.0    5807.6 fifo1/data_rd_reg_64_/d    -2436.59
    0:16:43   26697.5    317.69 5560123.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_54_/d  -2436.59
    0:16:43   26697.3    317.69 5560120.5    5807.6 gen_ecc_alu0_ecc_reg_7_/d  -2436.59
    0:16:44   26697.0    317.69 5560121.0    5807.6 fifo1/data_rd_reg_64_/d    -2436.59
    0:16:44   26696.9    317.69 5560091.0    5807.6 fifo1/data_rd_reg_25_/d    -2436.59
    0:16:45   26696.8    317.69 5560068.5    5807.6 fifo1/data_rd_reg_67_/d    -2436.59
    0:16:45   26696.7    317.69 5560062.0    5807.6 alu_core0_tmp_add_reg_63_/d  -2436.59
    0:16:45   26696.7    317.69 5560058.5    5807.6 check_ecc_alu0/secded_alu0_data_tmp_reg_11_/d  -2436.59
    0:16:46   26696.3    317.69 5560013.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_14_/d  -2436.59
    0:16:46   26696.3    317.69 5560010.5    5807.6 fifo2/data_rd_reg_120_/d   -2436.59
    0:16:46   26696.2    317.69 5560004.0    5807.6 check_ecc_in0_gen_ecc_in0_ecc_reg_5_/d  -2436.59
    0:16:47   26696.1    317.69 5560028.0    5807.6 fifo2/data_rd_reg_120_/d   -2436.59
    0:16:47   26695.7    317.69 5560024.5    5807.6 gen_ecc_alu0_ecc_reg_8_/d  -2436.59
    0:16:47   26695.7    317.69 5560016.0    5807.6 alu_core0_tmp_add_reg_17_/d  -2436.59
    0:16:47   26695.7    317.69 5560015.5    5807.6 check_ecc_in1_secded_in0_data_tmp_reg_19_/d  -2436.59
    0:16:47   26694.4    317.69 5560065.5    5807.6 alu_core0_tmp_add_reg_17_/d  -2436.59
    0:16:49   26694.3    317.69 5560030.5    5807.6 fifo1/data_mem_reg_26__23_/si  -2436.59
    0:16:49   26694.3    317.69 5560030.5    5807.6 fifo1/data_mem_reg_26__23_/si  -2436.59
    0:16:50   26694.2    317.69 5560005.0    5807.6 fifo0/data_rd_reg_26_/d    -2436.59
    0:16:51   26694.8    317.69 5559980.5    5802.6 fifo1/data_rd_reg_6_/d     -2436.59
    0:16:52   26694.6    317.69 5559940.0    5802.6 fifo2/data_rd_reg_134_/d   -2436.59
    0:16:52   26694.5    317.69 5559930.0    5802.6 check_ecc_in1_secded_in0_data_tmp_reg_57_/d  -2436.59
    0:16:52   26694.2    317.69 5559904.0    5802.6 fifo0/data_mem_reg_22__14_/si  -2436.59
    0:16:52   26694.2    317.69 5559878.0    5802.6 fifo2/data_rd_reg_18_/d    -2436.59
    0:16:54   26693.8    317.69 5559913.0    5802.6 fifo0/data_rd_reg_11_/d    -2436.59
    0:16:55   26693.7    317.69 5559890.0    5802.6 init_mask_alu0_mask_reg_4__97_/si  -2436.59
    0:16:58   26693.7    317.69 5559889.5    5802.6 gen_ecc_alu0_ecc_reg_3_/d  -2436.59
    0:16:59   26693.7    317.69 5559861.5    5802.6 alu_core0_tmp_add_reg_23_/d  -2436.41
    0:16:59   26693.7    317.69 5559838.0    5802.6 init_mask_alu0_mask_reg_5__112_/si  -2436.41
    0:16:59   26693.4    317.69 5559841.5    5802.6 check_ecc_alu0/secded_alu0_data_tmp_reg_4_/d  -2436.41
    0:17:00   26693.1    317.69 5559835.0    5802.6 fifo0/data_rd_reg_23_/d    -2436.41
    0:17:00   26692.7    317.69 5559814.0    5802.6 fifo1/data_mem_reg_26__22_/si  -2436.41
    0:17:00   26692.5    317.69 5559787.0    5802.6 fifo0/data_rd_reg_12_/d    -2436.41
    0:17:00   26692.9    317.69 5559763.0    5802.6 fifo0/data_rd_reg_11_/d    -2436.25
    0:17:00   26692.9    317.69 5559763.0    5802.6 fifo0/data_rd_reg_11_/d    -2436.25
    0:17:00   26692.9    317.69 5559763.0    5802.6 fifo0/data_rd_reg_11_/d    -2436.25
    0:17:01   26693.2    317.69 5559636.0    5802.6 fifo0/data_rd_reg_70_/d    -2436.25
    0:17:01   26693.1    317.69 5559624.0    5802.6 alu_core0_tmp_add_reg_29_/d  -2436.25
    0:17:03   26693.0    317.69 5559605.0    5802.6 fifo1/data_mem_reg_26__20_/si  -2436.25
    0:17:03   26693.0    317.69 5559605.0    5802.6 fifo1/data_mem_reg_26__20_/si  -2436.25
    0:17:03   26692.7    317.69 5559587.0    5802.6 init_mask_in0_mask_reg_2__7_/si  -2436.25
    0:17:03   26692.2    317.69 5559595.5    5802.6 check_ecc_in1_secded_in0_data_tmp_reg_45_/d  -2436.25
    0:17:04   26692.8    317.69 5559596.0    5802.6 fifo1/data_rd_reg_44_/d    -2435.70
    0:17:05   26692.5    317.69 5559593.0    5802.6 alu_core0_tmp_add_reg_57_/d  -2435.70
    0:17:05   26692.2    317.69 5559575.5    5802.6 init_mask_alu0_seed5_reg_24_/si  -2435.70
    0:17:05   26692.2    317.69 5559568.0    5802.6 fifo2/data_rd_reg_133_/d   -2435.70
    0:17:06   26691.9    317.69 5559570.5    5802.6 check_ecc_alu0/secded_alu0_data_tmp_reg_1_/d  -2435.70
    0:17:07   26692.3    317.69 5559557.5    5802.6 fifo0/data_rd_reg_30_/d    -2434.99
    0:17:07   26692.3    317.69 5559541.0    5802.6 fifo0/data_rd_reg_23_/d    -2434.99
    0:17:08   26692.1    317.69 5559525.0    5802.6 fifo0/data_rd_reg_38_/d    -2434.99
    0:17:08   26691.9    317.69 5559509.0    5802.6 fifo2/data_rd_reg_52_/d    -2434.99
    0:17:09   26691.7    317.69 5559493.0    5802.6 init_mask_alu0_seed5_reg_22_/si  -2434.99
    0:17:10   26691.6    317.69 5559477.5    5802.6 fifo1/data_rd_reg_7_/d     -2434.99
    0:17:10   26691.5    317.69 5559462.0    5802.6 fifo2/data_rd_reg_70_/d    -2434.99
    0:17:10   26691.4    317.69 5559462.0    5802.6 fifo1/data_rd_reg_7_/d     -2434.99
    0:17:11   26691.1    317.69 5559446.0    5802.6 fifo1/data_rd_reg_24_/d    -2434.99
    0:17:12   26691.0    317.69 5559431.0    5802.6 fifo2/data_rd_reg_23_/d    -2434.99
    0:17:12   26691.1    317.69 5559430.0    5802.6 alu_core0_tmp_add_reg_58_/d  -2434.52
    0:17:12   26690.8    317.69 5559417.0    5802.6 fifo0/data_mem_reg_22__64_/si  -2434.52
    0:17:12   26690.8    317.69 5559410.0    5802.6 alu_core0_tmp_add_reg_43_/d  -2434.52
    0:17:12   26690.8    317.69 5559396.5    5802.6 init_mask_alu0_mask_reg_6__27_/si  -2434.52
    0:17:13   26690.7    317.69 5559384.0    5802.6 fifo2/data_rd_reg_121_/d   -2434.52
    0:17:13   26690.6    317.69 5559371.0    5802.6 fifo0/data_rd_reg_4_/d     -2434.52
    0:17:13   26690.6    317.69 5559364.0    5802.6 fifo0/data_rd_reg_6_/d     -2434.52
    0:17:14   26690.4    317.69 5559352.0    5802.6 fifo1/data_rd_reg_27_/d    -2434.52
    0:17:14   26690.4    317.69 5559345.5    5802.6 alu_core0_tmp_add_reg_43_/d  -2434.52
    0:17:14   26690.3    317.69 5559337.5    5802.6 fifo2/data_rd_reg_14_/d    -2434.52
    0:17:15   26690.3    317.69 5559333.5    5802.6 check_ecc_alu0/secded_alu0_data_rxc_reg_63_/d  -2434.52
    0:17:15   26690.0    317.69 5559322.0    5802.6 fifo1/data_rd_reg_22_/d    -2434.52
    0:17:15   26690.0    317.69 5559310.5    5802.6 fifo1/data_rd_reg_47_/d    -2434.52
    0:17:15   26689.9    317.69 5559301.5    5802.6 fifo0/data_rd_reg_30_/d    -2434.52
    0:17:16   26689.8    317.69 5559333.5    5802.6 check_ecc_alu0/secded_alu0_data_tmp_reg_128_/d  -2434.52
    0:17:17   26689.5    317.69 5559323.0    5802.6 fifo2/data_rd_reg_122_/d   -2434.52
    0:17:17   26689.4    317.69 5559312.5    5802.6 init_mask_in0_mask_reg_3__13_/si  -2434.52
    0:17:17   26689.4    317.69 5559309.5    5802.6 fifo2/data_rd_reg_47_/d    -2434.52
    0:17:17   26689.3    317.69 5559298.5    5802.6 init_mask_alu0_seed5_reg_121_/si  -2434.52
    0:17:17   26689.3    317.69 5559288.5    5802.6 fifo1/data_rd_reg_14_/d    -2434.52
    0:17:18   26689.3    317.69 5559254.0    5802.6 check_ecc_alu0/secded_alu0_data_encoded_reg_93_/d  -2434.52
    0:17:18   26689.3    317.69 5559254.0    5802.6 check_ecc_alu0/secded_alu0_data_encoded_reg_93_/d  -2434.52
    0:17:18   26689.3    317.69 5559254.0    5802.6 check_ecc_alu0/secded_alu0_data_encoded_reg_93_/d  -2434.52
    0:17:18   26689.2    317.69 5559244.5    5802.6 fifo2/data_rd_reg_47_/d    -2434.52
    0:17:19   26690.1    317.69 5559234.0    5792.6 fifo1/data_rd_reg_35_/d    -2434.52
    0:17:19   26689.8    317.69 5559226.0    5792.6 init_mask_in0_seed1_reg_8_/si  -2434.52
    0:17:19   26689.7    317.69 5559217.5    5792.6 fifo0/data_rd_reg_31_/d    -2434.52
    0:17:20   26689.6    317.69 5559210.0    5792.6 fifo2/data_rd_reg_46_/d    -2434.52
    0:17:21   26689.5    317.69 5559209.5    5792.6 fifo0/data_rd_reg_70_/d    -2434.52
    0:17:21   26689.5    317.69 5559201.5    5792.6 init_mask_alu0_seed4_reg_82_/si  -2434.52
    0:17:21   26689.3    317.69 5559214.5    5792.6 fifo0/data_rd_reg_0_/d     -2434.52
    0:17:23   26689.3    317.69 5559213.0    5792.6 fifo2/data_rd_reg_118_/d   -2434.52
    0:17:23   26689.2    317.69 5559205.0    5792.6 fifo0/data_rd_reg_8_/d     -2434.52
    0:17:23   26689.1    317.69 5559180.0    5792.6 alu_core0_tmp_add_reg_28_/d  -2434.52
    0:17:23   26689.1    317.69 5559172.5    5792.6 fifo0/data_rd_reg_21_/d    -2434.52
    0:17:23   26688.8    317.69 5559168.5    5792.6 fifo2/data_rd_reg_111_/d   -2434.52
    0:17:23   26688.8    317.69 5559167.5    5792.6 fifo0/data_rd_reg_3_/d     -2434.52
    0:17:24   26688.7    317.69 5559161.5    5792.6 fifo0/data_rd_reg_28_/d    -2434.52
    0:17:24   26688.5    317.69 5559157.5    5792.6 fifo2/data_rd_reg_111_/d   -2434.52
    0:17:24   26688.1    317.69 5559127.5    5792.6 check_ecc_alu0/secded_alu0_data_rxc_reg_80_/d  -2434.52
    0:17:24   26688.1    317.69 5559127.5    5792.6 check_ecc_alu0/secded_alu0_data_rxc_reg_80_/d  -2434.52
    0:17:24   26688.1    317.69 5559125.5    5792.6 fifo1/data_rd_reg_2_/d     -2434.52
    0:17:24   26688.4    317.69 5559125.5    5792.6 fifo2/data_rd_reg_69_/d    -2433.78
    0:17:24   26688.2    317.69 5559122.5    5792.6 fifo0/data_rd_reg_6_/d     -2433.78
    0:17:25   26688.1    317.69 5559120.0    5792.6 check_ecc_in0_secded_in0_data_rxc_reg_7_/d  -2433.78
    0:17:25   26688.0    317.69 5559126.0    5792.6 check_ecc_in1_secded_in0_data_tmp_reg_67_/d  -2433.78
    0:17:25   26687.8    317.69 5559117.5    5792.6 fifo0/data_rd_reg_3_/d     -2433.78
    0:17:25   26687.7    317.69 5559114.0    5792.6 check_ecc_in1_secded_in0_data_tmp_reg_67_/d  -2433.78
    0:17:25   26687.6    317.69 5559116.0    5792.6 fifo2/data_rd_reg_90_/d    -2433.78
    0:17:25   26687.5    317.69 5559116.0    5792.6 fifo2/data_rd_reg_126_/d   -2433.78
    0:17:25   26687.4    317.69 5559099.5    5792.6 fifo0/data_rd_reg_18_/d    -2433.78
    0:17:26   26687.1    317.69 5559097.5    5792.6 fifo2/data_rd_reg_100_/d   -2433.78
    0:17:26   26687.8    317.69 5559170.0    5784.2 fifo0/data_rd_reg_59_/d    -2433.78
    0:17:26   26687.7    317.69 5559166.0    5784.2 fifo1/data_rd_reg_15_/d    -2433.78
    0:17:26   26687.6    317.69 5559164.5    5784.2 alu_core0_tmp_add_reg_45_/d  -2433.78
    0:17:26   26687.6    317.69 5559160.0    5784.2 fifo1/data_rd_reg_18_/d    -2433.78
    0:17:26   26687.6    317.69 5559156.5    5784.2 fifo1/data_rd_reg_5_/d     -2433.78
    0:17:26   26687.4    317.69 5559153.0    5784.2 fifo0/data_rd_reg_32_/d    -2433.78
    0:17:27   26687.1    317.69 5559061.0    5782.6 fifo0/data_rd_reg_66_/d    -2433.78
    0:17:27   26687.0    317.69 5559056.5    5782.6 fifo0/data_rd_reg_13_/d    -2433.78
    0:17:27   26687.0    317.69 5559053.0    5782.6 alu_core0_tmp_add_reg_44_/d  -2433.78
    0:17:27   26686.9    317.69 5559053.0    5782.6 fifo0/data_rd_reg_7_/d     -2433.78
    0:17:27   26686.8    317.69 5559073.5    5782.6 fifo0/data_rd_reg_13_/d    -2433.78
    0:17:27   26686.7    317.69 5559070.0    5782.6 fifo2/data_rd_reg_50_/d    -2433.78
    0:17:27   26686.6    317.69 5559066.5    5782.6 fifo0/data_rd_reg_17_/d    -2433.78
    0:17:27   26686.6    317.69 5559062.5    5782.6 fifo2/data_rd_reg_117_/d   -2433.78
    0:17:28   26686.5    317.69 5559062.5    5782.6 fifo2/data_rd_reg_50_/d    -2433.78
    0:17:28   26686.2    317.69 5559074.0    5782.6 fifo0/data_rd_reg_71_/d    -2433.78
    0:17:28   26686.1    317.69 5559070.5    5782.6 fifo2/data_rd_reg_43_/d    -2433.78
    0:17:28   26686.1    317.69 5559084.0    5782.6 fifo0/data_rd_reg_10_/d    -2433.78
    0:17:29   26686.7    317.69 5559081.0    5780.6 fifo0/data_rd_reg_10_/d    -2433.78
    0:17:29   26686.5    317.69 5559081.0    5780.6 fifo1/data_rd_reg_43_/d    -2433.78
    0:17:29   26686.4    317.69 5559077.5    5780.6 check_ecc_in0_secded_in0_data_rxc_reg_11_/d  -2433.78
    0:17:29   26686.4    317.69 5559072.5    5780.6 fifo1/data_rd_reg_49_/d    -2433.78
    0:17:29   26686.1    317.69 5559070.5    5780.6 init_mask_alu0_seed1_reg_11_/si  -2433.78
    0:17:29   26685.9    317.69 5559069.0    5780.6 fifo0/data_rd_reg_47_/d    -2433.78
    0:17:29   26685.8    317.69 5559068.0    5780.6 fifo0/data_rd_reg_64_/d    -2433.78
    0:17:29   26685.8    317.69 5559067.0    5780.6 fifo0/data_rd_reg_63_/d    -2433.78
    0:17:30   26685.6    317.69 5559074.5    5780.6 fifo0/data_rd_reg_6_/d     -2433.78
    0:17:30   26685.4    317.69 5559074.0    5780.6 fifo1/data_rd_reg_29_/d    -2433.78
    0:17:30   26685.3    317.69 5559063.5    5780.6 fifo0/data_rd_reg_56_/d    -2433.78
    0:17:30   26685.1    317.69 5559060.5    5780.6 check_ecc_in0_secded_in0_data_rxc_reg_11_/d  -2433.78
    0:17:30   26685.1    317.69 5559060.5    5780.6 fifo1/data_rd_reg_49_/d    -2433.78
    0:17:30   26685.4    317.69 5559067.0    5780.6 fifo0/data_rd_reg_69_/d    -2432.89
    0:17:30   26685.3    317.69 5559066.5    5780.6 fifo0/data_rd_reg_51_/d    -2432.89
    0:17:30   26685.4    317.69 5559027.5    5780.6 fifo1/clk_gate_data_mem_reg_28__0_latch/en  -2432.89
    0:17:30   26685.7    317.69 5559020.5    5780.6 fifo0/clk_gate_data_mem_reg_30__latch/en  -2432.89

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 03:46:05 2015
****************************************
Std cell utilization: 14.14%  (374661/(3283200-633155))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        955451   sites, (non-fixed:374661 fixed:580790)
                      56598    cells, (non-fixed:41100  fixed:15498)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      633155   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       735 
Avg. std cell width:  0.73 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 03:46:05 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 6844 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(0 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 03:46:10 2015
****************************************

avg cell displacement:    0.288 um ( 0.72 row height)
max cell displacement:    1.547 um ( 3.88 row height)
std deviation:            0.200 um ( 0.50 row height)
number of cell moved:      6536 cells (out of 41100 cells)

Largest displacement cells:
  Cell: fifo2/place8 (d04inn00ynuh5)
    Input location: (156.450 194.712)
    Legal location: (155.470 193.515)
    Displacement: 1.547 um, e.g. 3.88 row height.
  Cell: fifo0/cts2357 (d04bfn12wn0b0)
    Input location: (80.290 59.850)
    Legal location: (81.620 59.451)
    Displacement: 1.389 um, e.g. 3.48 row height.
  Cell: cts1351 (d04bfn13wn0c0)
    Input location: (12.600 87.780)
    Legal location: (11.480 88.578)
    Displacement: 1.375 um, e.g. 3.45 row height.
  Cell: route38 (d04bfn00ynub5)
    Input location: (-0.130 66.965)
    Legal location: (1.190 67.032)
    Displacement: 1.322 um, e.g. 3.31 row height.
  Cell: route49 (d04bfn00ynue3)
    Input location: (-0.247 75.665)
    Legal location: (0.490 74.613)
    Displacement: 1.284 um, e.g. 3.22 row height.
  Cell: cts2546 (d04bfn12wn0b0)
    Input location: (10.920 88.977)
    Legal location: (10.990 90.174)
    Displacement: 1.199 um, e.g. 3.01 row height.

Total 6 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
(fixed placement) Spacing Rule Violations     : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
Number of Spacing Rule Violations     : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Optimization Stage 1 Done             Tue Mar 31 03:46:44 2015
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
WARNING: option "delta_slew" no longer supported. Setting to default.
Information: Existing back annotation will be deleted.   (UID-1006)
ROPT:    Running Stage 1 Eco Route             Tue Mar 31 03:46:47 2015

  Beginning incremental routing (track Stage 1)
  ----------------------------------------------

Successfully removed route by type
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 56615, of which 0 are not extracted
Total number of open nets = 55222, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:06 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DBIn Done] Stage (MB): Used  146  Alloctr  155  Proc  232 
[DBIn Done] Total (MB): Used  147  Alloctr  156  Proc 1057 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  146  Alloctr  156  Proc 1057 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-effort                                                 :        medium              
-double_pattern_utilization_by_layer_name               :        {}                  
-exclude_blocked_gcells_from_congestion_report          :        false               
-extra_blocked_layer_utilization_reduction              :        0                   
-force_full_effort                                      :        false               
-layer_based_congestion_map                             :        true                
-macro_boundary_track_utilization                       :        100                 
-macro_boundary_width                                   :        5                   
-macro_corner_track_utilization                         :        95                  
-timing_driven                                          :        true                
-timing_driven_effort_level                             :        high                
-voltage_area_corner_track_utilization                  :        100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   49  Alloctr   49  Proc   43 
[End of Build Tech Data] Total (MB): Used  206  Alloctr  216  Proc 1104 
Net statistics:
Total number of nets     = 56615
Number of nets to route  = 55222
Number of nets with min-layer-mode soft = 1398
Number of nets with min-layer-mode soft-cost-medium = 1398
Number of nets with max-layer-mode hard = 968
1393 nets are fully connected,
 of which 1393 are detail routed and 0 are global routed.
423 nets have non-default rule ndr_defaultW_3T_noSh_Lth
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   19  Alloctr   19  Proc   28 
[End of Build All Nets] Total (MB): Used  226  Alloctr  235  Proc 1133 
Average gCell capacity  4.52     on layer (1)    m0
Average gCell capacity  4.28     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.64     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   27 
[End of Build Congestion map] Total (MB): Used  225  Alloctr  246  Proc 1160 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   73  Alloctr   83  Proc   99 
[End of Build Data] Total (MB): Used  231  Alloctr  250  Proc 1160 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:06 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    5  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  231  Alloctr  250  Proc 1161 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:08
Warning: Routed net fifo2/n5405 through blockages. (ZRT-104)
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Initial Routing] Stage (MB): Used   34  Alloctr   33  Proc   52 
[End of Initial Routing] Total (MB): Used  265  Alloctr  283  Proc 1213 
Initial. Routing result:
Initial. Both Dirs: Overflow = 34377 Max = 5 GRCs = 29784 (2.58%)
Initial. H routing: Overflow = 32668 Max = 5 (GRCs =  1) GRCs = 27648 (4.79%)
Initial. V routing: Overflow =  1709 Max = 3 (GRCs =  2) GRCs =  2136 (0.37%)
Initial. m0         Overflow =    33 Max = 1 (GRCs = 33) GRCs =    33 (0.01%)
Initial. m1         Overflow =  1384 Max = 3 (GRCs =  2) GRCs =  1817 (0.31%)
Initial. m2         Overflow =  1792 Max = 3 (GRCs =  5) GRCs =  2021 (0.35%)
Initial. m3         Overflow =    60 Max = 1 (GRCs = 60) GRCs =    60 (0.01%)
Initial. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =   507 Max = 5 (GRCs =  1) GRCs =   424 (0.07%)
Initial. m7         Overflow =   265 Max = 2 (GRCs =  6) GRCs =   259 (0.04%)
Initial. m8         Overflow = 30335 Max = 4 (GRCs =  1) GRCs = 25170 (4.36%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.9 0.53 0.04 0.07 0.00 0.25 0.00 0.00 0.00 0.00 0.18 0.00 0.00 0.01
m1       87.8 3.68 0.88 2.18 0.00 2.56 0.39 0.04 0.01 0.00 2.25 0.00 0.00 0.20
m2       60.4 10.6 1.75 11.9 0.00 4.78 6.33 1.02 2.33 0.00 0.76 0.02 0.08 0.01
m3       61.7 13.1 6.67 8.42 2.26 4.54 2.06 0.55 0.57 0.00 0.10 0.01 0.00 0.00
m4       77.9 15.1 0.00 5.41 0.00 1.10 0.39 0.00 0.04 0.00 0.00 0.00 0.00 0.00
m5       92.6 6.42 0.57 0.31 0.02 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       85.0 2.74 3.50 5.18 0.00 0.91 1.33 0.46 0.07 0.00 0.73 0.00 0.02 0.05
m7       79.5 0.00 5.94 5.88 0.00 4.55 2.00 0.69 0.00 0.00 1.36 0.00 0.00 0.04
m8       92.5 0.00 0.00 0.00 0.00 2.66 0.00 0.00 0.00 0.00 2.36 0.00 0.00 2.39
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.0 5.41 2.00 4.07 0.24 2.21 1.30 0.29 0.31 0.00 0.80 0.00 0.01 0.28


Initial. Total Wire Length = 489041.94
Initial. Layer m0 wire length = 2626.22
Initial. Layer m1 wire length = 32468.91
Initial. Layer m2 wire length = 161541.60
Initial. Layer m3 wire length = 165273.12
Initial. Layer m4 wire length = 66875.79
Initial. Layer m5 wire length = 17278.10
Initial. Layer m6 wire length = 11410.35
Initial. Layer m7 wire length = 18860.41
Initial. Layer m8 wire length = 12707.44
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 330293
Initial. Via VIA0AX count = 9887
Initial. Via VIA1A count = 188040
Initial. Via VIA2A count = 104615
Initial. Via VIA3C_32 count = 13881
Initial. Via VIA4A count = 6030
Initial. Via VIA5B count = 3719
Initial. Via VIA6A44 count = 2776
Initial. Via VIA7F count = 1345
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    5  Proc    0 
[End of Phase1 Routing] Total (MB): Used  267  Alloctr  288  Proc 1213 
phase1. Routing result:
phase1. Both Dirs: Overflow = 29863 Max = 3 GRCs = 24334 (2.11%)
phase1. H routing: Overflow = 29313 Max = 3 (GRCs = 12) GRCs = 23550 (4.08%)
phase1. V routing: Overflow =   549 Max = 2 (GRCs =  8) GRCs =   784 (0.14%)
phase1. m0         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. m1         Overflow =   305 Max = 2 (GRCs =  3) GRCs =   545 (0.09%)
phase1. m2         Overflow =    66 Max = 1 (GRCs =  7) GRCs =    94 (0.02%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =   444 Max = 3 (GRCs =  8) GRCs =   381 (0.07%)
phase1. m7         Overflow =   244 Max = 2 (GRCs =  5) GRCs =   239 (0.04%)
phase1. m8         Overflow = 28798 Max = 3 (GRCs =  4) GRCs = 23070 (3.99%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.7 0.60 0.05 0.08 0.00 0.28 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.1 3.66 0.88 2.12 0.00 2.56 0.36 0.03 0.00 0.00 2.21 0.00 0.00 0.03
m2       60.8 11.4 1.91 12.1 0.00 4.84 5.82 0.89 1.81 0.00 0.27 0.00 0.00 0.00
m3       61.6 13.2 6.88 8.53 2.26 4.40 2.00 0.48 0.49 0.00 0.06 0.00 0.00 0.00
m4       75.5 16.2 0.00 6.25 0.00 1.36 0.51 0.00 0.04 0.00 0.00 0.00 0.00 0.00
m5       91.1 7.64 0.70 0.38 0.03 0.07 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       83.6 3.06 3.69 5.73 0.00 1.03 1.43 0.48 0.08 0.00 0.75 0.00 0.02 0.05
m7       78.8 0.00 6.26 6.07 0.00 4.67 2.00 0.72 0.00 0.00 1.35 0.00 0.00 0.04
m8       92.5 0.00 0.00 0.00 0.00 3.08 0.00 0.00 0.00 0.00 2.11 0.00 0.00 2.26
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.5 5.78 2.10 4.27 0.24 2.30 1.25 0.27 0.25 0.00 0.72 0.00 0.00 0.24


phase1. Total Wire Length = 489734.41
phase1. Layer m0 wire length = 2946.37
phase1. Layer m1 wire length = 30878.46
phase1. Layer m2 wire length = 149383.50
phase1. Layer m3 wire length = 162034.63
phase1. Layer m4 wire length = 75363.43
phase1. Layer m5 wire length = 21179.63
phase1. Layer m6 wire length = 14982.66
phase1. Layer m7 wire length = 20540.65
phase1. Layer m8 wire length = 12425.08
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 338048
phase1. Via VIA0AX count = 10166
phase1. Via VIA1A count = 186762
phase1. Via VIA2A count = 107556
phase1. Via VIA3C_32 count = 17123
phase1. Via VIA4A count = 7488
phase1. Via VIA5B count = 4416
phase1. Via VIA6A44 count = 3152
phase1. Via VIA7F count = 1385
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:10 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    1  Proc    9 
[End of Phase2 Routing] Total (MB): Used  269  Alloctr  290  Proc 1223 
phase2. Routing result:
phase2. Both Dirs: Overflow = 26218 Max = 3 GRCs = 18132 (1.57%)
phase2. H routing: Overflow = 25667 Max = 3 (GRCs =  8) GRCs = 17513 (3.03%)
phase2. V routing: Overflow =   551 Max = 2 (GRCs =  5) GRCs =   619 (0.11%)
phase2. m0         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. m1         Overflow =   321 Max = 2 (GRCs =  1) GRCs =   393 (0.07%)
phase2. m2         Overflow =    42 Max = 1 (GRCs =  2) GRCs =    55 (0.01%)
phase2. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =   386 Max = 3 (GRCs =  7) GRCs =   341 (0.06%)
phase2. m7         Overflow =   230 Max = 2 (GRCs =  4) GRCs =   226 (0.04%)
phase2. m8         Overflow = 25233 Max = 3 (GRCs =  1) GRCs = 17111 (2.96%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.7 0.60 0.05 0.08 0.00 0.29 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.2 3.66 0.88 2.12 0.00 2.54 0.36 0.03 0.00 0.00 2.14 0.00 0.00 0.04
m2       60.6 11.4 1.89 12.2 0.00 4.87 5.85 0.90 1.80 0.00 0.26 0.00 0.00 0.00
m3       61.6 13.3 6.92 8.55 2.26 4.39 1.98 0.48 0.48 0.00 0.06 0.00 0.00 0.00
m4       75.2 16.6 0.00 6.29 0.00 1.32 0.50 0.00 0.04 0.00 0.00 0.00 0.00 0.00
m5       90.7 7.97 0.74 0.40 0.03 0.07 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       82.6 3.40 3.78 6.17 0.00 1.09 1.52 0.49 0.10 0.00 0.76 0.00 0.02 0.04
m7       78.7 0.00 6.46 6.06 0.00 4.65 1.98 0.71 0.00 0.00 1.35 0.00 0.00 0.04
m8       93.6 0.00 0.00 0.00 0.00 3.15 0.00 0.00 0.00 0.00 1.14 0.00 0.00 2.11
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.6 5.50 2.00 4.04 0.22 2.15 1.18 0.25 0.23 0.00 0.57 0.00 0.00 0.21


phase2. Total Wire Length = 489746.69
phase2. Layer m0 wire length = 2969.94
phase2. Layer m1 wire length = 30727.19
phase2. Layer m2 wire length = 148198.55
phase2. Layer m3 wire length = 161244.34
phase2. Layer m4 wire length = 75731.95
phase2. Layer m5 wire length = 21968.22
phase2. Layer m6 wire length = 18314.70
phase2. Layer m7 wire length = 20808.29
phase2. Layer m8 wire length = 9783.52
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 339346
phase2. Via VIA0AX count = 10176
phase2. Via VIA1A count = 186631
phase2. Via VIA2A count = 107804
phase2. Via VIA3C_32 count = 17717
phase2. Via VIA4A count = 7911
phase2. Via VIA5B count = 4653
phase2. Via VIA6A44 count = 3329
phase2. Via VIA7F count = 1125
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  269  Alloctr  290  Proc 1223 
phase3. Routing result:
phase3. Both Dirs: Overflow = 25370 Max = 3 GRCs = 16601 (1.44%)
phase3. H routing: Overflow = 24866 Max = 3 (GRCs =  7) GRCs = 16030 (2.78%)
phase3. V routing: Overflow =   504 Max = 2 (GRCs =  4) GRCs =   571 (0.10%)
phase3. m0         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. m1         Overflow =   280 Max = 2 (GRCs =  1) GRCs =   350 (0.06%)
phase3. m2         Overflow =    20 Max = 0 (GRCs = 27) GRCs =    27 (0.00%)
phase3. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m6         Overflow =   359 Max = 3 (GRCs =  7) GRCs =   321 (0.06%)
phase3. m7         Overflow =   224 Max = 2 (GRCs =  3) GRCs =   221 (0.04%)
phase3. m8         Overflow = 24483 Max = 2 (GRCs = 10622) GRCs = 15678 (2.71%)
phase3. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.7 0.61 0.05 0.08 0.00 0.29 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.2 3.66 0.88 2.12 0.00 2.54 0.36 0.03 0.00 0.00 2.15 0.00 0.00 0.03
m2       60.6 11.4 1.90 12.2 0.00 4.87 5.84 0.90 1.80 0.00 0.26 0.00 0.00 0.00
m3       61.5 13.3 6.92 8.55 2.26 4.39 1.98 0.47 0.48 0.00 0.06 0.00 0.00 0.00
m4       75.2 16.6 0.00 6.32 0.00 1.32 0.50 0.00 0.04 0.00 0.00 0.00 0.00 0.00
m5       90.7 7.97 0.74 0.40 0.03 0.07 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       82.4 3.47 3.78 6.24 0.00 1.09 1.54 0.49 0.10 0.00 0.77 0.00 0.02 0.04
m7       78.7 0.00 6.44 6.06 0.00 4.69 1.99 0.71 0.00 0.00 1.35 0.00 0.00 0.04
m8       93.8 0.00 0.00 0.00 0.00 3.20 0.00 0.00 0.00 0.00 0.87 0.00 0.00 2.10
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.7 5.48 1.99 4.03 0.22 2.15 1.17 0.25 0.23 0.00 0.54 0.00 0.00 0.21


phase3. Total Wire Length = 489793.71
phase3. Layer m0 wire length = 2977.95
phase3. Layer m1 wire length = 30712.64
phase3. Layer m2 wire length = 148108.74
phase3. Layer m3 wire length = 161259.98
phase3. Layer m4 wire length = 75831.34
phase3. Layer m5 wire length = 21976.03
phase3. Layer m6 wire length = 18803.42
phase3. Layer m7 wire length = 20858.95
phase3. Layer m8 wire length = 9264.66
phase3. Layer m9 wire length = 0.00
phase3. Layer tm1 wire length = 0.00
phase3. Layer c4 wire length = 0.00
phase3. Total Number of Contacts = 339405
phase3. Via VIA0AX count = 10170
phase3. Via VIA1A count = 186616
phase3. Via VIA2A count = 107852
phase3. Via VIA3C_32 count = 17766
phase3. Via VIA4A count = 7918
phase3. Via VIA5B count = 4661
phase3. Via VIA6A44 count = 3345
phase3. Via VIA7F count = 1077
phase3. Via VIA8A count = 0
phase3. Via VIA9A count = 0
phase3. Via TV1A count = 0
phase3. completed.
Number of multi gcell level routed nets = 16
[End of Whole Chip Routing] Elapsed real time: 0:00:44 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[End of Whole Chip Routing] Stage (MB): Used  112  Alloctr  124  Proc  161 
[End of Whole Chip Routing] Total (MB): Used  269  Alloctr  290  Proc 1223 

Congestion utilization per direction:
Average vertical track utilization   =  6.50 %
Peak    vertical track utilization   = 70.00 %
Average horizontal track utilization =  7.54 %
Peak    horizontal track utilization = 92.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -44  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  254  Alloctr  271  Proc 1223 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:46 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[GR: Done] Stage (MB): Used  107  Alloctr  114  Proc  165 
[GR: Done] Total (MB): Used  254  Alloctr  271  Proc 1223 
Total number of nets = 56615, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:49 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:59
[End of Global Routing] Stage (MB): Used   44  Alloctr   44  Proc  165 
[End of Global Routing] Total (MB): Used  191  Alloctr  200  Proc 1223 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 202400 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used   38  Alloctr   34  Proc    0 
[Track Assign: Read routes] Total (MB): Used  229  Alloctr  234  Proc 1223 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Number of wires with overlap after iteration 0 = 314804 of 537421


[Track Assign: Iteration 0] Elapsed real time: 0:01:55 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:54 total=0:01:54
[Track Assign: Iteration 0] Stage (MB): Used   42  Alloctr   41  Proc  154 
[Track Assign: Iteration 0] Total (MB): Used  233  Alloctr  242  Proc 1377 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

[Track Assign: Iteration 1] Elapsed real time: 0:04:15 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:04:06 total=0:04:07
[Track Assign: Iteration 1] Stage (MB): Used   42  Alloctr   43  Proc  162 
[Track Assign: Iteration 1] Total (MB): Used  233  Alloctr  244  Proc 1385 

Number of wires with overlap after iteration 1 = 197973 of 383662


Wire length and via report:
---------------------------
Number of m0 wires: 3122                 VCNAX: 0
Number of m1 wires: 90420                VIA0AX: 23697
Number of m2 wires: 180892               VIA1A: 211242
Number of m3 wires: 76883                VIA2A: 128885
Number of m4 wires: 15969                VIA3C_32: 29195
Number of m5 wires: 8690                 VIA4A: 13923
Number of m6 wires: 4512                 VIA5B: 6185
Number of m7 wires: 2493                 VIA6A44: 3847
Number of m8 wires: 681                  VIA7F: 1026
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 383662            vias: 418000

Total m0 wire length: 2391.3
Total m1 wire length: 24138.3
Total m2 wire length: 144086.4
Total m3 wire length: 148393.4
Total m4 wire length: 85055.4
Total m5 wire length: 41248.4
Total m6 wire length: 21357.6
Total m7 wire length: 18482.8
Total m8 wire length: 8398.8
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 493552.3

Longest m0 wire length: 15.0
Longest m1 wire length: 72.2
Longest m2 wire length: 59.6
Longest m3 wire length: 124.4
Longest m4 wire length: 114.8
Longest m5 wire length: 100.8
Longest m6 wire length: 76.5
Longest m7 wire length: 126.1
Longest m8 wire length: 109.5
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0

Warning: Shape {115059 200855 115101 200917} on layer m1 is not on min manufacturing grid. Snap it to {115059 200855 115101 200918}. The shape belongs to Net: fifo2/n938. (ZRT-543)
Warning: Shape {115059 200855 115101 200917} on layer m1 is not on min manufacturing grid. Snap it to {115059 200855 115101 200918}. The shape belongs to Net: fifo2/n938. (ZRT-543)
Warning: Shape {115059 200161 115101 200917} on layer m1 is not on min manufacturing grid. Snap it to {115059 200161 115101 200918}. The shape belongs to Net: fifo2/n938. (ZRT-543)
Warning: Shape {115059 200855 115101 200917} on layer m1 is not on min manufacturing grid. Snap it to {115059 200855 115101 200918}. The shape belongs to Net: fifo2/n938. (ZRT-543)
Total number of nets = 56615, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:04:16 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:10 total=0:04:11
[Track Assign: Done] Stage (MB): Used   30  Alloctr   26  Proc  162 
[Track Assign: Done] Total (MB): Used  221  Alloctr  227  Proc 1385 
Updating the database ...
[DBOUT] Elapsed real time: 0:00:02 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DBOUT] Stage (MB): Used -206  Alloctr -211  Proc    0 
[DBOUT] Total (MB): Used   14  Alloctr   15  Proc 1385 
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.
ROPT:    Stage 1 Eco Route Done             Tue Mar 31 03:54:23 2015

  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 03:56:09 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        107.90
  Critical Path Slack:        -324.56
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -648.23
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        392.39
  Critical Path Slack:        -404.39
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6382236.50
  No. of Violating Paths:    33674.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:        141.79
  Critical Path Slack:        -268.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5303.68
  No. of Violating Paths:      104.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        461.19
  Critical Path Slack:         -97.27
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -15730.55
  No. of Violating Paths:      470.00
  Worst Hold Violation:        -32.09
  Total Hold Violation:      -6886.47
  No. of Hold Violations:     2323.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        307.80
  Critical Path Slack:         -24.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:        -29.39
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              56598
  Buf/Inv Cell Count:           24434
  Buf Cell Count:               21832
  Inv Cell Count:                2602
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     41794
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10740.118375
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           5903.843428
  Total Buffer Area:          5403.37
  Total Inverter Area:         500.48
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      290313.59
  Net YLength        :      273279.97
  -----------------------------------
  Cell Area:             26685.746180
  Design Area:           26685.746180
  Net Length        :       563593.56


  Design Rules
  -----------------------------------
  Total Number of Nets:         56722
  Nets With Violations:           612
  Max Trans Violations:             0
  Max Cap Violations:              44
  Max Fanout Violations:          595
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             5448.01
  -----------------------------------------
  Overall Compile Time:             5943.77
  Overall Compile Wall Clock Time: 1427793024.00

  --------------------------------------------------------------------

  Design  WNS: 404.39  TNS: 6402443.00  Number of Violating Paths: 34208  (with Crosstalk delta delays)


  Design (Hold)  WNS: 32.09  TNS: 6886.47  Number of Violating Paths: 2323  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 404.3932 TNS: 6402443.0000  Number of Violating Path: 34208
ROPT:    (HOLD) WNS: 32.0886 TNS: 6886.4736  Number of Violating Path: 2323
ROPT:    Number of DRC Violating Nets: 44
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Tue Mar 31 03:56:10 2015

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Tue Mar 31 03:56:10 2015
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Tue Mar 31 03:56:12 2015
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 03:56:13 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        107.90
  Critical Path Slack:        -324.56
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -648.23
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:        392.39
  Critical Path Slack:        -404.39
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6382236.50
  No. of Violating Paths:    33674.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:        141.79
  Critical Path Slack:        -268.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5303.68
  No. of Violating Paths:      104.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        461.19
  Critical Path Slack:         -97.27
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -15730.55
  No. of Violating Paths:      470.00
  Worst Hold Violation:        -32.09
  Total Hold Violation:      -6886.47
  No. of Hold Violations:     2323.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:        307.80
  Critical Path Slack:         -24.24
  Critical Path Clk Period:    500.00
  Total Negative Slack:        -29.39
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              56598
  Buf/Inv Cell Count:           24434
  Buf Cell Count:               21832
  Inv Cell Count:                2602
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     41794
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10740.118375
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           5903.843428
  Total Buffer Area:          5403.37
  Total Inverter Area:         500.48
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      290313.59
  Net YLength        :      273279.97
  -----------------------------------
  Cell Area:             26685.746180
  Design Area:           26685.746180
  Net Length        :       563593.56


  Design Rules
  -----------------------------------
  Total Number of Nets:         56722
  Nets With Violations:           612
  Max Trans Violations:             0
  Max Cap Violations:              44
  Max Fanout Violations:          595
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             5448.01
  -----------------------------------------
  Overall Compile Time:             5943.77
  Overall Compile Wall Clock Time: 1427793024.00

  --------------------------------------------------------------------

  Design  WNS: 404.39  TNS: 6402443.00  Number of Violating Paths: 34208  (with Crosstalk delta delays)


  Design (Hold)  WNS: 32.09  TNS: 6886.47  Number of Violating Paths: 2323  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 404.3932 TNS: 6402443.0000  Number of Violating Path: 34208
ROPT:    (HOLD) WNS: 32.0886 TNS: 6886.4736  Number of Violating Path: 2323
ROPT:    Number of DRC Violating Nets: 44
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 2             Tue Mar 31 03:56:14 2015

  Timing, DRC and Routing Optimization (track Stage 2)
  ------------------------------------------------


Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 404.39  TNS: 6402443.00  Number of Violating Paths: 34208  (with Crosstalk delta delays)

  Nets with DRC Violations: 612
  Total moveable cell area: 10464.3
  Total fixed cell area: 16221.5
  Total physical cell area: 26685.7
  Core area: (0 0 302400 303240)



  Design (Hold)  WNS: 32.09  TNS: 6886.47  Number of Violating Paths: 2323  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Information: Critical range constraint is used for TNS optimization. (PSYN-308)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11   26685.8    404.39 6406741.5    5794.9                            -6886.47
    0:00:11   26685.8    404.39 6406741.5    5794.9                            -6886.47
    0:00:11   26685.8    404.39 6406741.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406736.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406736.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406736.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406736.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406736.5    5794.9                            -6886.47
    0:00:12   26685.4    404.39 6406730.5    5794.9                            -6886.35
    0:00:12   26685.4    404.39 6406730.5    5794.9                            -6886.35
    0:00:12   26685.4    404.39 6406730.5    5794.9                            -6886.35
    0:00:12   26685.5    404.39 6406730.5    5794.9                            -6886.19
    0:00:12   26685.5    404.39 6406730.5    5794.9                            -6886.19
    0:00:12   26685.5    404.39 6406730.5    5794.9                            -6886.19
    0:00:12   26685.7    404.39 6406705.0    5794.9                            -6886.19
    0:00:12   26685.7    404.39 6406705.0    5794.9                            -6886.19
    0:00:12   26685.7    404.39 6406705.0    5794.9                            -6886.19
    0:00:12   26685.7    404.39 6406705.0    5794.9                            -6886.19
    0:00:12   26685.7    404.39 6406705.0    5794.9                            -6886.19
    0:00:13   26685.6    404.39 6406717.5    5794.9                            -6886.19
    0:00:13   26685.6    404.39 6406717.5    5794.9                            -6886.19
    0:00:13   26685.6    404.39 6406717.5    5794.9                            -6886.19
    0:00:13   26685.6    404.39 6406717.5    5794.9                            -6886.19
    0:00:13   26685.6    404.39 6406717.5    5794.9                            -6886.19
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.17
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.17
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:14   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406717.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.7    404.39 6406698.5    5794.9                            -6886.08
    0:00:15   26685.8    404.39 6406684.0    5794.9                            -6885.94
    0:00:15   26685.8    404.39 6406684.0    5794.9                            -6885.94
    0:00:15   26685.8    404.39 6406684.0    5794.9                            -6885.94
    0:00:15   26685.8    404.39 6406684.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406679.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406679.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406679.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406668.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406668.0    5794.9                            -6885.94
    0:00:17   26685.8    404.39 6406668.0    5794.9                            -6885.94
    0:00:18   26685.7    404.39 6406676.5    5794.9                            -6885.94
    0:00:18   26685.7    404.39 6406676.5    5794.9                            -6885.94
    0:00:18   26685.7    404.39 6406676.5    5794.9                            -6885.94
    0:00:19   26685.6    404.39 6406676.5    5794.9                            -6885.94
    0:00:19   26685.6    404.39 6406676.5    5794.9                            -6885.94
    0:00:19   26685.6    404.39 6406676.5    5794.9                            -6885.94
    0:00:20   26685.6    404.39 6406665.0    5794.9                            -6885.93
    0:00:20   26685.6    404.39 6406665.0    5794.9                            -6885.93
    0:00:20   26685.6    404.39 6406665.0    5794.9                            -6885.93
    0:00:20   26685.6    404.39 6406665.0    5794.9                            -6885.93
    0:00:21   26685.6    404.39 6406661.5    5794.9                            -6884.48
    0:00:21   26685.6    404.39 6406661.5    5794.9                            -6884.48
    0:00:21   26685.6    404.39 6406661.5    5794.9                            -6884.48
    0:00:23   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:23   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:23   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:24   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:24   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:24   26685.4    404.39 6406661.5    5794.9                            -6884.48
    0:00:25   26685.4    404.39 6406655.5    5794.9                            -6884.48
    0:00:25   26685.4    404.39 6406655.5    5794.9                            -6884.48
    0:00:25   26685.4    404.39 6406655.5    5794.9                            -6884.48
    0:00:25   26685.4    404.39 6406655.5    5794.9                            -6884.48
    0:00:25   26685.4    404.39 6406655.5    5794.9                            -6884.48
    0:00:26   26685.4    404.39 6406645.0    5794.9                            -6884.48
    0:00:26   26685.4    404.39 6406645.0    5794.9                            -6884.48
    0:00:26   26685.4    404.39 6406645.0    5794.9                            -6884.48
    0:00:26   26685.4    404.39 6406645.0    5794.9                            -6884.48
    0:00:26   26685.4    404.39 6406645.0    5794.9                            -6884.48
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6884.44
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6884.44
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6884.44
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406645.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406637.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406637.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406637.0    5794.9                            -6883.97
    0:00:27   26685.4    404.39 6406637.0    5794.9                            -6883.97
    0:00:29   26685.4    404.39 6406615.0    5794.9                            -6883.97
    0:00:29   26685.4    404.39 6406615.0    5794.9                            -6883.97
    0:00:29   26685.4    404.39 6406615.0    5794.9                            -6883.97
    0:00:30   26685.4    404.39 6406615.0    5794.9                            -6883.97
    0:00:30   26685.4    404.39 6406615.0    5794.9                            -6883.97
    0:00:31   26685.2    404.39 6406614.0    5794.9                            -6883.97
    0:00:31   26685.2    404.39 6406614.0    5794.9                            -6883.97
    0:00:31   26685.2    404.39 6406614.0    5794.9                            -6883.97
    0:00:31   26685.2    404.39 6406614.0    5794.9                            -6883.97
    0:00:32   26685.3    404.39 6406597.5    5794.9                            -6883.47
    0:00:32   26685.3    404.39 6406597.5    5794.9                            -6883.47
    0:00:33   26685.2    404.39 6406591.5    5794.9                            -6883.47
    0:00:33   26685.2    404.39 6406591.5    5794.9                            -6883.47
    0:00:33   26685.2    404.39 6406581.5    5794.9                            -6883.47
    0:00:34   26685.1    404.39 6406577.5    5794.9                            -6883.47
    0:00:34   26685.1    404.39 6406577.5    5794.9                            -6883.47
    0:00:34   26685.1    404.39 6406577.5    5794.9                            -6883.47
    0:00:34   26685.1    404.39 6406577.5    5794.9                            -6883.47
    0:00:34   26685.1    404.39 6406577.5    5794.9                            -6883.47
    0:00:34   26685.4    404.39 6406314.5    5794.9                            -6883.47
    0:00:34   26685.4    404.39 6406314.5    5794.9                            -6883.47
    0:00:34   26685.4    404.39 6406314.5    5794.9                            -6883.47
    0:00:34   26685.4    404.39 6406314.5    5794.9                            -6883.47
    0:00:34   26685.4    404.39 6406301.5    5794.9                            -6883.45
    0:00:34   26685.4    404.39 6406301.5    5794.9                            -6883.45
    0:00:34   26685.4    404.39 6406301.5    5794.9                            -6883.45
    0:00:34   26685.4    404.39 6406293.5    5794.9                            -6883.43
    0:00:34   26685.4    404.39 6406293.5    5794.9                            -6883.43
    0:00:34   26685.4    404.39 6406293.5    5794.9                            -6883.43
    0:00:35   26685.3    404.39 6406293.5    5794.9                            -6883.40
    0:00:35   26685.3    404.39 6406293.5    5794.9                            -6883.40
    0:00:35   26685.3    404.39 6406293.5    5794.9                            -6883.40
    0:00:36   26685.3    404.39 6406293.0    5794.9                            -6883.40
    0:00:36   26685.3    404.39 6406293.0    5794.9                            -6883.40
    0:00:36   26685.3    404.39 6406293.0    5794.9                            -6883.40
    0:00:36   26685.3    404.39 6406293.0    5794.9                            -6883.40
    0:00:36   26685.4    404.39 6406287.0    5794.9                            -6883.40
    0:00:36   26685.4    404.39 6406287.0    5794.9                            -6883.40
    0:00:36   26685.4    404.39 6406287.0    5794.9                            -6883.40
    0:00:37   26685.3    404.39 6406279.5    5794.9                            -6883.40
    0:00:37   26685.3    404.39 6406279.5    5794.9                            -6883.40
    0:00:37   26685.3    404.39 6406279.5    5794.9                            -6883.40
    0:00:37   26685.3    404.39 6406279.0    5794.9                            -6883.29
    0:00:37   26685.3    404.39 6406279.0    5794.9                            -6883.29
    0:00:37   26685.3    404.39 6406279.0    5794.9                            -6883.29
    0:00:37   26685.3    404.39 6406262.5    5794.9                            -6883.29
    0:00:37   26685.3    404.39 6406262.5    5794.9                            -6883.29
    0:00:37   26685.3    404.39 6406262.5    5794.9                            -6883.29
    0:00:39   26685.6    404.39 6406262.5    5794.9                            -6883.26
    0:00:39   26685.6    404.39 6406262.5    5794.9                            -6883.26
    0:00:39   26685.6    404.39 6406262.5    5794.9                            -6883.26
    0:00:39   26685.6    404.39 6406262.5    5794.9                            -6883.26
    0:00:46   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:46   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:46   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:48   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:48   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:48   26685.6    404.39 6406241.0    5794.9                            -6882.31
    0:00:48   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:48   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:48   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:48   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:49   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:49   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:49   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:50   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:50   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:50   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:50   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:51   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:52   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:52   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:52   26685.7    404.39 6405984.0    5794.9                            -6882.31
    0:00:52   26685.9    404.39 6405982.0    5794.9                            -6881.82
    0:00:52   26685.9    404.39 6405982.0    5794.9                            -6881.82
    0:00:52   26685.9    404.39 6405982.0    5794.9                            -6881.82
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:53   26686.0    404.39 6405965.5    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405960.0    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405960.0    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405960.0    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405959.5    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405959.5    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405959.5    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405954.5    5794.9                            -6881.63
    0:00:54   26685.8    404.39 6405954.5    5794.9                            -6881.63
    0:00:55   26685.8    404.39 6405947.0    5794.9                            -6881.63
    0:00:55   26685.8    404.39 6405947.0    5794.9                            -6881.63
    0:00:55   26685.8    404.39 6405947.0    5794.9                            -6881.63
    0:00:55   26685.8    404.39 6405947.0    5794.9                            -6881.63
    0:00:55   26685.8    404.39 6405947.0    5794.9                            -6881.63
    0:00:56   26685.9    404.39 6405947.0    5794.9                            -6880.79
    0:00:56   26685.9    404.39 6405947.0    5794.9                            -6880.79
    0:00:56   26685.9    404.39 6405947.0    5794.9                            -6880.79
    0:00:58   26685.9    404.39 6405942.5    5794.9                            -6880.77
    0:00:58   26685.9    404.39 6405942.5    5794.9                            -6880.77
    0:00:58   26685.9    404.39 6405942.5    5794.9                            -6880.77
    0:00:59   26685.9    404.39 6405943.0    5794.9                            -6880.69
    0:00:59   26685.9    404.39 6405943.0    5794.9                            -6880.69
    0:00:59   26685.9    404.39 6405934.0    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405934.0    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405934.0    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405934.0    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405928.5    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405926.5    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405926.5    5794.9                            -6880.41
    0:00:59   26685.9    404.39 6405926.5    5794.9                            -6880.41
    0:01:01   26686.0    404.39 6405926.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405926.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405926.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.28
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.19
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.19
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.19
    0:01:01   26686.0    404.39 6405925.5    5794.9                            -6880.19
    0:01:02   26686.0    404.39 6405925.5    5794.9                            -6880.03
    0:01:02   26686.0    404.39 6405925.5    5794.9                            -6880.03
    0:01:02   26686.0    404.39 6405925.5    5794.9                            -6880.03
    0:01:02   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:02   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:03   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:03   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:03   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:04   26686.0    404.39 6405922.0    5794.9                            -6880.03
    0:01:04   26686.0    404.39 6405916.0    5794.9                            -6880.03
    0:01:04   26686.0    404.39 6405916.0    5794.9                            -6880.03
    0:01:04   26686.0    404.39 6405916.0    5794.9                            -6880.03
    0:01:06   26686.0    404.39 6405916.0    5794.9                            -6880.00
    0:01:06   26686.0    404.39 6405916.0    5794.9                            -6880.00
    0:01:06   26686.0    404.39 6405916.0    5794.9                            -6880.00
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6880.00
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6880.00
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6880.00
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6880.00
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6878.64
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6878.64
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6878.64
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6878.64
    0:01:07   26686.3    404.39 6405815.5    5794.9                            -6878.64
    0:01:08   26686.3    404.39 6405809.5    5794.9                            -6878.64
    0:01:08   26686.3    404.39 6405809.5    5794.9                            -6878.64
    0:01:08   26686.3    404.39 6405809.5    5794.9                            -6878.64
    0:01:08   26686.2    404.39 6405805.5    5794.9                            -6878.64
    0:01:08   26686.2    404.39 6405805.5    5794.9                            -6878.64
    0:01:08   26686.2    404.39 6405805.5    5794.9                            -6878.64
    0:01:08   26686.2    404.39 6405803.0    5794.9                            -6878.64
    0:01:08   26686.2    404.39 6405803.0    5794.9                            -6878.64
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:09   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.46
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.15
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.15
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.15
    0:01:10   26686.4    404.39 6405795.0    5794.9                            -6878.15
    0:01:12   26686.2    404.39 6405774.5    5794.9                            -6878.19
    0:01:12   26686.2    404.39 6405774.5    5794.9                            -6878.19
    0:01:12   26686.2    404.39 6405774.5    5794.9                            -6878.19
    0:01:12   26686.2    404.39 6405774.5    5794.9                            -6878.19
    0:01:12   26686.2    404.39 6405774.5    5794.9                            -6878.19
    0:01:12   26686.2    404.39 6405738.5    5794.9                            -6877.96
    0:01:12   26686.2    404.39 6405738.5    5794.9                            -6877.96
    0:01:12   26686.2    404.39 6405738.5    5794.9                            -6877.96
    0:01:12   26686.2    404.39 6405738.5    5794.9                            -6877.96
    0:01:12   26686.2    404.39 6405738.5    5794.9                            -6877.96
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.96
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:13   26686.2    404.39 6405738.0    5794.9                            -6877.41
    0:01:14   26686.1    404.39 6405732.0    5794.9                            -6877.40
    0:01:14   26686.1    404.39 6405732.0    5794.9                            -6877.40
    0:01:14   26686.1    404.39 6405732.0    5794.9                            -6877.40
    0:01:14   26686.2    404.39 6405732.0    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405732.0    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405732.0    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405723.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405723.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405723.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.2    404.39 6405717.5    5794.9                            -6877.34
    0:01:14   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:14   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:14   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.09
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.10
    0:01:15   26686.3    404.39 6405719.5    5794.9                            -6877.10
    0:01:15   26686.3    404.39 6405719.0    5794.9                            -6877.10
    0:01:15   26686.3    404.39 6405719.0    5794.9                            -6877.10
    0:01:15   26686.3    404.39 6405719.0    5794.9                            -6877.10
    0:01:15   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:15   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:15   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:15   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:16   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:16   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:16   26686.4    404.39 6405718.0    5794.9                            -6877.11
    0:01:16   26686.4    404.39 6405715.0    5794.9                            -6877.04
    0:01:16   26686.4    404.39 6405715.0    5794.9                            -6877.04
    0:01:16   26686.4    404.39 6405715.0    5794.9                            -6877.04
    0:01:16   26686.6    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.6    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.6    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.6    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.5    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.5    404.39 6405684.5    5794.9                            -6876.59
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.5    404.39 6405681.5    5794.9                            -6876.17
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.4    404.39 6405666.5    5794.9                            -6875.68
    0:01:16   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:16   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:16   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:16   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:17   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:17   26686.6    404.39 6405663.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405460.0    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405460.0    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405460.0    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26686.8    404.39 6405459.5    5794.9                            -6875.68
    0:01:17   26687.0    404.39 6405514.0    5794.9                            -6875.66
    0:01:17   26687.0    404.39 6405514.0    5794.9                            -6875.66
    0:01:17   26687.0    404.39 6405514.0    5794.9                            -6875.66
    0:01:17   26686.6    404.39 6405514.0    5794.9                            -6875.66
    0:01:17   26686.6    404.39 6405511.0    5794.9                            -6875.66
    0:01:18   26686.6    404.39 6405510.0    5794.9                            -6875.66
    0:01:18   26686.6    404.39 6405510.0    5794.9                            -6875.66
    0:01:18   26686.6    404.39 6405510.0    5794.9                            -6875.66
    0:01:18   26686.7    404.39 6405492.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405492.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405492.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405492.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405492.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405490.5    5794.9                            -6874.58
    0:01:18   26686.7    404.39 6405490.5    5794.9                            -6874.58
    0:01:19   26686.7    404.39 6405490.5    5794.9                            -6874.58
    0:01:20   26686.7    404.39 6405490.5    5794.9                            -6874.58
    0:01:21   26686.7    404.39 6405489.5    5794.9                            -6874.58
    0:01:21   26686.7    404.39 6405489.5    5794.9                            -6874.58
    0:01:21   26686.7    404.39 6405489.5    5794.9                            -6874.58
    0:01:21   26686.9    404.39 6404785.5    5794.9                            -6874.58
    0:01:22   26686.8    404.39 6404770.5    5794.9                            -6873.86
    0:01:22   26686.8    404.39 6404770.5    5794.9                            -6873.86
    0:01:22   26686.8    404.39 6404770.5    5794.9                            -6873.86
    0:01:22   26686.8    404.39 6404756.5    5794.9                            -6873.86
    0:01:22   26686.8    404.39 6404756.5    5794.9                            -6873.86
    0:01:22   26686.8    404.39 6404756.5    5794.9                            -6873.86
    0:01:23   26686.8    404.39 6404756.5    5794.9                            -6873.86
    0:01:23   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:23   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:23   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:24   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:24   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:24   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:24   26686.8    404.39 6404753.0    5794.9                            -6873.86
    0:01:25   26686.9    404.39 6404756.0    5794.9                            -6873.37
    0:01:25   26686.9    404.39 6404756.0    5794.9                            -6873.37
    0:01:25   26686.9    404.39 6404756.0    5794.9                            -6873.37
    0:01:26   26686.9    404.39 6404756.0    5794.9                            -6873.37
    0:01:26   26686.9    404.39 6404756.0    5794.9                            -6873.37
    0:01:26   26687.0    404.39 6404756.0    5794.9                            -6873.16
    0:01:27   26687.0    404.39 6404756.0    5794.9                            -6873.16
    0:01:27   26687.0    404.39 6404756.0    5794.9                            -6873.16
    0:01:27   26687.0    404.39 6404756.0    5794.9                            -6873.16
    0:01:28   26687.2    404.39 6404668.5    5794.9                            -6873.16
    0:01:28   26687.2    404.39 6404668.5    5794.9                            -6873.16
    0:01:28   26687.2    404.39 6404668.5    5794.9                            -6873.16
    0:01:28   26687.0    404.39 6404634.5    5794.9                            -6873.16
    0:01:28   26687.0    404.39 6404634.5    5794.9                            -6873.16
    0:01:28   26687.0    404.39 6404634.5    5794.9                            -6873.16
    0:01:29   26687.1    404.39 6404633.0    5794.9                            -6872.99
    0:01:29   26687.1    404.39 6404633.0    5794.9                            -6872.99
    0:01:29   26687.1    404.39 6404633.0    5794.9                            -6872.99
    0:01:29   26687.1    404.39 6404633.0    5794.9                            -6872.99
    0:01:29   26687.0    404.39 6404633.0    5794.9                            -6872.99
    0:01:29   26687.0    404.39 6404633.0    5794.9                            -6872.99
    0:01:30   26687.1    404.39 6404633.0    5794.9                            -6872.91
    0:01:30   26687.1    404.39 6404633.0    5794.9                            -6872.91
    0:01:30   26687.1    404.39 6404633.0    5794.9                            -6872.91
    0:01:30   26687.1    404.39 6404633.0    5794.9                            -6872.91
    0:01:30   26687.6    404.39 6404456.5    5794.9                            -6872.91
    0:01:30   26687.6    404.39 6404456.5    5794.9                            -6872.91
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:30   26687.7    404.39 6404451.0    5794.9                            -6872.89
    0:01:31   26687.7    404.39 6404454.5    5794.9                            -6872.89
    0:01:31   26687.7    404.39 6404454.5    5794.9                            -6872.89
    0:01:31   26687.7    404.39 6404450.0    5794.9                            -6872.27
    0:01:31   26687.7    404.39 6404450.0    5794.9                            -6872.27
    0:01:31   26687.7    404.39 6404450.0    5794.9                            -6872.27
    0:01:32   26687.7    404.39 6404445.0    5794.9                            -6872.27
    0:01:32   26687.7    404.39 6404445.0    5794.9                            -6872.27
    0:01:32   26687.7    404.39 6404445.0    5794.9                            -6872.27
    0:01:33   26687.9    404.39 6404445.0    5794.9                            -6870.56
    0:01:34   26688.0    404.39 6404440.5    5794.9                            -6870.00
    0:01:34   26688.0    404.39 6404440.5    5794.9                            -6870.00
    0:01:34   26688.0    404.39 6404440.5    5794.9                            -6870.00
    0:01:35   26688.3    404.39 6404480.5    5794.9                            -6868.29
    0:01:35   26688.3    404.39 6404480.5    5794.9                            -6868.29
    0:01:35   26688.3    404.39 6404480.5    5794.9                            -6868.29
    0:01:35   26688.3    404.39 6404480.5    5794.9                            -6868.29
    0:01:35   26688.2    404.39 6404476.5    5794.9                            -6868.02
    0:01:35   26688.2    404.39 6404476.5    5794.9                            -6868.02
    0:01:35   26688.2    404.39 6404476.5    5794.9                            -6868.02
    0:01:36   26688.3    404.39 6404475.0    5794.9                            -6867.86
    0:01:36   26688.3    404.39 6404475.0    5794.9                            -6867.86
    0:01:36   26688.3    404.39 6404475.0    5794.9                            -6867.86
    0:01:36   26688.3    404.39 6404475.0    5794.9                            -6867.86
    0:01:36   26688.3    404.39 6404475.0    5794.9                            -6867.86
    0:01:37   26688.1    404.39 6404475.0    5794.9                            -6867.88
    0:01:38   26688.1    404.39 6404475.0    5794.9                            -6867.88
    0:01:38   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:38   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:38   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:38   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:38   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:39   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:39   26688.5    404.39 6404467.0    5794.9                            -6867.66
    0:01:40   26688.5    404.39 6404463.5    5794.9                            -6867.66
    0:01:40   26688.5    404.39 6404463.5    5794.9                            -6867.66
    0:01:42   26688.5    404.39 6404454.5    5794.9                            -6867.13
    0:01:42   26688.2    404.39 6404454.0    5794.9                            -6867.13
    0:01:42   26688.2    404.39 6404454.0    5794.9                            -6867.13
    0:01:42   26688.2    404.39 6404454.0    5794.9                            -6867.13
    0:01:42   26688.2    404.39 6404454.0    5794.9                            -6867.13
    0:01:42   26688.2    404.39 6404454.0    5794.9                            -6867.13
    0:01:43   26688.2    404.39 6404454.0    5794.9                            -6867.14
    0:01:43   26688.2    404.39 6404454.0    5794.9                            -6867.14
    0:01:43   26688.2    404.39 6404454.0    5794.9                            -6867.14
    0:01:44   26688.2    404.39 6404454.0    5794.9                            -6867.14
    0:01:44   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:44   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:44   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:44   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:44   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:45   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:45   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:45   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:45   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:46   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:46   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:46   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:46   26688.1    404.39 6404428.0    5794.9                            -6867.14
    0:01:46   26688.5    404.39 6404425.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404425.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404425.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404425.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404425.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404419.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404419.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404419.5    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:46   26688.5    404.39 6404418.0    5794.9                            -6865.70
    0:01:47   26688.4    404.39 6404418.0    5794.9                            -6865.70
    0:01:47   26688.4    404.39 6404418.0    5794.9                            -6865.70
    0:01:47   26688.4    404.39 6404418.0    5794.9                            -6865.70
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.86
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.86
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.86
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.86
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.86
    0:01:48   26688.6    404.39 6404835.0    5794.9                            -6863.73
    0:01:48   26688.6    404.39 6404833.0    5794.9                            -6863.73
    0:01:48   26688.6    404.39 6404833.0    5794.9                            -6863.73
    0:01:48   26688.6    404.39 6404833.0    5794.9                            -6863.73
    0:01:49   26688.7    404.39 6404833.0    5794.9                            -6862.39
    0:01:50   26688.6    404.39 6404827.0    5794.9                            -6862.39
    0:01:50   26688.6    404.39 6404827.0    5794.9                            -6862.39
    0:01:50   26688.6    404.39 6404827.0    5794.9                            -6862.39
    0:01:52   26688.6    404.39 6404807.0    5794.9                            -6862.39
    0:01:55   26688.6    404.39 6404807.0    5794.9                            -6862.39
    0:01:56   26688.6    404.39 6404807.0    5794.9                            -6862.39
    0:01:57   26688.6    404.39 6404807.0    5794.9                            -6862.39
    0:01:58   26688.6    404.39 6404795.0    5794.9                            -6862.39
    0:01:58   26688.6    404.39 6404795.0    5794.9                            -6862.39
    0:01:58   26688.6    404.39 6404795.0    5794.9                            -6862.39
    0:01:59   26688.6    404.39 6404786.5    5794.9                            -6862.39
    0:01:59   26688.6    404.39 6404786.5    5794.9                            -6862.39
    0:02:02   26688.8    404.39 6404799.0    5794.8                            -6862.40
    0:02:02   26688.8    404.39 6404799.0    5794.8                            -6862.40
    0:02:02   26688.8    404.39 6404799.0    5794.8                            -6862.40
    0:02:04   26688.8    404.39 6404799.0    5794.8                            -6862.40
    0:02:05   26688.8    404.39 6404793.5    5794.8                            -6862.40
    0:02:05   26688.8    404.39 6404793.5    5794.8                            -6862.40
    0:02:05   26688.8    404.39 6404793.5    5794.8                            -6862.40
    0:02:06   26688.7    404.39 6404793.5    5794.8                            -6862.40
    0:02:06   26688.7    404.39 6404793.5    5794.8                            -6862.40
    0:02:06   26688.6    404.39 6404785.0    5794.8                            -6862.40
    0:02:06   26688.6    404.39 6404785.0    5794.8                            -6862.40
    0:02:06   26688.6    404.39 6404785.0    5794.8                            -6862.40
    0:02:06   26688.6    404.39 6404785.0    5794.8                            -6862.40
    0:02:06   26688.6    404.39 6404785.0    5794.8                            -6862.40
    0:02:08   26688.6    404.39 6404779.5    5794.8                            -6862.40
    0:02:08   26688.6    404.39 6404779.5    5794.8                            -6862.40
    0:02:08   26688.6    404.39 6404779.5    5794.8                            -6862.40
    0:02:08   26688.6    404.39 6404779.5    5794.8                            -6862.40
    0:02:09   26688.6    404.39 6404779.5    5794.8                            -6862.40
    0:02:09   26688.6    404.39 6404775.5    5794.8                            -6862.40
    0:02:10   26688.6    404.39 6404768.5    5794.8                            -6862.40
    0:02:10   26688.6    404.39 6404768.5    5794.8                            -6862.40
    0:02:10   26688.6    404.39 6404768.5    5794.8                            -6862.40
    0:02:10   26688.2    404.39 6404760.5    5794.8                            -6862.40
    0:02:12   26688.3    404.39 6404772.0    5794.8                            -6861.48
    0:02:12   26688.3    404.39 6404772.0    5794.8                            -6861.48
    0:02:12   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:12   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:12   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:14   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:14   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:14   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:14   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:15   26688.3    404.39 6404773.5    5794.8                            -6861.48
    0:02:16   26688.2    404.39 6404772.5    5794.8                            -6861.48
    0:02:16   26688.2    404.39 6404772.5    5794.8                            -6861.48
    0:02:17   26688.2    404.39 6404772.5    5794.8                            -6861.48
    0:02:18   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:18   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:18   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:18   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:18   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:19   26688.2    404.39 6404762.5    5794.8                            -6861.48
    0:02:19   26688.2    404.39 6404754.0    5794.8                            -6861.48
    0:02:19   26688.2    404.39 6404754.0    5794.8                            -6861.48
    0:02:20   26688.1    404.39 6404754.0    5794.8                            -6861.48
    0:02:20   26688.1    404.39 6404754.0    5794.8                            -6861.48
    0:02:20   26688.1    404.39 6404754.0    5794.8                            -6861.48
    0:02:20   26688.1    404.39 6404754.0    5794.8                            -6861.48
    0:02:20   26688.1    404.39 6404754.0    5794.8                            -6861.48
    0:02:21   26688.3    404.39 6404754.0    5794.8                            -6861.48
    0:02:21   26688.3    404.39 6404754.0    5794.8                            -6861.48
    0:02:21   26688.3    404.39 6404754.0    5794.8                            -6861.48
    0:02:21   26688.3    404.39 6404754.0    5794.8                            -6861.48
    0:02:22   26688.3    404.39 6404754.0    5794.8                            -6861.48
    0:02:23   26688.3    404.39 6404754.5    5794.8                            -6861.48
    0:02:23   26688.3    404.39 6404754.5    5794.8                            -6861.45
    0:02:23   26688.3    404.39 6404754.5    5794.8                            -6861.45
    0:02:23   26688.3    404.39 6404754.5    5794.8                            -6861.45
    0:02:25   26688.1    404.39 6404748.5    5794.8                            -6861.39
    0:02:25   26688.1    404.39 6404748.5    5794.8                            -6861.39
    0:02:25   26688.1    404.39 6404748.5    5794.8                            -6861.39
    0:02:25   26688.1    404.39 6404749.5    5794.8                            -6861.39
    0:02:26   26688.0    404.39 6404749.5    5794.8                            -6861.39
    0:02:26   26688.0    404.39 6404749.5    5794.8                            -6861.39
    0:02:26   26688.0    404.39 6404749.5    5794.8                            -6861.39
    0:02:26   26688.0    404.39 6404749.5    5794.8                            -6861.39
    0:02:26   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:26   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:26   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:27   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:27   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:28   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:29   26688.2    404.39 6404749.5    5794.8                            -6858.21
    0:02:29   26688.2    404.39 6404728.0    5794.8                            -6858.21
    0:02:30   26688.5    404.39 6404781.0    5794.8                            -6857.71
    0:02:30   26688.5    404.39 6404781.0    5794.8                            -6857.71
    0:02:30   26688.5    404.39 6404781.0    5794.8                            -6857.71
    0:02:31   26688.5    404.39 6404781.0    5794.8                            -6855.28
    0:02:31   26688.5    404.39 6404781.0    5794.8                            -6855.28
    0:02:31   26688.5    404.39 6404781.0    5794.8                            -6855.28
    0:02:32   26688.5    404.39 6404781.0    5794.8                            -6855.28
    0:02:32   26688.7    404.39 6404776.5    5794.8                            -6855.28
    0:02:32   26688.7    404.39 6404776.5    5794.8                            -6855.28
    0:02:32   26688.7    404.39 6404776.5    5794.8                            -6855.28
    0:02:32   26688.7    404.39 6404776.5    5794.8                            -6855.28
    0:02:35   26688.7    404.39 6404769.0    5794.8                            -6855.28
    0:02:35   26688.6    404.39 6404769.0    5794.8                            -6855.28
    0:02:35   26688.6    404.39 6404769.0    5794.8                            -6855.28
    0:02:35   26688.6    404.39 6404769.0    5794.8                            -6855.28
    0:02:35   26688.6    404.39 6404769.0    5794.8                            -6855.28
    0:02:37   26688.6    404.39 6404769.0    5794.8                            -6855.28
    0:02:38   26689.1    404.39 6404602.0    5794.8                            -6855.28
    0:02:38   26689.1    404.39 6404602.0    5794.8                            -6855.28
    0:02:38   26689.1    404.39 6404602.0    5794.8                            -6855.28
    0:02:39   26689.1    404.39 6404602.0    5794.8                            -6855.28
    0:02:39   26689.1    404.39 6404602.0    5794.8                            -6855.28
    0:02:39   26688.9    404.39 6404592.0    5794.8                            -6855.28
    0:02:39   26688.9    404.39 6404592.0    5794.8                            -6855.28
    0:02:40   26688.9    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.9    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:41   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:42   26688.8    404.39 6404574.5    5794.8                            -6855.28
    0:02:43   26688.8    404.39 6404575.5    5794.8                            -6855.28
    0:02:45   26688.7    404.39 6404563.0    5794.8                            -6855.28
    0:02:45   26688.7    404.39 6404563.0    5794.8                            -6855.28
    0:02:46   26688.7    404.39 6404563.0    5794.8                            -6855.28
    0:02:46   26688.7    404.39 6404563.0    5794.8                            -6855.28
    0:02:46   26688.7    404.39 6404563.0    5794.8                            -6855.28
    0:02:46   26688.7    404.39 6404556.0    5794.8                            -6855.28
    0:02:47   26688.4    404.39 6404556.0    5794.8                            -6855.28
    0:02:47   26688.4    404.39 6404556.0    5794.8                            -6855.28
    0:02:47   26688.4    404.39 6404556.0    5794.8                            -6855.28
    0:02:47   26688.4    404.39 6404556.0    5794.8                            -6855.28
    0:02:48   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:48   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:49   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:49   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:49   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:49   26688.4    404.39 6404556.0    5794.8                            -6850.98
    0:02:52   26688.3    404.39 6404551.5    5794.8                            -6850.98
    0:02:52   26688.3    404.39 6404551.5    5794.8                            -6850.98
    0:02:53   26688.3    404.39 6404551.5    5794.8                            -6850.98
    0:02:54   26688.3    404.39 6404551.5    5794.8                            -6850.98
    0:02:54   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:54   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:54   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:54   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:56   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:56   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:57   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:57   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:02:59   26688.3    404.39 6404543.5    5794.8                            -6850.98
    0:03:04   26688.2    404.39 6404543.5    5794.8                            -6850.98
    0:03:04   26688.2    404.39 6404543.5    5794.8                            -6850.98
    0:03:09   26688.2    404.39 6404538.0    5794.8                            -6850.98
    0:03:09   26688.1    404.39 6404538.0    5794.8                            -6850.98
    0:03:09   26688.1    404.39 6404537.0    5794.8                            -6850.98
    0:03:10   26688.1    404.39 6404537.0    5794.8                            -6850.98
    0:03:11   26688.0    404.39 6404537.0    5794.8                            -6850.98
    0:03:11   26688.0    404.39 6404537.0    5794.8                            -6850.98
    0:03:12   26687.8    404.39 6404537.0    5794.8                            -6850.98
    0:03:13   26687.8    404.39 6404537.0    5794.8                            -6850.98
    0:03:13   26687.8    404.39 6404535.0    5794.8                            -6850.98
    0:03:14   26687.7    404.39 6404535.0    5794.8                            -6850.98
    0:03:14   26687.7    404.39 6404531.0    5794.8                            -6850.98
    0:03:15   26687.6    404.39 6404528.5    5794.8                            -6850.98
    0:03:15   26687.6    404.39 6404528.5    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:15   26687.5    404.39 6404520.0    5794.8                            -6850.98
    0:03:16   26687.5    404.39 6404212.0    5794.8                            -6850.98
    0:03:16   26687.5    404.39 6404212.0    5794.8                            -6850.98
    0:03:16   26687.5    404.39 6404212.0    5794.8                            -6850.97
    0:03:16   26687.5    404.39 6404212.0    5794.8                            -6850.97
    0:03:17   26687.5    404.39 6404212.0    5794.8                            -6850.97
    0:03:17   26687.5    404.39 6404212.0    5794.8                            -6850.97
    0:03:17   26687.5    404.39 6404214.5    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404214.5    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404214.5    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404214.5    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404212.0    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404212.0    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404212.0    5794.8                            -6850.38
    0:03:17   26687.5    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:18   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:19   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:19   26687.7    404.39 6404210.0    5794.8                            -6850.38
    0:03:19   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:19   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:21   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:21   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:21   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:23   26688.2    404.39 6404210.0    5794.3                            -6850.38
    0:03:24   26688.1    404.39 6404200.5    5794.3                            -6850.38
    0:03:24   26688.1    404.39 6404200.5    5794.3                            -6850.38
    0:03:24   26688.0    404.39 6403607.0    5794.3                            -6850.38
    0:03:24   26688.0    404.39 6403607.0    5794.3                            -6850.38
    0:03:25   26688.0    404.39 6403607.5    5794.3                            -6850.38
    0:03:25   26688.2    404.39 6403607.5    5794.3                            -6850.38
    0:03:25   26688.2    404.39 6403607.5    5794.3                            -6850.38
    0:03:25   26688.2    404.39 6403607.5    5794.3                            -6850.38
    0:03:26   26688.5    404.39 6403607.5    5794.1                            -6850.38
    0:03:26   26688.4    404.39 6403599.0    5794.1                            -6850.38
    0:03:26   26688.4    404.39 6403599.0    5794.1                            -6850.38
    0:03:26   26688.0    404.39 6403599.0    5794.0                            -6850.38
    0:03:26   26688.0    404.39 6403599.0    5794.0                            -6850.38
    0:03:27   26687.9    404.39 6403592.0    5794.0                            -6850.38
    0:03:27   26687.9    404.39 6403592.0    5794.0                            -6850.38
    0:03:27   26687.9    404.39 6403592.0    5794.0                            -6850.38
    0:03:28   26687.9    404.39 6403588.0    5794.0                            -6850.38
    0:03:30   26687.9    404.39 6403588.0    5794.0                            -6850.38
    0:03:31   26687.9    404.39 6403588.0    5794.0                            -6850.38
    0:03:31   26687.8    404.39 6403587.5    5794.0                            -6850.38
    0:03:31   26687.8    404.39 6403587.5    5794.0                            -6850.38
    0:03:32   26687.8    404.39 6403571.5    5794.0                            -6850.38
    0:03:32   26687.9    404.39 6403571.5    5794.0                            -6850.38
    0:03:32   26687.9    404.39 6403571.5    5794.0                            -6850.38
    0:03:32   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:32   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:32   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:32   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:33   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:33   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:33   26687.8    404.39 6403571.0    5794.0                            -6850.38
    0:03:33   26687.9    404.39 6403571.0    5794.0                            -6850.15
    0:03:34   26687.9    404.39 6403571.0    5794.0                            -6850.15
    0:03:37   26687.9    404.39 6403571.0    5794.0                            -6850.15
    0:03:37   26687.9    404.39 6403571.0    5794.0                            -6850.15
    0:03:37   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:37   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:38   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:39   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:39   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:39   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:40   26687.9    404.39 6403558.0    5794.0                            -6850.15
    0:03:40   26687.9    404.39 6403548.0    5794.0                            -6850.15
    0:03:41   26688.2    404.39 6404532.5    5794.0                            -6850.15
    0:03:41   26688.2    404.39 6404532.5    5794.0                            -6850.15
    0:03:41   26688.0    404.39 6404532.5    5794.0                            -6850.15
    0:03:42   26687.8    404.39 6404532.5    5794.0                            -6850.15
    0:03:42   26687.8    404.39 6404532.5    5794.0                            -6850.15
    0:03:42   26687.8    404.39 6404532.5    5794.0                            -6850.15
    0:03:43   26687.7    404.39 6404532.0    5794.0                            -6850.15
    0:03:45   26687.6    404.39 6404395.0    5794.0                            -6850.15
    0:03:45   26687.6    404.39 6404395.0    5794.0                            -6850.15
    0:03:45   26687.6    404.39 6404395.0    5794.0                            -6850.15
    0:03:46   26687.6    404.39 6404395.0    5794.0                            -6850.15
    0:03:46   26687.6    404.39 6404395.0    5794.0                            -6850.15
    0:03:46   26687.4    404.39 6404395.0    5794.0                            -6850.15
    0:03:46   26687.4    404.39 6404395.0    5794.0                            -6850.15
    0:03:46   26687.4    404.39 6404395.0    5794.0                            -6850.15
    0:03:47   26687.4    404.39 6404395.0    5794.0                            -6850.15
    0:03:47   26687.4    404.39 6404395.0    5794.0                            -6850.15
    0:03:49   26687.4    404.39 6404395.0    5794.0                            -6850.18
    0:03:49   26687.4    404.39 6404395.0    5794.0                            -6850.18
    0:03:50   26687.8    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.8    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.8    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.8    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.6    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.6    404.39 6404395.0    5793.9                            -6850.18
    0:03:50   26687.5    404.39 6404395.0    5793.9                            -6850.18
    0:03:51   26687.4    404.39 6404390.5    5793.9                            -6850.18
    0:03:51   26687.4    404.39 6404390.5    5793.9                            -6850.18
    0:03:51   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:51   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:51   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:52   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:52   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:52   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:52   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:52   26687.4    404.39 6404387.5    5793.9                            -6850.18
    0:03:53   26687.8    404.39 6404387.5    5793.7                            -6850.18
    0:03:53   26687.8    404.39 6404387.5    5793.7                            -6850.18
    0:03:54   26687.7    404.39 6404387.5    5793.7                            -6850.18
    0:03:54   26687.7    404.39 6404387.5    5793.7                            -6850.18
    0:03:55   26687.7    404.39 6404387.5    5793.7                            -6850.18
    0:03:56   26687.7    404.39 6404387.5    5793.7                            -6850.18
    0:03:56   26687.7    404.39 6404387.5    5793.7                            -6850.18
    0:03:57   26687.6    404.39 6404200.0    5793.7                            -6850.18
    0:04:00   26687.4    404.39 6404200.0    5793.7                            -6850.18
    0:04:00   26687.4    404.39 6404197.5    5793.7                            -6850.18
    0:04:01   26687.4    404.39 6404197.5    5793.7                            -6850.18
    0:04:01   26687.4    404.39 6404197.5    5793.7                            -6850.18
    0:04:01   26687.4    404.39 6404197.5    5793.7                            -6850.18
    0:04:01   26687.1    404.39 6404109.5    5793.7                            -6850.18
    0:04:01   26687.1    404.39 6404109.5    5793.7                            -6850.18
    0:04:02   26687.6    404.39 6404107.0    5793.7                            -6849.86
    0:04:02   26687.6    404.39 6404107.0    5793.7                            -6849.86
    0:04:02   26687.6    404.39 6404107.0    5793.7                            -6849.86
    0:04:03   26687.6    404.39 6404107.5    5793.7                            -6849.86
    0:04:05   26687.6    404.39 6404161.5    5793.7                            -6849.86
    0:04:06   26687.6    404.39 6404161.5    5793.7                            -6849.76
    0:04:06   26687.6    404.39 6404161.5    5793.7                            -6849.76
    0:04:06   26687.6    404.39 6404161.5    5793.7                            -6849.76
    0:04:11   26687.4    404.39 6404161.5    5793.7                            -6849.76
    0:04:11   26687.3    404.39 6404161.5    5793.7                            -6849.76
    0:04:14   26687.3    404.39 6404161.5    5793.7                            -6849.76
    0:04:14   26687.3    404.39 6404161.5    5793.7                            -6849.76
    0:04:14   26687.3    404.39 6404161.5    5793.7                            -6849.76
    0:04:14   26687.3    404.39 6404161.5    5793.7                            -6849.76
    0:04:15   26687.2    404.39 6404161.5    5793.7                            -6849.76
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:16   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:17   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:17   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:17   26687.2    404.39 6404161.5    5793.7                            -6847.60
    0:04:18   26687.4    404.39 6404161.5    5793.9                            -6847.55
    0:04:18   26687.4    404.39 6404161.5    5793.9                            -6847.55
    0:04:18   26687.4    404.39 6404161.5    5793.9                            -6847.55
    0:04:19   26687.4    404.39 6404144.5    5793.9                            -6847.55
    0:04:20   26687.6    404.39 6404144.5    5793.9                            -6846.31
    0:04:22   26687.4    404.39 6404144.5    5793.9                            -6846.31
    0:04:25   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:30   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:32   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:32   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:32   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:33   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:34   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:34   26687.4    404.39 6404137.5    5793.9                            -6846.31
    0:04:36   26687.2    404.39 6404137.0    5793.9                            -6846.31
    0:04:38   26687.2    404.39 6404137.5    5793.9                            -6846.31
    0:04:39   26687.1    404.39 6404137.5    5793.9                            -6846.31
    0:04:41   26687.1    404.39 6404137.0    5793.9                            -6846.31
    0:04:41   26687.1    404.39 6404137.0    5793.9                            -6846.31
    0:04:41   26687.1    404.39 6404137.0    5793.9                            -6846.31
    0:04:44   26686.9    404.39 6404137.0    5793.9                            -6846.31
    0:04:46   26686.9    404.39 6404137.0    5793.9                            -6846.31
    0:04:48   26686.6    404.39 6404137.0    5793.9                            -6846.28
    0:04:48   26686.6    404.39 6404137.0    5793.9                            -6846.28
    0:04:54   26686.3    404.39 6404137.0    5793.9                            -6846.29
    0:04:54   26686.3    404.39 6404137.0    5793.9                            -6846.29
    0:04:55   26686.3    404.39 6404137.0    5793.9                            -6846.29
    0:04:57   26686.3    404.39 6404137.0    5793.9                            -6846.29
    0:04:59   26686.0    404.39 6404137.0    5793.9                            -6846.29
    0:04:59   26686.0    404.39 6404137.0    5793.9                            -6846.29
    0:04:59   26686.0    404.39 6404137.0    5793.9                            -6846.29
    0:05:04   26686.0    404.39 6404138.0    5793.9                            -6846.29
    0:05:06   26685.7    404.39 6404139.0    5793.2                            -6846.29
    0:05:06   26685.4    404.39 6404140.0    5793.2                            -6846.29
    0:05:06   26685.4    404.39 6404140.0    5793.2                            -6846.29
    0:05:06   26685.4    404.39 6404140.0    5793.2                            -6846.29
    0:05:07   26685.3    404.39 6404140.0    5793.2                            -6846.29
    0:05:08   26685.3    404.39 6404138.5    5793.2                            -6846.29
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:10   26685.4    404.39 6403813.0    5793.2 flag_ded_alu               -6846.29
    0:05:10   26685.4    404.39 6403813.0    5793.2 flag_ded_alu               -6846.29
    0:05:10   26685.4    404.39 6403813.0    5793.2 flag_ded_alu               -6846.29
    0:05:10   26685.4    404.39 6394757.5    5793.2 flag_ded_alu               -6846.29
    0:05:10   26685.4    404.39 6394757.5    5793.2 flag_ded_alu               -6846.29
    0:05:10   26685.7    404.39 6399866.0    5793.2 flag_ded0                  -6846.29
    0:05:12   26686.0    404.39 6401162.5    5793.2 flag_ded_alu               -6846.29
    0:05:12   26686.0    404.39 6401162.5    5793.2 flag_ded_alu               -6846.29
    0:05:13   26685.9    404.39 6400717.0    5793.2 flag_ded_alu               -6846.29
    0:05:15   26685.3    404.39 6400657.0    5793.2 fifo2/clk_gate_data_mem_reg_28__4_latch/en  -6846.29
    0:05:15   26685.9    404.39 6400721.5    5793.2 fifo0/clk_gate_data_mem_reg_22__0_latch/en  -6846.29
    0:05:18   26685.9    404.39 6400610.5    5793.2 fifo0/clk_gate_data_mem_reg_22__0_latch/en  -6846.29
    0:05:19   26685.5    404.39 6400691.0    5793.2 fifo2/clk_gate_data_mem_reg_1__0_latch/en  -6846.29
    0:05:19   26685.4    404.39 6400453.0    5793.2 check_ecc_in1_secded_in0_data_rxc_reg_19_/ss  -6846.29
    0:05:19   26685.6    404.39 6400433.5    5793.2 test_so18                  -6846.29
    0:05:19   26685.9    404.39 6400414.0    5793.2 test_so19                  -6846.29
    0:05:21   26685.7    404.39 6400404.5    5793.2 dout[90]                   -6846.29
    0:05:21   26685.7    404.39 6400404.5    5793.2 dout[90]                   -6846.29
    0:05:21   26686.1    404.39 6400184.5    5793.2 test_so14                  -6853.55
    0:05:21   26686.1    404.39 6400184.5    5793.2 test_so14                  -6853.55
    0:05:21   26685.7    404.39 6400158.0    5793.2 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d  -6853.55
    0:05:21   26685.8    404.39 6400079.5    5793.2 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d  -6853.55
    0:05:22   26686.0    404.39 6400064.0    5793.2 check_ecc_alu0/secded_alu0_data_tmp_reg_76_/d  -6853.55
    0:05:22   26685.7    404.39 6399977.5    5793.2 check_ecc_alu0/secded_alu0_data_tmp_reg_76_/d  -6855.07
    0:05:22   26685.6    404.39 6399961.0    5793.2 check_ecc_in1_gen_ecc_in0_ecc_reg_7_/d  -6855.07
    0:05:23   26685.4    404.39 6399940.5    5793.2 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d  -6855.07
    0:05:24   26686.1    404.39 6399790.0    5793.4 fifo0/data_rd_reg_65_/d    -6855.06
    0:05:25   26685.8    404.39 6399779.0    5793.4 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d  -6855.06
    0:05:26   26686.2    404.39 6399767.0    5793.4 gen_ecc_alu0_ecc_reg_4_/d  -6855.06
    0:05:26   26686.3    404.39 6399743.5    5793.3 fifo2/data_rd_reg_51_/d    -6855.06
    0:05:26   26686.2    404.39 6399699.0    5793.3 check_ecc_in0_gen_ecc_in0_ecc_reg_6_/d  -6855.06
    0:05:27   26686.2    404.39 6399695.5    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d  -6855.06
    0:05:28   26686.1    404.39 6399917.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_61_/d  -6855.06
    0:05:32   26686.0    404.39 6399902.5    5793.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_/d  -6855.06
    0:05:33   26686.0    404.39 6399849.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_57_/d  -6855.06
    0:05:37   26686.4    404.39 6399852.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d  -6855.06
    0:05:37   26686.2    404.39 6399767.5    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6855.13
    0:05:38   26686.6    404.39 6399799.5    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6855.13
    0:05:38   26686.5    404.39 6399789.0    5793.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_0_/d  -6855.13
    0:05:39   26686.1    404.39 6399785.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_57_/d  -6855.13
    0:05:40   26686.0    404.39 6399782.5    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d  -6855.12
    0:05:41   26685.7    404.39 6399705.5    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6855.12
    0:05:41   26686.1    404.39 6399701.0    5793.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d  -6854.66
    0:05:42   26686.0    404.39 6399723.0    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6854.66
    0:05:44   26685.9    404.39 6399718.0    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6854.66
    0:05:45   26685.6    404.39 6399715.5    5793.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d  -6854.66
    0:05:45   26685.3    404.39 6399721.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_57_/d  -6854.66
    0:05:45   26685.2    404.39 6399735.0    5793.3 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6854.66
    0:05:45   26685.1    404.39 6399731.5    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_97_/d  -6854.66
    0:05:46   26685.9    404.39 6399578.5    5793.3 fifo1/clk_gate_data_mem_reg_22__0_latch/en  -6854.66
Information: route_opt running in 4 threads . (ROPT-031)
    0:06:07   26685.9    404.39 6399868.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d  -6854.66
    0:06:08   26686.0    404.39 6399867.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d  -6854.66
    0:06:14   26685.8    404.39 6399866.0    5793.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d  -6854.66
    0:06:15   26685.3    404.39 6399779.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d  -6857.63
    0:06:18   26685.5    404.39 6399778.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d  -6857.63
    0:06:19   26685.4    404.39 6399768.0    5793.3 check_ecc_alu0/secded_alu0_data_tmp_reg_93_/d  -6857.63
    0:06:19   26685.2    404.39 6399746.5    5792.5 gen_ecc_alu0_ecc_reg_1_/d  -6857.40
    0:06:20   26685.2    404.39 6399765.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/d  -6857.39
    0:06:22   26685.0    404.39 6399764.0    5792.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d  -6857.39
Information: route_opt running in 4 threads . (ROPT-031)
    0:06:51   26684.7    404.39 6399825.0    5792.5 fifo2/data_rd_reg_51_/d    -6857.39
    0:07:01   26685.0    404.39 6399802.0    5792.5 check_ecc_in1_gen_ecc_in0_ecc_reg_1_/d  -6856.74
    0:07:02   26684.9    404.39 6399753.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6856.74
    0:07:03   26684.3    404.39 6399756.5    5792.5 fifo2/data_rd_reg_51_/d    -6856.74
    0:07:06   26684.3    404.39 6399756.0    5792.5 fifo2/data_rd_reg_51_/d    -6856.74


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_capacitance)  (max_fanout)  (min_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:10   26684.5    404.39 6399756.0    5792.5 init_mask_in0_seed6_reg_72_/si  -6855.90
    0:07:10   26684.6    404.39 6399756.0    5792.5 init_mask_in0_seed3_reg_77_/si  -6855.16
    0:07:10   26684.7    404.39 6399756.0    5792.5 init_mask_in0_seed3_reg_75_/si  -6854.71
    0:07:10   26684.9    404.39 6399756.0    5792.5 init_mask_in0_seed6_reg_119_/si  -6854.65
    0:07:10   26685.0    404.39 6399756.0    5792.5 init_mask_alu0_seed7_reg_136_/si  -6853.33
    0:07:11   26685.2    404.39 6399756.0    5792.5 init_mask_alu0_seed7_reg_96_/si  -6851.01
    0:07:11   26685.2    404.39 6399756.0    5792.5 init_mask_alu0_seed7_reg_96_/si  -6851.01
    0:07:11   26685.3    404.39 6399756.0    5792.5 init_mask_alu0_seed5_reg_88_/si  -6848.49
    0:07:11   26685.3    404.39 6399756.0    5792.5 init_mask_alu0_seed5_reg_88_/si  -6848.49
    0:07:11   26685.4    404.39 6399756.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_41_/d  -6846.49
    0:07:11   26685.6    404.39 6399756.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_40_/si  -6846.18
    0:07:11   26685.7    404.39 6399756.0    5792.5 alu_core0_tmp_add_reg_13_/si  -6844.79
    0:07:12   26685.9    404.39 6399756.0    5792.5 init_mask_alu0_seed5_reg_39_/si  -6838.19
    0:07:12   26686.0    404.39 6399756.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_40_/d  -6836.94
    0:07:12   26686.1    404.39 6399756.0    5792.5 alu_core0_tmp_add_reg_12_/si  -6834.83
    0:07:12   26686.4    404.39 6399755.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_30_/d  -6831.89
    0:07:12   26686.2    404.39 6399755.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_30_/d  -6830.36
    0:07:12   26686.4    404.39 6399755.5    5792.5 alu_core0_tmp_add_reg_39_/si  -6828.11
    0:07:12   26686.5    404.39 6399755.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_28_/si  -6827.31
    0:07:12   26686.7    404.39 6399755.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_27_/si  -6826.95
    0:07:12   26686.8    404.39 6399755.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_26_/si  -6825.28
    0:07:12   26686.9    404.39 6399755.5    5792.5 alu_core0_tmp_add_reg_27_/d  -6825.20
    0:07:13   26687.1    404.39 6399755.5    5792.5 alu_core0_tmp_add_reg_11_/si  -6820.62
    0:07:13   26687.2    404.39 6399755.5    5792.5 alu_core0_tmp_add_reg_56_/si  -6819.54
    0:07:13   26687.4    404.39 6399755.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_28_/d  -6815.80
    0:07:13   26687.5    404.39 6399755.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_16_/si  -6815.66
    0:07:13   26687.6    404.39 6399755.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_9_/d  -6815.30
    0:07:14   26687.8    404.39 6399755.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_23_/d  -6814.48
    0:07:14   26687.9    404.39 6399755.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_39_/si  -6813.87
    0:07:14   26687.7    404.39 6399749.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_39_/d  -6811.00
    0:07:15   26687.8    404.39 6399749.5    5792.5 init_mask_alu0_seed1_reg_22_/si  -6810.41
    0:07:15   26687.8    404.39 6399749.5    5792.5 init_mask_alu0_seed1_reg_22_/si  -6810.41
    0:07:15   26688.0    404.39 6399749.5    5792.5 init_mask_alu0_mask_reg_2__79_/d  -6808.82
    0:07:15   26688.1    404.39 6399749.5    5792.5 alu_core0_tmp_add_reg_10_/si  -6808.67
    0:07:16   26688.2    404.39 6399751.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_9_/si  -6806.37
    0:07:16   26688.3    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_17_/si  -6803.71
    0:07:16   26688.3    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_17_/si  -6803.71
    0:07:16   26688.5    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__98_/si  -6801.54
    0:07:16   26688.5    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__98_/si  -6801.54
    0:07:16   26688.6    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__68_/d  -6800.57
    0:07:16   26688.7    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__36_/si  -6797.74
    0:07:16   26688.7    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__36_/si  -6797.74
    0:07:17   26688.9    404.39 6399751.5    5792.5 init_mask_in0_seed1_reg_61_/si  -6795.95
    0:07:17   26689.0    404.39 6399751.5    5792.5 check_ecc_in1_secded_in0_data_encoded_reg_31_/si  -6795.48
    0:07:17   26689.2    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_98_/si  -6794.12
    0:07:17   26689.2    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_98_/si  -6794.12
    0:07:18   26689.3    404.39 6399751.5    5792.5 alu_core0_tmp_add_reg_2_/si  -6793.25
    0:07:18   26689.4    404.39 6399751.5    5792.5 alu_core0_dout_reg_52_/d   -6791.67
    0:07:18   26689.6    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_6_/si  -6789.50
    0:07:18   26689.6    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_6_/si  -6789.50
    0:07:18   26689.7    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__97_/d  -6788.15
    0:07:18   26689.9    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__70_/si  -6787.64
    0:07:18   26689.9    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_5__70_/si  -6787.64
    0:07:18   26690.0    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_49_/si  -6786.72
    0:07:18   26690.0    404.39 6399751.5    5792.5 init_mask_alu0_seed1_reg_49_/si  -6786.72
    0:07:18   26690.1    404.39 6399751.5    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_54_/d  -6785.45
    0:07:18   26690.3    404.39 6399751.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_59_/si  -6784.36
    0:07:18   26690.4    404.39 6399750.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_59_/d  -6780.20
    0:07:19   26690.6    404.39 6399750.5    5792.5 check_ecc_in1_secded_in0_data_encoded_reg_15_/si  -6777.39
    0:07:19   26690.7    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__46_/si  -6773.90
    0:07:19   26690.7    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__46_/si  -6773.90
    0:07:19   26690.8    404.39 6399750.5    5792.5 alu_core0_tmp_add_reg_22_/si  -6773.05
    0:07:19   26691.0    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__4_/si  -6769.32
    0:07:19   26691.0    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__4_/si  -6769.32
    0:07:19   26691.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__125_/si  -6768.59
    0:07:19   26691.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_5__125_/si  -6768.59
    0:07:19   26691.2    404.39 6399750.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_48_/d  -6766.86
    0:07:19   26691.4    404.39 6399750.0    5792.5 init_mask_alu0_seed0_reg_118_/si  -6766.25
    0:07:19   26691.4    404.39 6399750.0    5792.5 init_mask_alu0_seed0_reg_118_/si  -6766.25
    0:07:19   26691.5    404.39 6399750.0    5792.5 init_mask_alu0_mask_reg_2__104_/si  -6748.98
    0:07:19   26691.6    404.39 6399750.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_47_/si  -6748.69
    0:07:19   26691.8    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_5_/d  -6746.61
    0:07:19   26691.9    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_95_/si  -6738.78
    0:07:19   26691.9    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_95_/si  -6738.78
    0:07:19   26692.1    404.39 6399749.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_43_/si  -6738.02
    0:07:19   26692.1    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_32_/d  -6736.22
    0:07:19   26692.3    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_57_/si  -6735.91
    0:07:19   26692.4    404.39 6399749.0    5792.5 init_mask_alu0_seed0_reg_96_/si  -6734.75
    0:07:19   26692.4    404.39 6399749.0    5792.5 init_mask_alu0_seed0_reg_96_/si  -6734.75
    0:07:20   26692.6    404.39 6399749.0    5792.5 alu_core0_tmp_add_reg_58_/si  -6734.13
    0:07:20   26692.7    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__6_/d  -6733.13
    0:07:20   26692.8    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__5_/si  -6728.10
    0:07:20   26692.8    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__5_/si  -6728.10
    0:07:20   26693.0    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_3__108_/si  -6723.64
    0:07:20   26693.0    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_3__108_/si  -6723.64
    0:07:20   26693.1    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_4__52_/si  -6721.36
    0:07:20   26693.3    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__105_/si  -6721.23
    0:07:20   26693.3    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__105_/si  -6721.23
    0:07:20   26693.4    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__2_/si  -6718.28
    0:07:20   26693.4    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__2_/si  -6718.28
    0:07:20   26693.5    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_3__108_/d  -6716.49
    0:07:20   26693.7    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_4__125_/si  -6711.64
    0:07:20   26693.7    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_4__125_/si  -6711.64
    0:07:20   26693.8    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__72_/d  -6709.69
    0:07:20   26694.0    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_45_/si  -6708.51
    0:07:20   26694.1    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_encoded_reg_3_/si  -6705.94
    0:07:20   26694.2    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_1__16_/si  -6702.67
    0:07:20   26694.2    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_1__16_/si  -6702.67
    0:07:20   26694.4    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__14_/si  -6698.43
    0:07:20   26694.4    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__14_/si  -6698.43
    0:07:20   26694.5    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_2__101_/d  -6696.96
    0:07:20   26694.7    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__74_/si  -6695.38
    0:07:20   26694.7    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__74_/si  -6695.38
    0:07:20   26694.8    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_encoded_reg_56_/si  -6694.57
    0:07:20   26694.9    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_encoded_reg_28_/si  -6692.97
    0:07:20   26695.1    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_0__96_/d  -6691.51
    0:07:20   26695.2    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__104_/d  -6691.43
    0:07:20   26695.4    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__103_/d  -6690.24
    0:07:21   26695.5    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__116_/d  -6689.21
    0:07:21   26695.6    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__102_/d  -6684.67
    0:07:21   26695.8    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__59_/si  -6683.36
    0:07:21   26695.8    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__59_/si  -6683.36
    0:07:21   26695.9    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__22_/si  -6680.67
    0:07:21   26695.9    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_6__22_/si  -6680.67
    0:07:21   26696.1    404.39 6399749.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_36_/si  -6680.00
    0:07:21   26696.2    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_56_/d  -6679.85
    0:07:21   26696.3    404.39 6399749.0    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_17_/si  -6679.38
    0:07:21   26696.5    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_11_/si  -6679.27
    0:07:21   26696.6    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_2__46_/si  -6672.60
    0:07:21   26696.6    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_2__46_/si  -6672.60
    0:07:21   26696.8    404.39 6399749.0    5792.5 alu_core0_dout_reg_5_/d    -6671.57
    0:07:21   26696.9    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_5__2_/si  -6661.54
    0:07:22   26697.0    404.39 6399749.0    5792.5 init_mask_in0_mask_reg_1__18_/si  -6660.93
    0:07:22   26697.2    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_8_/si  -6660.31
    0:07:22   26697.3    404.39 6399749.0    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_50_/d  -6658.13
    0:07:22   26697.4    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_44_/si  -6658.01
    0:07:22   26697.4    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_44_/si  -6658.01
    0:07:22   26697.6    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_2__42_/si  -6653.69
    0:07:22   26697.6    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_2__42_/si  -6653.69
    0:07:22   26697.7    404.39 6399749.0    5792.5 init_mask_alu0_seed1_reg_48_/si  -6648.09
    0:07:22   26697.7    404.39 6399749.0    5792.5 init_mask_alu0_seed1_reg_48_/si  -6648.09
    0:07:22   26697.9    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_47_/si  -6647.93
    0:07:22   26697.9    404.39 6399749.0    5792.5 init_mask_alu0_seed5_reg_47_/si  -6647.93
    0:07:22   26698.0    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_4__70_/d  -6647.76
    0:07:22   26698.0    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_4__70_/d  -6647.76
    0:07:22   26698.1    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_3__9_/si  -6643.32
    0:07:22   26698.1    404.39 6399749.0    5792.5 init_mask_alu0_mask_reg_3__9_/si  -6643.32
    0:07:22   26698.3    404.39 6399749.0    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_39_/d  -6643.20
    0:07:22   26698.5    404.39 6399748.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_31_/d  -6642.36
    0:07:22   26698.6    404.39 6399748.5    5792.5 init_mask_in0_seed1_reg_7_/si  -6640.24
    0:07:22   26698.8    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__24_/si  -6637.91
    0:07:22   26698.8    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__24_/si  -6637.91
    0:07:22   26698.9    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_2__45_/d  -6637.31
    0:07:22   26699.1    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__12_/si  -6629.86
    0:07:22   26699.1    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__12_/si  -6629.86
    0:07:22   26699.2    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_0__86_/si  -6629.33
    0:07:22   26699.2    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_0__86_/si  -6629.33
    0:07:22   26699.3    404.39 6399748.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_19_/d  -6626.91
    0:07:22   26699.5    404.39 6399748.5    5792.5 init_mask_alu0_seed7_reg_168_/si  -6625.91
    0:07:22   26699.6    404.39 6399748.5    5792.5 init_mask_in0_seed2_reg_32_/si  -6624.64
    0:07:22   26699.8    404.39 6399748.5    5792.5 init_mask_in0_seed2_reg_20_/si  -6624.60
    0:07:23   26699.9    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__47_/si  -6622.47
    0:07:23   26699.9    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__47_/si  -6622.47
    0:07:23   26700.0    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__70_/si  -6617.30
    0:07:23   26700.0    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__70_/si  -6617.30
    0:07:23   26700.2    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__99_/d  -6616.46
    0:07:23   26700.3    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_3__9_/d  -6614.77
    0:07:23   26700.5    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_98_/si  -6614.53
    0:07:23   26700.5    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_98_/si  -6614.53
    0:07:23   26700.6    404.39 6399748.5    5792.5 init_mask_alu0_seed7_reg_73_/si  -6609.85
    0:07:23   26700.6    404.39 6399748.5    5792.5 init_mask_alu0_seed7_reg_73_/si  -6609.85
    0:07:23   26700.7    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_137_/si  -6608.53
    0:07:23   26700.9    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_122_/si  -6606.54
    0:07:23   26700.9    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_122_/si  -6606.54
    0:07:23   26701.0    404.39 6399748.5    5792.5 init_mask_alu0_seed4_reg_83_/si  -6603.53
    0:07:23   26701.0    404.39 6399748.5    5792.5 init_mask_alu0_seed4_reg_83_/si  -6603.53
    0:07:23   26701.2    404.39 6399748.5    5792.5 init_mask_alu0_seed6_reg_34_/si  -6602.82
    0:07:23   26701.2    404.39 6399748.5    5792.5 init_mask_alu0_seed6_reg_34_/si  -6602.82
    0:07:23   26701.3    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_60_/si  -6600.63
    0:07:23   26701.4    404.39 6399748.5    5792.5 init_mask_alu0_seed0_reg_59_/si  -6587.77
    0:07:23   26701.4    404.39 6399748.5    5792.5 init_mask_alu0_seed0_reg_59_/si  -6587.77
    0:07:23   26701.6    404.39 6399748.5    5792.5 init_mask_alu0_seed1_reg_24_/si  -6578.00
    0:07:23   26701.6    404.39 6399748.5    5792.5 init_mask_alu0_seed1_reg_24_/si  -6578.00
    0:07:23   26701.7    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_7__80_/d  -6576.92
    0:07:23   26701.9    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__63_/si  -6568.16
    0:07:23   26701.9    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__63_/si  -6568.16
    0:07:23   26702.0    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_7__0_/d  -6567.16
    0:07:23   26702.1    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_2__110_/d  -6567.02
    0:07:23   26702.3    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__65_/d  -6564.95
    0:07:23   26702.4    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__63_/d  -6563.92
    0:07:23   26702.6    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__23_/si  -6563.71
    0:07:23   26702.6    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__23_/si  -6563.71
    0:07:23   26702.7    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__64_/d  -6561.23
    0:07:23   26702.8    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_0__122_/si  -6557.07
    0:07:23   26702.8    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_0__122_/si  -6557.07
    0:07:24   26703.0    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_5__72_/d  -6555.59
    0:07:24   26703.1    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__84_/si  -6554.14
    0:07:24   26703.3    404.39 6399748.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_13_/si  -6552.86
    0:07:24   26703.4    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_125_/si  -6551.49
    0:07:24   26703.4    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_125_/si  -6551.49
    0:07:25   26703.5    404.39 6399748.5    5792.5 init_mask_alu0_seed5_reg_56_/si  -6549.21
    0:07:25   26703.7    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_0__122_/d  -6547.69
    0:07:25   26703.8    404.39 6399748.5    5792.5 init_mask_alu0_mask_reg_6__84_/d  -6547.60
    0:07:25   26704.0    404.39 6399748.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_13_/d  -6546.63
    0:07:25   26703.8    404.39 6399748.0    5792.5 LOCKUP1/d                  -6538.53
    0:07:25   26703.9    404.39 6399748.0    5792.5 alu_core0_dout_reg_63_/d   -6537.92
    0:07:25   26704.0    404.39 6399748.0    5792.5 alu_core0_dout_reg_66_/d   -6537.00
    0:07:25   26704.2    404.39 6399748.0    5792.5 init_mask_alu0_seed5_reg_106_/si  -6535.16
    0:07:25   26704.2    404.39 6399748.0    5792.5 init_mask_alu0_seed5_reg_106_/si  -6535.16
    0:07:25   26704.3    404.39 6399748.0    5792.5 init_mask_alu0_mask_reg_5__66_/si  -6532.43
    0:07:25   26704.3    404.39 6399748.0    5792.5 init_mask_alu0_mask_reg_5__66_/si  -6532.43
    0:07:25   26704.4    404.39 6399748.0    5792.5 LOCKUP1/d                  -6531.76
    0:07:25   26704.5    404.39 6399748.0    5792.5 alu_core0_dout_reg_79_/d   -6530.57
    0:07:26   26704.7    404.39 6399748.0    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_16_/si  -6529.90
    0:07:26   26704.8    404.39 6399748.0    5792.5 init_mask_alu0_seed3_reg_117_/si  -6528.76
    0:07:26   26705.0    404.39 6399748.0    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_8_/si  -6527.40
    0:07:26   26705.1    404.39 6399748.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_69_/si  -6519.21
    0:07:26   26705.2    404.39 6399748.0    5792.5 init_mask_alu0_mask_reg_5__18_/si  -6516.16
    0:07:26   26705.2    404.39 6399748.0    5792.5 init_mask_alu0_mask_reg_5__18_/si  -6516.16
    0:07:27   26705.4    404.39 6399748.0    5792.5 alu_core0_dout_reg_74_/d   -6515.60
    0:07:27   26705.5    404.39 6399748.0    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_43_/d  -6512.58
    0:07:27   26705.7    404.39 6399748.0    5792.5 init_mask_in0_seed4_reg_18_/si  -6497.09
    0:07:27   26705.8    404.39 6399748.0    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_43_/si  -6484.43
    0:07:27   26705.9    404.39 6399748.0    5792.5 init_mask_in0_seed4_reg_94_/si  -6483.05
    0:07:27   26706.1    404.39 6399748.0    5792.5 init_mask_in0_seed5_reg_7_/si  -6483.01
    0:07:27   26706.2    404.39 6399748.0    5792.5 init_mask_in0_seed4_reg_85_/si  -6481.10
    0:07:28   26706.3    404.39 6399748.0    5792.5 alu_core0_dout_reg_68_/d   -6480.05
    0:07:28   26706.4    404.39 6399748.0    5792.5 init_mask_alu0_seed0_reg_63_/si  -6474.48
    0:07:28   26706.4    404.39 6399748.0    5792.5 init_mask_alu0_seed0_reg_63_/si  -6474.48
    0:07:28   26706.6    404.39 6399748.0    5792.5 init_mask_alu0_seed7_reg_229_/si  -6471.50
    0:07:29   26706.7    404.39 6399748.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_69_/si  -6469.60
    0:07:29   26706.9    404.39 6399748.0    5792.5 init_mask_alu0_seed7_reg_231_/si  -6467.35
    0:07:29   26707.0    404.39 6399748.0    5792.5 init_mask_in0_seed5_reg_107_/si  -6465.09
    0:07:29   26707.1    404.39 6399748.0    5792.5 init_mask_in0_seed6_reg_3_/si  -6460.08
    0:07:29   26707.3    404.39 6399748.0    5792.5 alu_core0_dout_reg_95_/d   -6457.33
    0:07:30   26707.4    404.39 6399745.5    5792.5 alu_core0_dout_reg_7_/d    -6456.16
    0:07:30   26707.5    404.39 6399745.5    5792.5 init_mask_in0_mask_reg_4__17_/si  -6442.95
    0:07:30   26707.7    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_69_/d  -6442.13
    0:07:30   26707.8    404.39 6399745.5    5792.5 init_mask_in0_seed5_reg_109_/si  -6441.47
    0:07:30   26708.0    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_120_/si  -6428.49
    0:07:30   26708.0    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_120_/si  -6428.49
    0:07:31   26708.1    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_187_/si  -6425.46
    0:07:31   26708.2    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_30_/si  -6423.99
    0:07:31   26708.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_0__11_/si  -6423.58
    0:07:32   26708.5    404.39 6399745.5    5792.5 alu_core0_dout_reg_7_/d    -6420.90
    0:07:32   26708.6    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__87_/si  -6420.19
    0:07:32   26708.8    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_94_/si  -6419.55
    0:07:33   26708.9    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_encoded_reg_58_/si  -6418.72
    0:07:33   26709.1    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_68_/si  -6418.19
    0:07:33   26709.2    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_139_/si  -6416.60
    0:07:33   26709.3    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_226_/si  -6414.35
    0:07:34   26709.5    404.39 6399745.5    5792.5 init_mask_in0_seed6_reg_10_/si  -6414.02
    0:07:34   26709.5    404.39 6399745.5    5792.5 init_mask_in0_seed6_reg_10_/si  -6414.02
    0:07:35   26709.6    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__87_/d  -6411.32
    0:07:35   26709.8    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_86_/si  -6410.78
    0:07:35   26709.9    404.39 6399745.5    5792.5 init_mask_in0_seed0_reg_35_/si  -6409.63
    0:07:36   26710.0    404.39 6399745.5    5792.5 init_mask_in0_seed6_reg_19_/si  -6407.50
    0:07:36   26710.0    404.39 6399745.5    5792.5 init_mask_in0_seed6_reg_19_/si  -6407.50
    0:07:36   26710.0    404.39 6399745.5    5792.5 alu_core0_dout_reg_92_/d   -6402.78
    0:07:36   26710.2    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_11_/si  -6402.57
    0:07:36   26710.2    404.39 6399745.5    5792.5 alu_core0_dout_reg_81_/d   -6397.27
    0:07:37   26710.3    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__86_/si  -6395.69
    0:07:37   26710.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__88_/si  -6394.28
    0:07:37   26710.8    404.39 6399745.5    5792.5 alu_core0_dout_reg_92_/d   -6392.42
    0:07:38   26711.0    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_18_/d  -6388.29
    0:07:38   26711.1    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_62_/si  -6386.33
    0:07:38   26711.2    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_9_/d  -6383.76
    0:07:38   26711.4    404.39 6399745.5    5792.5 init_mask_in0_mask_reg_0__34_/si  -6373.66
    0:07:39   26711.5    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__81_/si  -6371.28
    0:07:39   26711.7    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_89_/si  -6370.47
    0:07:39   26711.8    404.39 6399745.5    5792.5 alu_core0_dout_reg_81_/d   -6369.02
    0:07:40   26711.9    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_1__125_/si  -6367.57
    0:07:40   26712.1    404.39 6399745.5    5792.5 init_mask_alu0_seed4_reg_131_/si  -6367.00
    0:07:41   26712.2    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__71_/si  -6357.59
    0:07:41   26712.2    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_3__71_/si  -6357.59
    0:07:41   26712.1    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_47_/si  -6353.64
    0:07:41   26712.3    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_126_/si  -6351.14
    0:07:41   26712.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_4__51_/si  -6333.22
    0:07:41   26712.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_4__51_/si  -6333.22
    0:07:42   26712.6    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_28_/si  -6333.21
    0:07:42   26712.7    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_0__23_/si  -6327.52
    0:07:42   26712.8    404.39 6399745.5    5792.5 init_mask_in0_mask_reg_3__59_/si  -6317.39
    0:07:42   26713.0    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_7__117_/si  -6316.58
    0:07:42   26713.1    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_2__108_/d  -6316.03
    0:07:44   26713.3    404.39 6399745.5    5792.5 alu_core0_tmp_add_reg_34_/si  -6310.81
    0:07:44   26713.4    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_16_/si  -6305.86
    0:07:45   26713.5    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_58_/si  -6304.36
    0:07:45   26713.7    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_110_/si  -6286.21
    0:07:45   26713.7    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_110_/si  -6286.21
    0:07:45   26713.8    404.39 6399745.5    5792.5 init_mask_in0_mask_reg_3__61_/si  -6276.46
    0:07:45   26714.0    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_7__120_/d  -6275.73
    0:07:46   26714.1    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_2__2_/d  -6274.91
    0:07:46   26714.2    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_2__93_/d  -6271.30
    0:07:46   26714.4    404.39 6399745.5    5792.5 alu_core0_dout_reg_48_/d   -6270.62
    0:07:47   26714.5    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_19_/si  -6257.63
    0:07:47   26714.5    404.39 6399745.5    5792.5 init_mask_alu0_seed3_reg_19_/si  -6257.63
    0:07:47   26714.7    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_108_/si  -6246.35
    0:07:47   26714.7    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_108_/si  -6246.35
    0:07:47   26714.8    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_2__100_/d  -6244.50
    0:07:47   26714.9    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_130_/si  -6243.78
    0:07:47   26715.1    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_131_/si  -6242.82
    0:07:47   26715.2    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_64_/si  -6226.47
    0:07:47   26715.2    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_64_/si  -6226.47
    0:07:47   26715.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_1__105_/d  -6224.90
    0:07:47   26715.5    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_2__55_/si  -6224.08
    0:07:47   26715.6    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_112_/si  -6220.35
    0:07:47   26715.6    404.39 6399745.5    5792.5 init_mask_alu0_seed0_reg_112_/si  -6220.35
    0:07:47   26715.8    404.39 6399745.5    5792.5 init_mask_alu0_seed2_reg_97_/si  -6218.92
    0:07:47   26715.9    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_1__92_/si  -6205.41
    0:07:47   26715.9    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_1__92_/si  -6205.41
    0:07:47   26716.1    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_4__64_/d  -6204.68
    0:07:47   26716.2    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_7__122_/si  -6203.79
    0:07:47   26716.3    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_45_/d  -6203.15
    0:07:47   26716.5    404.39 6399745.5    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_61_/si  -6202.06
    0:07:48   26716.6    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_7__123_/si  -6201.19
    0:07:48   26716.7    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_80_/si  -6194.98
    0:07:48   26716.7    404.39 6399745.5    5792.5 init_mask_alu0_seed1_reg_80_/si  -6194.98
    0:07:48   26717.0    404.39 6399745.5    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_49_/d  -6193.38
    0:07:49   26717.3    404.39 6399745.5    5792.5 alu_core0_dout_reg_45_/si  -6192.81
    0:07:49   26717.3    404.39 6399745.5    5792.5 alu_core0_dout_reg_45_/si  -6192.81
    0:07:49   26717.4    404.39 6399745.5    5792.5 init_mask_alu0_mask_reg_6__126_/d  -6192.04
    0:07:49   26717.5    404.39 6399745.5    5792.5 init_mask_in0_mask_reg_1__27_/d  -6191.90
    0:07:49   26717.7    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_133_/si  -6176.80
    0:07:49   26717.7    404.39 6399745.5    5792.5 init_mask_alu0_seed7_reg_133_/si  -6176.80
    0:07:49   26717.8    404.39 6399745.5    5792.5 alu_core0_dout_reg_34_/d   -6174.85
    0:07:49   26717.7    404.39 6399745.5    5792.5 alu_core0_dout_reg_22_/si  -6174.84
    0:07:49   26717.9    404.39 6399751.0    5792.5 init_mask_in0_mask_reg_5__35_/si  -6170.80
    0:07:49   26717.6    404.39 6399751.0    5792.5 alu_core0_dout_reg_111_/si  -6170.42
    0:07:49   26717.8    404.39 6399751.0    5792.5 gen_ecc_in1_ecc_reg_4_/si  -6168.50
    0:07:49   26717.8    404.39 6399751.0    5792.5 gen_ecc_in1_ecc_reg_4_/si  -6168.50
    0:07:49   26717.9    404.39 6399751.0    5792.5 init_mask_in0_mask_reg_1__60_/d  -6167.03
    0:07:50   26718.1    404.39 6399751.0    5792.5 alu_core0_dout_reg_22_/si  -6165.27
    0:07:50   26718.3    404.39 6399751.0    5792.5 alu_core0_tmp_add_reg_17_/si  -6165.06
    0:07:50   26718.4    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_5__67_/d  -6163.29
    0:07:50   26718.5    404.39 6399751.0    5792.5 init_mask_in0_mask_reg_6__61_/si  -6160.58
    0:07:50   26718.7    404.39 6399751.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_67_/d  -6160.54
    0:07:50   26718.8    404.39 6399751.0    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_68_/si  -6158.53
    0:07:50   26719.0    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_14_/si  -6156.66
    0:07:50   26719.1    404.39 6399751.0    5792.5 init_mask_in0_mask_reg_1__48_/si  -6156.20
    0:07:50   26719.2    404.39 6399750.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_14_/d  -6155.86
    0:07:50   26719.4    404.39 6399750.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_12_/si  -6155.83
    0:07:50   26719.5    404.39 6399750.5    5792.5 check_ecc_in0_secded_in0_data_tmp_reg_12_/d  -6154.59
    0:07:50   26719.7    404.39 6399750.5    5792.5 init_mask_alu0_seed1_reg_121_/si  -6140.22
    0:07:50   26719.7    404.39 6399750.5    5792.5 init_mask_alu0_seed1_reg_121_/si  -6140.22
    0:07:50   26719.8    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_2__51_/si  -6140.02
    0:07:50   26719.9    404.39 6399750.5    5792.5 check_ecc_in0_secded_in0_data_encoded_reg_61_/si  -6139.26
    0:07:50   26720.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__59_/si  -6128.17
    0:07:50   26720.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__59_/si  -6128.17
    0:07:51   26720.2    404.39 6399750.5    5792.5 init_mask_alu0_seed0_reg_88_/si  -6126.00
    0:07:51   26720.4    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_1__112_/si  -6125.19
    0:07:51   26720.5    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__123_/si  -6113.63
    0:07:51   26720.5    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__123_/si  -6113.63
    0:07:51   26720.6    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__123_/d  -6111.86
    0:07:51   26720.8    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_1__126_/si  -6110.92
    0:07:51   26720.9    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_2__109_/d  -6110.71
    0:07:51   26721.0    404.39 6399750.5    5792.5 init_mask_alu0_seed1_reg_138_/si  -6108.19
    0:07:51   26721.3    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_3__94_/si  -6087.06
    0:07:51   26721.5    404.39 6399750.5    5792.5 init_mask_in0_seed0_reg_37_/si  -6086.81
    0:07:51   26721.6    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__121_/d  -6084.87
    0:07:51   26722.0    404.39 6399750.5    5792.5 init_mask_alu0_seed6_reg_125_/si  -6084.80
    0:07:51   26722.0    404.39 6399750.5    5792.5 init_mask_alu0_seed6_reg_125_/si  -6084.80
    0:07:51   26722.2    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__120_/d  -6084.49
    0:07:51   26722.3    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_4__109_/si  -6083.62
    0:07:51   26722.4    404.39 6399750.5    5792.5 init_mask_alu0_seed4_reg_45_/si  -6083.27
    0:07:51   26722.6    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_3__93_/d  -6082.38
    0:07:52   26722.7    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_3__52_/si  -6082.19
    0:07:52   26722.9    404.39 6399750.5    5792.5 init_mask_alu0_seed6_reg_119_/si  -6080.58
    0:07:52   26723.0    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__124_/d  -6080.00
    0:07:52   26723.1    404.39 6399750.5    5792.5 init_mask_alu0_seed4_reg_113_/si  -6062.31
    0:07:52   26723.1    404.39 6399750.5    5792.5 init_mask_alu0_seed4_reg_113_/si  -6062.31
    0:07:52   26723.3    404.39 6399750.5    5792.5 init_mask_in0_mask_reg_2__18_/si  -6057.09
    0:07:52   26723.4    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_7__6_/d  -6057.07
    0:07:52   26723.6    404.39 6399750.5    5792.5 init_mask_in0_mask_reg_3__17_/d  -6056.91
    0:07:52   26723.7    404.39 6399750.5    5792.5 alu_core0_dout_reg_127_/si  -6056.02
    0:07:52   26723.8    404.39 6399750.5    5792.5 check_ecc_in1_secded_in0_data_rxc_reg_44_/d  -6053.91
    0:07:53   26724.0    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__124_/si  -6043.10
    0:07:53   26724.0    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__124_/si  -6043.10
    0:07:53   26724.1    404.39 6399750.5    5792.5 init_mask_in0_mask_reg_2__4_/si  -6040.98
    0:07:53   26724.3    404.39 6399750.5    5792.5 init_mask_in0_mask_reg_2__40_/si  -6038.11
    0:07:53   26724.4    404.39 6399750.5    5792.5 init_mask_in0_seed3_reg_18_/si  -6038.02
    0:07:53   26724.5    404.39 6399750.5    5792.5 init_mask_alu0_seed7_reg_81_/si  -6036.16
    0:07:53   26724.5    404.39 6399750.5    5792.5 init_mask_alu0_seed7_reg_81_/si  -6036.16
    0:07:54   26724.7    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_4__37_/si  -6035.52
    0:07:54   26724.8    404.39 6399750.5    5792.5 init_mask_alu0_seed6_reg_141_/si  -6034.69
    0:07:54   26725.0    404.39 6399750.5    5792.5 init_mask_alu0_seed6_reg_146_/si  -6033.65
    0:07:54   26725.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__19_/si  -6030.91
    0:07:54   26725.1    404.39 6399750.5    5792.5 init_mask_alu0_mask_reg_6__19_/si  -6030.91
    0:07:54   26725.0    404.39 6399752.0    5792.5 alu_core0_dout_reg_41_/d   -6029.54
    0:07:55   26725.2    404.39 6399752.0    5792.5 init_mask_in0_seed2_reg_36_/si  -6029.42
    0:07:55   26725.3    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_2__23_/si  -6027.51
    0:07:55   26725.5    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_0__91_/si  -6017.86
    0:07:55   26725.5    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_0__91_/si  -6017.86
    0:07:55   26725.6    404.39 6399752.0    5792.5 init_mask_alu0_seed1_reg_45_/si  -6016.50
    0:07:55   26725.7    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_1__33_/si  -6016.44
    0:07:55   26725.9    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_6__89_/si  -6016.43
    0:07:55   26726.0    404.39 6399752.0    5792.5 init_mask_alu0_seed4_reg_35_/si  -6015.64
    0:07:56   26726.2    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_6__122_/d  -6015.18
    0:07:56   26726.3    404.39 6399752.0    5792.5 init_mask_in0_seed2_reg_66_/si  -6014.01
    0:07:56   26726.4    404.39 6399752.0    5792.5 init_mask_alu0_seed2_reg_30_/si  -6011.10
    0:07:57   26726.6    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_1__26_/si  -6009.94
    0:07:57   26726.7    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_1__23_/si  -6009.90
    0:07:57   26726.7    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_1__23_/si  -6009.90
    0:07:57   26726.9    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_6__94_/si  -6009.41
    0:07:57   26726.4    404.39 6399752.0    5792.5 init_mask_alu0_seed3_reg_95_/si  -6008.82
    0:07:57   26726.6    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_0__47_/si  -6007.73
    0:07:57   26726.7    404.39 6399752.0    5792.5 init_mask_alu0_seed0_reg_49_/si  -6005.93
    0:07:58   26726.8    404.39 6399752.0    5792.5 init_mask_alu0_seed7_reg_79_/si  -5999.04
    0:07:58   26726.8    404.39 6399752.0    5792.5 init_mask_alu0_seed7_reg_79_/si  -5999.04
    0:07:58   26727.0    404.39 6399752.0    5792.5 init_mask_alu0_seed1_reg_64_/si  -5978.57
    0:07:58   26727.0    404.39 6399752.0    5792.5 init_mask_alu0_seed1_reg_64_/si  -5978.57
    0:07:58   26727.1    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_6__53_/si  -5978.52
    0:07:59   26727.3    404.39 6399752.0    5792.5 init_mask_alu0_seed2_reg_19_/si  -5978.21
    0:07:59   26727.4    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_7__3_/si  -5978.20
    0:07:59   26727.5    404.39 6399752.0    5792.5 alu_core0_dout_reg_14_/d   -5977.48
    0:07:59   26727.7    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_2__77_/si  -5969.69
    0:07:59   26727.7    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_2__77_/si  -5969.69
    0:08:00   26727.8    404.39 6399752.0    5792.5 init_mask_in0_seed4_reg_19_/si  -5969.13
    0:08:00   26727.9    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_2__22_/si  -5967.06
    0:08:00   26728.1    404.39 6399752.0    5792.5 init_mask_alu0_seed0_reg_38_/si  -5965.75
    0:08:00   26728.2    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_0__17_/si  -5965.50
    0:08:01   26728.4    404.39 6399752.0    5792.5 init_mask_alu0_seed6_reg_55_/si  -5964.79
    0:08:01   26728.4    404.39 6399752.0    5792.5 init_mask_alu0_seed6_reg_55_/si  -5964.79
    0:08:01   26728.5    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_1__99_/si  -5964.57
    0:08:01   26728.6    404.39 6399752.0    5792.5 init_mask_alu0_mask_reg_0__28_/si  -5964.24
    0:08:01   26728.8    404.39 6399752.0    5792.5 init_mask_alu0_seed0_reg_36_/si  -5961.02
    0:08:02   26728.9    404.39 6399751.5    5792.5 check_ecc_in1_secded_in0_data_tmp_reg_56_/d  -5960.11
    0:08:03   26729.1    404.39 6399751.5    5792.5 alu_core0_dout_reg_16_/d   -5959.56
    0:08:03   26729.2    404.39 6399751.5    5792.5 alu_core0_dout_reg_17_/si  -5958.17
    0:08:04   26729.3    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_1__96_/si  -5955.89
    0:08:04   26729.5    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_6__110_/si  -5955.60
    0:08:05   26729.6    404.39 6399751.5    5792.5 init_mask_alu0_mask_reg_0__38_/si  -5954.09
    0:08:05   26729.8    404.39 6399751.0    5792.5 alu_core0_dout_reg_105_/d  -5953.67
    0:08:05   26729.9    404.39 6399751.0    5792.5 alu_core0_dout_reg_29_/d   -5952.45
    0:08:05   26730.0    404.39 6399751.0    5792.5 init_mask_in0_seed6_reg_85_/si  -5951.17
    0:08:06   26730.2    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_encoded_reg_64_/si  -5949.99
    0:08:06   26730.3    404.39 6399751.0    5792.5 init_mask_in0_seed5_reg_82_/si  -5948.47
    0:08:06   26730.5    404.39 6399751.0    5792.5 init_mask_alu0_seed7_reg_148_/si  -5943.57
    0:08:07   26730.6    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_3__95_/d  -5942.64
    0:08:07   26730.7    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_3__90_/si  -5941.92
    0:08:07   26730.9    404.39 6399751.0    5792.5 init_mask_alu0_seed7_reg_154_/si  -5935.06
    0:08:07   26731.0    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_62_/si  -5933.30
    0:08:08   26731.2    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_2__29_/si  -5927.09
    0:08:08   26731.2    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_2__29_/si  -5927.09
    0:08:08   26731.3    404.39 6399751.0    5792.5 alu_core0_dout_reg_67_/si  -5926.54
    0:08:08   26731.4    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_encoded_reg_44_/si  -5924.18
    0:08:08   26731.6    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_encoded_reg_46_/si  -5923.49
    0:08:08   26731.7    404.39 6399751.0    5792.5 check_ecc_in0_secded_in0_data_rxc_reg_57_/si  -5915.52
    0:08:08   26731.9    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_2__33_/si  -5915.14
    0:08:09   26732.0    404.39 6399751.0    5792.5 init_mask_alu0_seed0_reg_62_/si  -5898.32
    0:08:09   26732.0    404.39 6399751.0    5792.5 init_mask_alu0_seed0_reg_62_/si  -5898.32
    0:08:09   26732.1    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_7__100_/d  -5896.55
    0:08:09   26732.3    404.39 6399751.0    5792.5 init_mask_alu0_seed7_reg_82_/si  -5882.04
    0:08:09   26732.3    404.39 6399751.0    5792.5 init_mask_alu0_seed7_reg_82_/si  -5882.04
    0:08:09   26732.4    404.39 6399751.0    5792.5 init_mask_in0_seed6_reg_28_/si  -5880.44
    0:08:09   26732.6    404.39 6399751.0    5792.5 init_mask_alu0_seed3_reg_27_/si  -5879.26
    0:08:09   26732.7    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_97_/d  -5877.34
    0:08:10   26732.8    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_36_/si  -5877.29
    0:08:10   26733.0    404.39 6399751.0    5792.5 init_mask_alu0_mask_reg_2__35_/d  -5875.80
    0:08:10   26733.1    404.39 6399751.0    5792.5 init_mask_alu0_seed0_reg_76_/si  -5864.63
    0:08:10   26733.1    404.39 6399751.0    5792.5 init_mask_alu0_seed0_reg_76_/si  -5864.63
    0:08:10   26733.3    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_115_/si  -5864.24
    0:08:10   26733.4    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_105_/si  -5863.40
    0:08:10   26733.5    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_105_/d  -5862.14
    0:08:11   26733.7    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_74_/d  -5861.88
    0:08:11   26733.8    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_7_/d  -5860.78
    0:08:11   26734.0    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_116_/d  -5859.39
    0:08:11   26734.1    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_52_/si  -5858.29
    0:08:11   26734.2    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_69_/si  -5857.66
    0:08:11   26734.4    404.39 6399751.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_30_/si  -5856.30
    0:08:12   26734.5    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_79_/si  -5841.74
    0:08:12   26734.5    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_79_/si  -5841.74
    0:08:12   26734.7    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_70_/si  -5840.30
    0:08:12   26734.8    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_37_/d  -5839.56
    0:08:13   26734.9    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_0_/d  -5835.08
    0:08:13   26735.1    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_102_/si  -5834.49
    0:08:13   26735.2    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_73_/d  -5834.23
    0:08:13   26735.3    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_50_/si  -5833.58
    0:08:13   26735.3    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_19_/d  -5833.39
    0:08:13   26735.5    404.39 6399749.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_107_/si  -5832.41
    0:08:13   26735.7    404.39 6399748.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_28_/d  -5832.30
    0:08:13   26735.8    404.39 6399748.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_25_/d  -5831.97
    0:08:13   26735.9    404.39 6399748.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_84_/si  -5830.58
    0:08:13   26736.1    404.39 6399748.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_101_/d  -5829.28
    0:08:13   26736.2    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_69_/d  -5828.58
    0:08:13   26736.4    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_19_/d  -5825.73
    0:08:14   26736.6    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_127_/si  -5824.66
    0:08:14   26736.7    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_73_/si  -5824.64
    0:08:14   26736.8    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_32_/si  -5824.55
    0:08:14   26737.0    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_51_/si  -5823.02
    0:08:14   26737.1    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_132_/si  -5821.85
    0:08:14   26737.2    404.39 6399748.0    5792.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_0_/si  -5819.92
    0:08:14   26737.2    404.39 6399748.0    5792.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_0_/si  -5819.92
    0:08:14   26737.4    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_53_/si  -5819.37
    0:08:14   26737.5    404.39 6399748.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d  -5819.01
    0:08:14   26737.7    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_108_/d  -5817.95
    0:08:14   26737.8    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_123_/si  -5816.60
    0:08:14   26737.9    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_86_/si  -5816.00
    0:08:14   26737.9    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_86_/si  -5816.00
    0:08:14   26738.1    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_1_/d  -5815.93
    0:08:14   26738.2    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_84_/si  -5814.19
    0:08:14   26738.2    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_84_/si  -5814.19
    0:08:15   26738.4    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_44_/si  -5813.18
    0:08:15   26738.5    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_96_/si  -5812.60
    0:08:15   26738.8    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_34_/d  -5810.99
    0:08:15   26739.0    404.39 6399747.5    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_115_/si  -5810.20
    0:08:15   26739.1    404.39 6399746.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_6_/si  -5807.92
    0:08:15   26739.1    404.39 6399746.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_6_/si  -5807.92
    0:08:15   26739.2    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_34_/d  -5807.24
    0:08:15   26739.4    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_35_/si  -5804.37
    0:08:15   26739.4    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_35_/si  -5804.37
    0:08:15   26739.5    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_9_/d  -5803.34
    0:08:15   26739.7    404.39 6399746.0    5792.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/si  -5801.98
    0:08:15   26739.7    404.39 6399746.0    5792.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_7_/si  -5801.98
    0:08:15   26739.8    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_26_/si  -5799.36
    0:08:16   26739.9    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_tmp_reg_121_/d  -5798.11
    0:08:16   26740.1    404.39 6399746.0    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_23_/si  -5797.06
    0:08:16   26740.2    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_60_/si  -5795.36
    0:08:16   26740.2    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_60_/si  -5795.36
    0:08:16   26740.3    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_26_/si  -5794.26
    0:08:16   26740.5    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_16_/si  -5791.54
    0:08:16   26740.6    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_18_/si  -5789.08
    0:08:17   26740.8    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_116_/si  -5787.40
    0:08:17   26740.9    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_encoded_reg_8_/si  -5786.44
    0:08:17   26741.0    404.39 6399745.5    5792.5 fifo2/data_rd_reg_129_/d   -5780.97
    0:08:17   26741.2    404.39 6399745.5    5792.5 fifo2/data_mem_reg_12__38_/si  -5780.80
    0:08:17   26740.8    404.39 6399745.5    5792.5 fifo2/data_rd_reg_132_/d   -5775.01
    0:08:18   26740.9    404.39 6399745.5    5792.5 fifo2/data_rd_reg_130_/si  -5772.92
    0:08:18   26740.9    404.39 6399745.5    5792.5 fifo2/data_rd_reg_130_/si  -5772.92
    0:08:18   26741.1    404.39 6399745.5    5792.5 check_ecc_alu0/secded_alu0_data_rxc_reg_124_/si  -5771.49
    0:08:18   26741.2    404.39 6399745.5    5792.5 fifo2/data_rd_reg_67_/d    -5769.92
    0:08:18   26741.4    404.39 6399745.5    5792.5 fifo2/data_rd_reg_104_/d   -5767.99
    0:08:19   26741.5    404.39 6399745.5    5792.5 fifo2/data_mem_reg_16__52_/si  -5767.40
    0:08:19   26741.6    404.39 6399745.5    5792.5 fifo2/data_rd_reg_78_/d    -5766.38
    0:08:19   26741.6    404.39 6399745.5    5792.5 fifo2/data_rd_reg_105_/d   -5764.40
    0:08:19   26741.8    404.39 6399745.5    5792.5 fifo2/data_rd_reg_126_/d   -5762.63
    0:08:19   26741.9    404.39 6399745.5    5792.4 fifo2/data_rd_reg_83_/d    -5761.50
    0:08:19   26742.1    404.39 6399745.5    5792.4 fifo2/data_rd_reg_111_/d   -5760.93
    0:08:19   26742.3    404.39 6399745.5    5792.5 fifo2/data_rd_reg_78_/d    -5730.37
    0:08:19   26742.5    404.39 6399745.5    5792.5 fifo2/data_rd_reg_126_/d   -5724.74
    0:08:19   26742.4    404.39 6399745.5    5792.5 fifo2/data_rd_reg_111_/d   -5724.13
    0:08:19   26742.6    404.39 6399745.5    5792.5 fifo2/data_rd_reg_131_/d   -5721.99
    0:08:19   26742.7    404.39 6399745.5    5792.5 fifo2/data_rd_reg_95_/si   -5719.30
    0:08:19   26742.7    404.39 6399753.0    5792.5 fifo2/data_rd_reg_95_/d    -5717.00
    0:08:19   26742.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5716.72
    0:08:19   26743.0    404.39 6399753.0    5792.5 fifo2/data_rd_reg_128_/si  -5714.69
    0:08:20   26743.0    404.39 6399753.0    5792.5 fifo2/data_rd_reg_104_/d   -5714.10
    0:08:20   26743.1    404.39 6399753.0    5792.5 fifo2/data_rd_reg_78_/d    -5713.55
    0:08:20   26743.3    404.39 6399753.0    5792.5 fifo2/data_rd_reg_126_/d   -5713.32
    0:08:20   26743.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_111_/d   -5710.84
    0:08:20   26743.3    404.39 6399753.0    5792.5 fifo2/data_rd_reg_30_/d    -5710.04
    0:08:20   26743.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5705.52
    0:08:20   26743.8    404.39 6399753.0    5792.5 fifo2/data_rd_reg_124_/d   -5698.75
    0:08:20   26744.0    404.39 6399753.0    5792.5 fifo2/data_rd_reg_0_/si    -5697.01
    0:08:20   26744.2    404.39 6399753.0    5792.5 fifo2/data_rd_reg_84_/d    -5673.89
    0:08:20   26744.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_126_/d   -5673.16
    0:08:21   26744.5    404.39 6399753.0    5792.5 fifo2/data_rd_reg_111_/d   -5654.56
    0:08:21   26744.7    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5653.60
    0:08:21   26744.8    404.39 6399753.0    5792.5 fifo2/data_rd_reg_124_/d   -5653.39
    0:08:21   26744.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_76_/d    -5652.87
    0:08:21   26745.1    404.39 6399753.0    5792.5 fifo2/data_rd_reg_58_/d    -5649.48
    0:08:22   26745.2    404.39 6399753.0    5792.5 fifo2/data_rd_reg_53_/d    -5648.67
    0:08:22   26745.3    404.39 6399753.0    5792.5 fifo2/data_rd_reg_101_/d   -5647.76
    0:08:22   26745.5    404.39 6399753.0    5792.5 fifo2/data_rd_reg_15_/d    -5647.22
    0:08:22   26745.6    404.39 6399753.0    5792.5 fifo2/data_rd_reg_34_/d    -5646.23
    0:08:22   26745.8    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5646.12
    0:08:22   26745.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_124_/d   -5645.55
    0:08:23   26746.0    404.39 6399753.0    5792.5 fifo2/data_rd_reg_58_/d    -5645.48
    0:08:23   26746.2    404.39 6399753.0    5792.5 fifo2/data_rd_reg_53_/d    -5644.31
    0:08:23   26746.1    404.39 6399753.0    5792.5 fifo2/data_rd_reg_100_/d   -5641.99
    0:08:23   26746.1    404.39 6399753.0    5792.5 fifo2/data_rd_reg_92_/d    -5640.25
    0:08:23   26746.2    404.39 6399753.0    5792.5 fifo2/data_rd_reg_120_/si  -5640.03
    0:08:23   26746.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_59_/d    -5637.79
    0:08:23   26746.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_96_/d    -5636.93
    0:08:24   26746.7    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5636.16
    0:08:24   26746.7    404.39 6399753.0    5792.5 fifo2/data_rd_reg_92_/d    -5636.07
    0:08:24   26746.8    404.39 6399753.0    5792.5 fifo2/data_rd_reg_59_/d    -5633.42
    0:08:24   26746.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_96_/d    -5630.17
    0:08:24   26747.1    404.39 6399753.0    5792.5 fifo2/data_rd_reg_109_/d   -5627.41
    0:08:24   26747.2    404.39 6399753.0    5792.5 fifo2/data_mem_reg_6__94_/si  -5625.76
    0:08:24   26747.4    404.39 6399753.0    5792.5 fifo2/data_rd_reg_98_/d    -5622.51
    0:08:24   26747.5    404.39 6399753.0    5792.5 fifo2/data_mem_reg_28__38_/si  -5619.57
    0:08:25   26747.6    404.39 6399753.0    5792.5 fifo2/data_rd_reg_80_/d    -5616.54
    0:08:25   26747.8    404.39 6399753.0    5792.5 fifo2/data_rd_reg_92_/d    -5613.16
    0:08:25   26747.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_59_/d    -5611.44
    0:08:25   26747.9    404.39 6399753.0    5792.5 fifo2/data_rd_reg_96_/d    -5610.80
    0:08:26   26748.0    404.39 6399753.0    5792.5 fifo2/data_rd_reg_109_/d   -5607.10
    0:08:26   26748.2    404.39 6399753.0    5792.5 fifo2/data_rd_reg_110_/d   -5606.60
    0:08:26   26748.3    404.39 6399753.0    5792.5 fifo2/data_rd_reg_89_/d    -5605.18
    0:08:26   26748.3    404.39 6399756.5    5792.5 fifo2/data_rd_reg_106_/d   -5604.00
    0:08:27   26748.4    404.39 6399756.5    5792.5 fifo2/data_rd_reg_59_/d    -5603.73
    0:08:27   26748.5    404.39 6399756.5    5792.5 fifo2/data_rd_reg_96_/d    -5603.44
    0:08:27   26748.7    404.39 6399756.5    5792.5 fifo2/data_rd_reg_107_/d   -5601.77
    0:08:27   26748.8    404.39 6399756.5    5792.5 fifo2/data_rd_reg_110_/d   -5599.19
    0:08:28   26749.0    404.39 6399756.5    5792.5 fifo2/data_rd_reg_89_/d    -5599.14
    0:08:28   26749.1    404.39 6399756.5    5792.5 fifo2/data_rd_reg_65_/si   -5598.09
    0:08:28   26749.2    404.39 6399756.5    5792.5 fifo2/data_rd_reg_60_/d    -5595.92
    0:08:28   26749.4    404.39 6399756.5    5792.5 fifo2/data_rd_reg_21_/d    -5589.97
    0:08:28   26749.5    404.39 6399756.5    5792.5 fifo2/data_rd_reg_51_/si   -5589.82
    0:08:28   26749.7    404.39 6399756.5    5792.5 fifo2/data_rd_reg_59_/d    -5589.01
    0:08:29   26749.7    404.39 6399755.5    5792.5 fifo2/data_rd_reg_107_/d   -5587.90
    0:08:29   26749.9    404.39 6399755.5    5792.5 fifo2/data_rd_reg_110_/d   -5587.90
    0:08:29   26749.8    404.39 6399755.5    5792.5 fifo2/data_rd_reg_89_/d    -5585.34
    0:08:29   26749.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__63_/si  -5583.36
    0:08:29   26750.1    404.39 6399755.5    5792.5 fifo2/data_rd_reg_62_/d    -5582.54
    0:08:30   26750.2    404.39 6399755.5    5792.5 fifo2/data_rd_reg_60_/si   -5581.69
    0:08:30   26750.6    404.39 6399755.5    5792.5 fifo2/data_rd_reg_43_/d    -5579.13
    0:08:30   26750.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_22__87_/si  -5578.94
    0:08:31   26750.9    404.39 6399755.5    5792.5 fifo2/data_rd_reg_110_/d   -5577.95
    0:08:31   26751.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__99_/si  -5577.57
    0:08:31   26751.1    404.39 6399755.5    5792.5 fifo2/data_rd_reg_63_/d    -5571.51
    0:08:31   26751.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_11__64_/si  -5568.97
    0:08:31   26751.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__63_/si  -5566.17
    0:08:31   26751.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_6__64_/si  -5564.60
    0:08:31   26751.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_13__77_/si  -5564.37
    0:08:31   26751.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_23__78_/si  -5563.56
    0:08:32   26752.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_15__63_/si  -5563.13
    0:08:32   26752.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__103_/si  -5563.04
    0:08:33   26752.2    404.39 6399755.5    5792.5 fifo2/data_rd_reg_63_/d    -5559.70
    0:08:33   26752.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_10__64_/si  -5559.02
    0:08:33   26752.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_23__80_/si  -5557.92
    0:08:33   26752.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__105_/si  -5556.65
    0:08:33   26752.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__127_/si  -5554.65
    0:08:34   26752.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__3_/si  -5550.77
    0:08:34   26753.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_12__8_/si  -5549.25
    0:08:34   26753.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__74_/si  -5546.91
    0:08:35   26753.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_19__74_/si  -5546.00
    0:08:35   26753.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__70_/si  -5544.83
    0:08:35   26753.6    404.39 6399755.5    5792.5 fifo2/data_rd_reg_63_/d    -5544.68
    0:08:36   26753.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_18__63_/si  -5543.09
    0:08:36   26753.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__82_/si  -5540.28
    0:08:36   26754.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__2_/si  -5539.22
    0:08:36   26754.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__72_/si  -5537.20
    0:08:36   26754.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__69_/si  -5535.80
    0:08:36   26754.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__73_/si  -5534.41
    0:08:37   26754.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__62_/si  -5533.68
    0:08:37   26754.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__58_/si  -5532.36
    0:08:37   26754.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__81_/si  -5529.26
    0:08:37   26755.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__8_/si  -5527.59
    0:08:37   26755.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__73_/si  -5526.98
    0:08:38   26755.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__57_/si  -5523.74
    0:08:38   26755.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__57_/si  -5523.20
    0:08:38   26755.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__69_/si  -5521.56
    0:08:38   26755.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__76_/si  -5520.92
    0:08:39   26755.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__70_/si  -5520.28
    0:08:39   26756.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__92_/si  -5518.43
    0:08:39   26756.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__91_/si  -5516.74
    0:08:40   26756.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__8_/si  -5515.99
    0:08:40   26756.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__72_/si  -5514.79
    0:08:40   26756.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__74_/si  -5512.58
    0:08:40   26756.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__57_/si  -5512.30
    0:08:40   26756.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__78_/si  -5511.66
    0:08:41   26757.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__66_/si  -5510.44
    0:08:41   26757.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__95_/si  -5510.06
    0:08:41   26757.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__94_/si  -5507.01
    0:08:42   26757.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__84_/si  -5506.51
    0:08:42   26757.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__75_/si  -5505.27
    0:08:42   26757.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__70_/si  -5502.12
    0:08:42   26757.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_23__57_/si  -5501.36
    0:08:43   26758.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_19__78_/si  -5498.82
    0:08:43   26758.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__94_/si  -5498.73
    0:08:43   26758.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_2__93_/si  -5496.35
    0:08:43   26758.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__58_/si  -5494.32
    0:08:43   26758.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_26__66_/si  -5493.92
    0:08:43   26758.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__67_/si  -5492.45
    0:08:44   26758.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__75_/si  -5491.82
    0:08:44   26759.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__67_/si  -5491.04
    0:08:44   26759.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__70_/si  -5473.72
    0:08:44   26759.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_19__76_/si  -5473.23
    0:08:44   26759.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_19__67_/si  -5472.88
    0:08:44   26759.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__65_/si  -5471.42
    0:08:45   26759.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__93_/si  -5471.11
    0:08:45   26759.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__57_/si  -5468.48
    0:08:45   26759.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__69_/si  -5468.35
    0:08:45   26760.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_2__27_/si  -5466.11
    0:08:45   26760.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__28_/si  -5463.95
    0:08:45   26760.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__72_/si  -5461.91
    0:08:46   26760.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__69_/si  -5460.33
    0:08:46   26760.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_19__94_/si  -5458.43
    0:08:46   26760.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__57_/si  -5454.73
    0:08:46   26760.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__66_/si  -5454.10
    0:08:46   26761.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__71_/si  -5452.43
    0:08:46   26761.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__65_/si  -5450.87
    0:08:46   26761.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__67_/si  -5449.15
    0:08:46   26761.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__78_/si  -5448.74
    0:08:46   26761.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__70_/si  -5448.71
    0:08:46   26761.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_23__86_/si  -5447.00
    0:08:46   26761.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__67_/si  -5445.77
    0:08:46   26762.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__65_/si  -5442.25
    0:08:46   26762.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_26__64_/si  -5441.29
    0:08:46   26762.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__75_/si  -5439.47
    0:08:46   26762.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__78_/si  -5437.76
    0:08:47   26762.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__127_/si  -5436.54
    0:08:47   26762.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_4__125_/si  -5434.11
    0:08:47   26762.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__35_/si  -5431.50
    0:08:47   26763.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__67_/si  -5430.89
    0:08:47   26763.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__66_/si  -5429.10
    0:08:47   26763.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__128_/d  -5413.38
    0:08:47   26763.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__128_/d  -5413.38
    0:08:47   26763.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__38_/si  -5413.31
    0:08:47   26764.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__48_/si  -5413.23
    0:08:47   26764.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_26__116_/si  -5410.98
    0:08:47   26764.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__116_/si  -5410.93
    0:08:47   26764.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_2__98_/si  -5409.19
    0:08:48   26764.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__39_/si  -5408.69
    0:08:48   26764.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__128_/si  -5407.94
    0:08:48   26764.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__48_/si  -5403.93
    0:08:48   26765.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_26__3_/si  -5403.60
    0:08:48   26765.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_2__95_/si  -5402.87
    0:08:48   26765.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_12__107_/si  -5400.51
    0:08:48   26765.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__134_/si  -5397.56
    0:08:49   26765.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_13__72_/si  -5396.91
    0:08:49   26765.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_12__71_/si  -5396.50
    0:08:49   26765.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__110_/si  -5395.28
    0:08:49   26765.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_6__4_/si  -5394.61
    0:08:49   26766.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__8_/si  -5393.78
    0:08:49   26766.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_11__107_/si  -5390.37
    0:08:49   26766.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_13__135_/si  -5389.60
    0:08:49   26766.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_7__14_/si  -5389.55
    0:08:49   26766.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__118_/si  -5387.64
    0:08:49   26766.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_12__118_/si  -5383.96
    0:08:49   26766.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_22__119_/si  -5383.96
    0:08:49   26767.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_13__17_/si  -5382.10
    0:08:49   26767.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__25_/si  -5376.80
    0:08:49   26767.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__134_/si  -5375.27
    0:08:49   26767.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_3__121_/si  -5373.51
    0:08:49   26767.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__25_/si  -5371.60
    0:08:49   26767.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_12__28_/si  -5366.71
    0:08:49   26767.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__27_/si  -5362.84
    0:08:49   26768.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__133_/si  -5362.39
    0:08:49   26768.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_23__129_/si  -5360.84
    0:08:49   26768.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__23_/si  -5358.26
    0:08:49   26768.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__83_/si  -5354.64
    0:08:49   26768.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__88_/si  -5352.87
    0:08:49   26768.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__136_/si  -5352.60
    0:08:49   26768.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_11__119_/si  -5350.81
    0:08:49   26769.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__26_/si  -5347.77
    0:08:49   26769.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__23_/si  -5346.07
    0:08:49   26769.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__85_/si  -5343.94
    0:08:49   26769.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__134_/si  -5342.67
    0:08:49   26769.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__107_/si  -5341.44
    0:08:49   26769.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_6__118_/si  -5341.03
    0:08:49   26769.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_7__119_/si  -5339.74
    0:08:49   26770.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__85_/si  -5336.81
    0:08:49   26770.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__83_/si  -5336.15
    0:08:49   26770.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__25_/si  -5335.38
    0:08:49   26770.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_24__83_/si  -5332.93
    0:08:49   26770.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__87_/si  -5329.62
    0:08:49   26770.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_7__135_/si  -5326.94
    0:08:49   26770.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__134_/si  -5325.87
    0:08:49   26771.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_7__131_/si  -5325.67
    0:08:49   26771.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__121_/si  -5324.21
    0:08:49   26771.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__119_/si  -5322.12
    0:08:49   26771.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__120_/si  -5321.02
    0:08:49   26771.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__50_/si  -5318.50
    0:08:49   26771.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__26_/si  -5313.20
    0:08:49   26771.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__131_/si  -5310.65
    0:08:49   26771.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__87_/si  -5308.06
    0:08:49   26772.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_3__108_/si  -5306.64
    0:08:49   26772.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_10__108_/si  -5303.41
    0:08:49   26772.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__120_/si  -5301.44
    0:08:49   26772.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_1__94_/si  -5298.39
    0:08:49   26772.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__93_/si  -5297.54
    0:08:49   26772.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__96_/si  -5295.34
    0:08:49   26772.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__116_/si  -5292.61
    0:08:49   26773.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__28_/si  -5290.88
    0:08:49   26773.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__121_/si  -5289.71
    0:08:49   26773.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_18__133_/si  -5288.72
    0:08:49   26773.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__118_/si  -5284.19
    0:08:49   26773.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_17__121_/si  -5282.28
    0:08:49   26773.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__21_/si  -5281.92
    0:08:49   26773.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__16_/si  -5280.43
    0:08:49   26774.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_14__16_/si  -5275.93
    0:08:49   26774.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_29__113_/si  -5273.49
    0:08:49   26774.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_15__112_/si  -5273.14
    0:08:50   26774.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__121_/si  -5272.63
    0:08:50   26774.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_21__119_/si  -5270.03
    0:08:50   26774.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_6__116_/si  -5267.99
    0:08:50   26774.9    404.39 6399755.5    5792.5 fifo2/data_mem_reg_0__22_/si  -5266.82
    0:08:50   26775.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__25_/si  -5265.57
    0:08:50   26775.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__85_/si  -5264.93
    0:08:50   26775.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_7__78_/si  -5262.95
    0:08:50   26775.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__78_/si  -5250.86
    0:08:50   26775.6    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__85_/si  -5248.88
    0:08:50   26775.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_8__4_/si  -5248.35
    0:08:50   26775.8    404.39 6399755.5    5792.5 fifo2/data_mem_reg_30__113_/si  -5246.62
    0:08:50   26776.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_16__17_/si  -5227.47
    0:08:50   26776.3    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__79_/si  -5223.71
    0:08:50   26776.4    404.39 6399755.5    5792.5 fifo2/data_mem_reg_20__32_/si  -5222.28
    0:08:50   26776.5    404.39 6399755.5    5792.5 fifo2/data_mem_reg_27__127_/si  -5219.17
    0:08:50   26776.7    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__132_/d  -5207.65
    0:08:50   26776.9    404.39 6399755.5    5792.5 fifo2/data_rd_reg_127_/d   -5207.63
    0:08:50   26776.8    404.39 6399755.5    5792.5 fifo2/data_rd_reg_136_/d   -5202.90
    0:08:51   26777.0    404.39 6399755.5    5792.5 fifo2/data_mem_reg_25__25_/si  -5201.17
    0:08:51   26777.1    404.39 6399755.5    5792.5 fifo2/data_mem_reg_5__26_/si  -5197.91
    0:08:51   26777.2    404.39 6399755.5    5792.5 fifo2/data_mem_reg_28__83_/si  -5196.22
    0:08:51   26777.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_25__132_/d  -5192.36
    0:08:51   26777.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_25__132_/d  -5192.36
    0:08:51   26777.4    404.39 6399755.5    5791.5 fifo2/data_mem_reg_20__29_/si  -5191.36
    0:08:51   26777.7    404.39 6399755.5    5791.5 fifo2/data_rd_reg_127_/d   -5189.97
    0:08:51   26777.8    404.39 6399755.5    5791.5 fifo2/data_mem_reg_4__22_/si  -5187.95
    0:08:51   26777.9    404.39 6399755.5    5791.5 fifo2/data_mem_reg_16__123_/si  -5184.25
    0:08:51   26778.1    404.39 6399755.5    5791.5 fifo2/data_mem_reg_5__128_/si  -5174.24
    0:08:51   26778.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_24__127_/si  -5171.93
    0:08:51   26778.4    404.39 6399755.5    5791.5 fifo2/data_mem_reg_20__115_/si  -5169.68
    0:08:51   26778.5    404.39 6399755.5    5791.5 fifo2/data_mem_reg_28__85_/si  -5168.70
    0:08:51   26778.6    404.39 6399755.5    5791.5 fifo2/data_mem_reg_27__126_/si  -5165.56
    0:08:51   26778.8    404.39 6399755.5    5791.5 fifo2/data_rd_reg_127_/d   -5164.09
    0:08:51   26778.9    404.39 6399755.5    5791.5 fifo2/data_rd_reg_136_/d   -5163.47
    0:08:51   26779.1    404.39 6399755.5    5791.5 fifo2/data_mem_reg_24__126_/si  -5160.68
    0:08:52   26779.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_25__113_/si  -5158.47
    0:08:52   26779.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_28__113_/si  -5153.96
    0:08:52   26779.5    404.39 6399755.5    5791.5 fifo2/data_mem_reg_19__84_/si  -5151.59
    0:08:52   26779.6    404.39 6399755.5    5791.5 fifo2/data_mem_reg_15__79_/si  -5149.38
    0:08:52   26779.8    404.39 6399755.5    5791.5 fifo2/data_mem_reg_22__127_/si  -5148.87
    0:08:53   26779.9    404.39 6399755.5    5791.5 fifo2/data_mem_reg_19__29_/si  -5139.55
    0:08:53   26779.9    404.39 6399755.5    5791.5 fifo2/data_mem_reg_19__29_/si  -5139.55
    0:08:53   26780.0    404.39 6399755.5    5791.5 fifo2/data_mem_reg_18__123_/si  -5138.35
    0:08:53   26780.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_7__123_/si  -5138.34
    0:08:53   26780.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_10__109_/si  -5137.64
    0:08:53   26780.5    404.39 6399755.5    5791.5 fifo2/data_mem_reg_7__107_/si  -5135.50
    0:08:53   26780.6    404.39 6399755.5    5791.5 fifo2/data_mem_reg_22__109_/si  -5134.60
    0:08:54   26780.7    404.39 6399755.5    5791.5 fifo2/data_mem_reg_11__116_/si  -5133.91
    0:08:54   26780.9    404.39 6399755.5    5791.5 fifo2/data_mem_reg_24__102_/si  -5132.29
    0:08:54   26781.0    404.39 6399755.5    5791.5 fifo2/data_mem_reg_16__102_/si  -5128.58
    0:08:54   26781.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_4__97_/si  -5127.82
    0:08:54   26781.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_9__109_/si  -5126.02
    0:08:54   26781.4    404.39 6399755.5    5791.5 fifo2/data_mem_reg_7__111_/si  -5123.04
    0:08:54   26781.6    404.39 6399755.5    5791.5 fifo2/data_mem_reg_5__101_/si  -5120.10
    0:08:54   26781.7    404.39 6399755.5    5791.5 fifo2/data_mem_reg_25__97_/si  -5117.96
    0:08:54   26781.9    404.39 6399755.5    5791.5 fifo2/data_mem_reg_5__96_/si  -5115.30
    0:08:54   26782.0    404.39 6399755.5    5791.5 fifo2/data_mem_reg_6__54_/si  -5113.57
    0:08:54   26782.1    404.39 6399755.5    5791.5 fifo2/data_mem_reg_12__51_/si  -5111.54
    0:08:54   26782.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_7__11_/si  -5109.54
    0:08:54   26782.4    404.39 6399755.5    5791.5 fifo2/data_mem_reg_9__8_/si  -5109.11
    0:08:54   26782.6    404.39 6399754.5    5791.5 fifo2/data_rd_reg_115_/d   -5108.41
    0:08:54   26782.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__101_/si  -5107.60
    0:08:54   26782.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__101_/si  -5106.47
    0:08:55   26783.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__94_/si  -5104.88
    0:08:55   26783.1    404.39 6399754.5    5791.5 fifo2/data_rd_reg_115_/d   -5104.78
    0:08:55   26783.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__36_/si  -5101.63
    0:08:55   26783.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__36_/si  -5100.70
    0:08:56   26783.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__18_/si  -5096.47
    0:08:56   26783.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__53_/si  -5093.38
    0:08:56   26783.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__53_/si  -5092.77
    0:08:57   26783.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__24_/si  -5092.10
    0:08:57   26784.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__98_/si  -5090.04
    0:08:58   26784.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__36_/si  -5086.11
    0:08:58   26784.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__20_/si  -5085.00
    0:08:58   26784.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__132_/si  -5084.25
    0:08:58   26784.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__132_/d  -5082.42
    0:08:59   26784.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__19_/si  -5082.20
    0:08:59   26784.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__19_/si  -5079.26
    0:08:59   26784.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__49_/si  -5076.36
    0:08:59   26785.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__49_/si  -5072.37
    0:08:59   26785.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__49_/si  -5071.72
    0:09:00   26785.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__98_/si  -5070.87
    0:09:00   26785.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__19_/si  -5070.00
    0:09:00   26785.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__56_/si  -5069.38
    0:09:00   26785.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__56_/si  -5069.35
    0:09:00   26785.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__60_/si  -5067.24
    0:09:00   26786.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__41_/si  -5063.50
    0:09:01   26786.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__36_/si  -5062.45
    0:09:01   26786.3    404.39 6399754.5    5791.5 fifo2/data_rd_reg_57_/d    -5061.06
    0:09:01   26786.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__99_/si  -5059.74
    0:09:02   26786.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__115_/si  -5059.68
    0:09:03   26786.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__56_/si  -5056.44
    0:09:03   26786.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__36_/si  -5055.03
    0:09:03   26787.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__36_/si  -5054.63
    0:09:03   26787.3    404.39 6399754.5    5791.5 fifo2/data_rd_reg_57_/d    -5054.44
    0:09:03   26787.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__74_/si  -5051.73
    0:09:03   26787.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__56_/si  -5051.26
    0:09:03   26787.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__52_/si  -5050.32
    0:09:04   26787.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__125_/si  -5048.11
    0:09:04   26788.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__105_/si  -5047.44
    0:09:04   26788.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__53_/si  -5045.23
    0:09:05   26788.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__56_/si  -5045.08
    0:09:05   26788.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__60_/si  -5044.81
    0:09:05   26788.6    404.39 6399754.5    5791.5 fifo2/data_rd_reg_57_/d    -5044.55
    0:09:05   26788.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__41_/si  -5043.68
    0:09:06   26788.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__52_/si  -5041.97
    0:09:06   26789.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__125_/si  -5038.97
    0:09:06   26789.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__105_/si  -5038.20
    0:09:06   26789.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__105_/si  -5037.66
    0:09:06   26789.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__104_/si  -5036.86
    0:09:07   26789.5    404.39 6399754.5    5791.5 fifo2/data_rd_reg_57_/d    -5036.60
    0:09:07   26789.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__53_/si  -5036.29
    0:09:07   26789.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__104_/si  -5035.23
    0:09:08   26790.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__103_/si  -5033.61
    0:09:08   26790.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__122_/si  -5031.41
    0:09:08   26790.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__122_/si  -5029.72
    0:09:08   26790.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__118_/si  -5029.61
    0:09:09   26790.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__66_/si  -5028.14
    0:09:09   26790.7    404.39 6399754.5    5791.5 fifo2/data_rd_reg_77_/d    -5024.75
    0:09:09   26790.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__58_/si  -5022.42
    0:09:10   26790.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__103_/si  -5021.76
    0:09:10   26791.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__118_/si  -5021.53
    0:09:10   26791.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__130_/si  -5019.75
    0:09:11   26791.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__130_/si  -5017.52
    0:09:11   26791.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__6_/si  -5014.41
    0:09:11   26791.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__9_/si  -5013.84
    0:09:11   26791.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__40_/si  -5012.51
    0:09:11   26791.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__37_/si  -5012.36
    0:09:11   26792.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__37_/si  -5011.96
    0:09:11   26792.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__75_/si  -5010.65
    0:09:11   26792.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__37_/si  -5007.50
    0:09:11   26792.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__78_/si  -5005.30
    0:09:11   26792.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__79_/si  -5003.52
    0:09:11   26792.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__96_/si  -5001.54
    0:09:12   26792.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__50_/si  -5001.34
    0:09:12   26793.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__133_/si  -5001.08
    0:09:12   26793.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__136_/si  -4998.87
    0:09:12   26793.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__17_/si  -4997.19
    0:09:12   26793.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__12_/si  -4995.76
    0:09:12   26793.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__35_/si  -4995.13
    0:09:12   26793.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__36_/si  -4994.38
    0:09:13   26793.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__75_/si  -4991.10
    0:09:13   26794.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__50_/si  -4988.96
    0:09:13   26794.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__48_/si  -4988.73
    0:09:13   26794.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__38_/si  -4988.31
    0:09:13   26794.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__98_/si  -4984.80
    0:09:13   26794.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__21_/si  -4964.79
    0:09:13   26794.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__18_/si  -4962.71
    0:09:13   26795.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__15_/si  -4960.85
    0:09:14   26795.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__37_/si  -4959.68
    0:09:14   26795.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__52_/si  -4959.33
    0:09:14   26795.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__69_/si  -4956.37
    0:09:14   26795.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__97_/si  -4954.61
    0:09:14   26795.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__37_/si  -4953.49
    0:09:14   26795.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__83_/si  -4952.67
    0:09:14   26796.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__85_/si  -4952.28
    0:09:14   26796.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__31_/si  -4948.64
    0:09:14   26796.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__34_/si  -4948.03
    0:09:14   26796.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__92_/si  -4947.91
    0:09:15   26796.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__40_/si  -4946.63
    0:09:15   26796.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__34_/si  -4944.13
    0:09:15   26796.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__35_/si  -4942.46
    0:09:15   26796.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__32_/si  -4932.21
    0:09:15   26797.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__29_/si  -4931.61
    0:09:15   26797.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__110_/si  -4929.81
    0:09:15   26797.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__34_/si  -4917.72
    0:09:15   26797.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__24_/si  -4916.60
    0:09:16   26797.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__92_/si  -4914.76
    0:09:16   26797.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__112_/si  -4912.40
    0:09:16   26797.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__132_/d  -4910.70
    0:09:16   26797.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__132_/d  -4910.70
    0:09:16   26798.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__33_/si  -4910.64
    0:09:16   26798.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__124_/si  -4907.56
    0:09:16   26798.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__126_/si  -4904.94
    0:09:16   26798.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__69_/si  -4904.33
    0:09:16   26798.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__70_/si  -4903.71
    0:09:16   26798.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__68_/si  -4903.16
    0:09:16   26798.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__10_/si  -4901.50
    0:09:16   26799.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__122_/si  -4899.48
    0:09:16   26799.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__108_/si  -4898.51
    0:09:16   26799.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__38_/si  -4895.04
    0:09:16   26799.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__35_/si  -4893.42
    0:09:16   26799.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__127_/si  -4890.74
    0:09:16   26799.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__126_/si  -4889.78
    0:09:16   26799.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__70_/si  -4888.97
    0:09:16   26800.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__109_/si  -4886.43
    0:09:16   26800.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__72_/si  -4885.90
    0:09:16   26800.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__125_/si  -4885.57
    0:09:16   26800.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__17_/si  -4879.41
    0:09:16   26800.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__109_/si  -4874.64
    0:09:16   26800.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__37_/si  -4873.08
    0:09:16   26801.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__110_/si  -4854.99
    0:09:16   26801.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__69_/si  -4853.48
    0:09:16   26801.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__73_/si  -4852.37
    0:09:16   26801.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__127_/si  -4848.04
    0:09:16   26801.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__124_/si  -4845.32
    0:09:16   26801.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__103_/si  -4844.05
    0:09:16   26801.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__100_/si  -4842.57
    0:09:16   26802.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__102_/si  -4842.11
    0:09:16   26802.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__105_/si  -4839.90
    0:09:16   26802.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__38_/si  -4837.04
    0:09:16   26802.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__71_/si  -4836.89
    0:09:16   26802.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__32_/si  -4836.18
    0:09:16   26802.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__42_/si  -4834.68
    0:09:16   26802.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__105_/si  -4833.35
    0:09:16   26802.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__104_/si  -4831.53
    0:09:17   26803.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__82_/si  -4829.96
    0:09:17   26803.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__38_/si  -4829.59
    0:09:17   26803.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__98_/si  -4827.51
    0:09:17   26803.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__132_/si  -4826.27
    0:09:17   26803.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__72_/si  -4824.52
    0:09:17   26803.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__104_/si  -4822.81
    0:09:17   26803.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__80_/si  -4822.05
    0:09:17   26804.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__80_/si  -4821.68
    0:09:17   26804.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__99_/si  -4819.97
    0:09:17   26804.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__111_/si  -4811.62
    0:09:17   26804.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__110_/si  -4808.68
    0:09:17   26804.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__110_/si  -4807.59
    0:09:17   26804.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__113_/si  -4805.59
    0:09:17   26804.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__34_/si  -4803.02
    0:09:18   26805.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__106_/si  -4802.35
    0:09:18   26805.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__99_/si  -4801.47
    0:09:18   26805.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__38_/si  -4801.36
    0:09:18   26805.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__11_/si  -4795.88
    0:09:18   26805.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__9_/si  -4791.63
    0:09:18   26805.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__4_/si  -4789.89
    0:09:18   26805.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__7_/si  -4788.61
    0:09:18   26806.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__118_/si  -4788.46
    0:09:18   26806.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__23_/si  -4786.93
    0:09:18   26806.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__19_/si  -4784.32
    0:09:18   26806.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__105_/si  -4781.78
    0:09:18   26806.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__97_/si  -4779.55
    0:09:18   26806.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__10_/si  -4777.35
    0:09:18   26806.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__15_/si  -4777.08
    0:09:19   26807.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__6_/si  -4773.08
    0:09:19   26807.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__23_/si  -4771.85
    0:09:19   26807.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__21_/si  -4769.32
    0:09:19   26807.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__88_/si  -4766.95
    0:09:19   26807.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__95_/si  -4764.73
    0:09:19   26807.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__114_/si  -4762.63
    0:09:20   26807.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__103_/si  -4762.41
    0:09:20   26808.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__12_/si  -4756.64
    0:09:20   26808.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__23_/si  -4755.46
    0:09:20   26808.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__91_/si  -4754.45
    0:09:20   26808.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__89_/si  -4754.25
    0:09:20   26808.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__114_/si  -4752.63
    0:09:20   26808.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__115_/si  -4752.53
    0:09:20   26808.8    404.39 6399754.5    5791.5 fifo2/data_rd_reg_79_/d    -4752.15
    0:09:21   26808.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__81_/si  -4751.42
    0:09:21   26809.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__51_/si  -4751.16
    0:09:21   26809.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__19_/si  -4749.38
    0:09:21   26809.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__24_/si  -4749.33
    0:09:21   26809.5    404.39 6399754.5    5791.5 fifo2/data_rd_reg_79_/d    -4743.99
    0:09:21   26809.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__82_/si  -4743.14
    0:09:21   26809.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__50_/si  -4741.15
    0:09:21   26809.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__49_/si  -4739.92
    0:09:22   26810.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__109_/si  -4739.67
    0:09:22   26810.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__108_/si  -4737.76
    0:09:22   26810.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__128_/si  -4732.48
    0:09:22   26810.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__7_/si  -4730.33
    0:09:22   26810.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__52_/si  -4728.26
    0:09:22   26810.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__49_/si  -4726.89
    0:09:22   26810.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__19_/si  -4726.79
    0:09:22   26811.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__4_/si  -4724.28
    0:09:22   26811.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__107_/si  -4722.64
    0:09:22   26811.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__1_/si  -4720.73
    0:09:23   26811.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__20_/si  -4720.29
    0:09:23   26811.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__57_/si  -4718.81
    0:09:23   26811.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__135_/si  -4716.22
    0:09:23   26811.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__124_/si  -4715.59
    0:09:23   26812.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__107_/si  -4714.53
    0:09:23   26812.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__31_/si  -4712.54
    0:09:23   26812.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__106_/si  -4711.09
    0:09:23   26812.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__101_/si  -4708.60
    0:09:23   26812.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__53_/si  -4707.60
    0:09:23   26812.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__70_/si  -4706.54
    0:09:23   26812.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__68_/si  -4705.53
    0:09:23   26813.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__50_/si  -4705.26
    0:09:24   26813.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__46_/si  -4703.11
    0:09:24   26813.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__89_/si  -4701.87
    0:09:24   26813.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__105_/si  -4700.73
    0:09:24   26813.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__70_/si  -4700.11
    0:09:24   26813.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__90_/si  -4697.97
    0:09:24   26813.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__89_/si  -4697.06
    0:09:24   26814.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__135_/si  -4696.24
    0:09:24   26814.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__39_/si  -4694.92
    0:09:24   26814.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__92_/si  -4692.02
    0:09:24   26814.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__94_/si  -4690.99
    0:09:25   26814.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__100_/si  -4690.81
    0:09:25   26814.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__132_/si  -4687.44
    0:09:25   26814.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__106_/si  -4687.00
    0:09:25   26815.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__72_/si  -4685.70
    0:09:25   26815.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__90_/si  -4684.70
    0:09:25   26815.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__41_/si  -4682.31
    0:09:25   26815.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__99_/si  -4681.91
    0:09:25   26815.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__39_/si  -4681.35
    0:09:25   26815.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__41_/si  -4680.10
    0:09:25   26815.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__95_/si  -4678.29
    0:09:26   26815.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__96_/si  -4676.10
    0:09:26   26816.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__4_/si  -4675.28
    0:09:27   26816.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__73_/si  -4673.54
    0:09:28   26816.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__68_/si  -4671.94
    0:09:28   26816.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__99_/si  -4670.18
    0:09:28   26816.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__41_/si  -4668.68
    0:09:28   26816.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__44_/si  -4666.34
    0:09:29   26816.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__93_/si  -4665.20
    0:09:29   26817.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__97_/si  -4664.90
    0:09:29   26817.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__9_/si  -4661.87
    0:09:29   26817.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__60_/si  -4659.98
    0:09:29   26817.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__55_/si  -4658.80
    0:09:30   26817.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__68_/si  -4656.46
    0:09:30   26817.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__46_/si  -4653.84
    0:09:30   26817.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__43_/si  -4653.27
    0:09:30   26818.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__93_/si  -4650.92
    0:09:30   26818.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__52_/si  -4649.85
    0:09:30   26818.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__55_/si  -4649.02
    0:09:31   26818.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__46_/si  -4647.68
    0:09:31   26818.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__71_/si  -4647.45
    0:09:31   26818.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__71_/si  -4645.66
    0:09:31   26818.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__50_/si  -4644.55
    0:09:32   26819.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__70_/si  -4642.21
    0:09:32   26819.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__61_/si  -4641.05
    0:09:32   26819.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__70_/si  -4639.57
    0:09:32   26819.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__69_/si  -4638.23
    0:09:32   26819.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__45_/si  -4635.78
    0:09:33   26819.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__45_/si  -4633.96
    0:09:33   26819.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__115_/si  -4631.47
    0:09:33   26820.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__117_/si  -4630.58
    0:09:33   26820.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__124_/si  -4628.66
    0:09:33   26820.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__74_/si  -4628.57
    0:09:33   26820.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__43_/si  -4627.46
    0:09:33   26820.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__45_/si  -4627.43
    0:09:34   26820.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__119_/si  -4625.89
    0:09:34   26820.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__119_/si  -4623.53
    0:09:34   26821.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__87_/si  -4622.38
    0:09:34   26821.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__83_/si  -4620.68
    0:09:34   26821.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__71_/si  -4620.09
    0:09:34   26821.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__92_/si  -4618.88
    0:09:34   26821.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__96_/si  -4617.82
    0:09:35   26821.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__43_/si  -4615.56
    0:09:35   26821.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__46_/si  -4614.27
    0:09:35   26821.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__119_/si  -4611.99
    0:09:35   26822.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__84_/si  -4611.35
    0:09:36   26822.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__92_/si  -4608.70
    0:09:36   26822.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__93_/si  -4607.06
    0:09:36   26822.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__68_/si  -4606.93
    0:09:36   26822.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__30_/si  -4605.19
    0:09:36   26822.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__69_/si  -4604.05
    0:09:36   26822.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__76_/si  -4599.25
    0:09:37   26823.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__117_/si  -4597.48
    0:09:37   26823.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__85_/si  -4576.69
    0:09:37   26823.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__97_/si  -4576.38
    0:09:37   26823.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__31_/si  -4574.43
    0:09:38   26823.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__67_/si  -4570.61
    0:09:38   26823.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__68_/si  -4569.55
    0:09:38   26824.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__5_/si  -4568.68
    0:09:38   26824.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__5_/si  -4565.57
    0:09:39   26824.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__12_/si  -4564.44
    0:09:39   26824.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__10_/si  -4564.18
    0:09:40   26824.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__8_/si  -4562.36
    0:09:40   26824.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__52_/si  -4560.32
    0:09:40   26824.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__52_/si  -4558.52
    0:09:40   26825.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__61_/si  -4558.27
    0:09:40   26825.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__35_/si  -4557.16
    0:09:40   26825.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__46_/si  -4555.68
    0:09:40   26825.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__42_/si  -4553.00
    0:09:41   26825.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__129_/si  -4551.49
    0:09:41   26825.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__57_/si  -4551.23
    0:09:41   26825.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__54_/si  -4550.04
    0:09:41   26826.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__46_/si  -4547.47
    0:09:41   26826.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__46_/si  -4544.16
    0:09:41   26826.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__39_/si  -4541.00
    0:09:41   26826.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__131_/d  -4517.92
    0:09:41   26826.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__131_/d  -4517.92
    0:09:41   26827.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__58_/si  -4517.84
    0:09:41   26827.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__115_/si  -4517.51
    0:09:41   26827.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__115_/si  -4515.86
    0:09:41   26827.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__111_/si  -4515.59
    0:09:41   26827.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__90_/si  -4514.95
    0:09:42   26827.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__114_/si  -4513.68
    0:09:42   26827.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__43_/si  -4510.59
    0:09:42   26827.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__115_/si  -4508.84
    0:09:42   26828.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__89_/si  -4506.56
    0:09:42   26828.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__112_/si  -4505.62
    0:09:42   26828.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__110_/si  -4502.95
    0:09:42   26828.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__4_/si  -4501.68
    0:09:42   26828.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__9_/si  -4500.76
    0:09:42   26828.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__6_/si  -4498.18
    0:09:42   26828.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__38_/si  -4497.31
    0:09:42   26829.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__133_/si  -4496.26
    0:09:42   26829.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__116_/si  -4494.10
    0:09:42   26829.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__12_/si  -4490.81
    0:09:42   26829.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__131_/si  -4488.33
    0:09:42   26829.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__111_/si  -4484.03
    0:09:42   26829.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__129_/si  -4474.60
    0:09:43   26829.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__133_/si  -4474.31
    0:09:43   26830.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__58_/si  -4471.60
    0:09:43   26830.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__54_/si  -4470.38
    0:09:43   26830.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__90_/si  -4469.76
    0:09:43   26830.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__14_/si  -4467.63
    0:09:43   26830.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__12_/si  -4465.29
    0:09:43   26830.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__12_/si  -4463.48
    0:09:43   26830.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__136_/si  -4461.24
    0:09:43   26831.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__136_/si  -4459.02
    0:09:43   26831.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__114_/si  -4458.08
    0:09:43   26831.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__76_/si  -4454.71
    0:09:43   26831.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__39_/si  -4453.12
    0:09:43   26831.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__42_/si  -4452.98
    0:09:43   26831.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__57_/si  -4452.15
    0:09:44   26831.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__11_/si  -4451.09
    0:09:44   26832.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__42_/si  -4449.22
    0:09:44   26832.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__135_/si  -4447.01
    0:09:44   26832.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__91_/si  -4444.14
    0:09:44   26832.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__98_/si  -4442.30
    0:09:44   26832.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__13_/si  -4436.65
    0:09:44   26832.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__90_/si  -4435.84
    0:09:44   26832.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__29_/si  -4433.55
    0:09:44   26833.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__29_/si  -4418.32
    0:09:44   26833.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__30_/si  -4417.66
    0:09:45   26833.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__26_/si  -4416.82
    0:09:45   26833.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__131_/si  -4412.69
    0:09:45   26833.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__100_/si  -4410.45
    0:09:45   26833.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__29_/si  -4408.63
    0:09:45   26833.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__26_/si  -4405.96
    0:09:45   26833.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__28_/si  -4404.16
    0:09:45   26834.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_0__20_/si  -4401.98
    0:09:45   26834.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__48_/si  -4400.93
    0:09:45   26834.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__48_/si  -4400.24
    0:09:45   26834.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__48_/si  -4400.11
    0:09:45   26834.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__17_/si  -4398.38
    0:09:45   26834.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__136_/si  -4381.71
    0:09:45   26834.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__30_/si  -4381.70
    0:09:45   26835.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__29_/si  -4381.35
    0:09:45   26835.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__24_/si  -4374.83
    0:09:45   26835.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__49_/si  -4374.38
    0:09:45   26835.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__108_/si  -4373.59
    0:09:45   26835.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__35_/si  -4370.96
    0:09:45   26835.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__37_/si  -4368.84
    0:09:45   26835.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__101_/si  -4368.60
    0:09:45   26836.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__43_/si  -4361.50
    0:09:45   26836.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__31_/si  -4358.91
    0:09:45   26836.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__25_/si  -4356.37
    0:09:45   26836.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__49_/si  -4355.48
    0:09:45   26836.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__38_/si  -4352.32
    0:09:45   26836.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__101_/si  -4348.86
    0:09:46   26836.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__105_/si  -4345.54
    0:09:46   26837.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__105_/si  -4343.38
    0:09:46   26837.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__108_/si  -4341.83
    0:09:46   26837.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__28_/si  -4339.43
    0:09:46   26837.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__35_/si  -4335.97
    0:09:46   26837.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__27_/si  -4334.23
    0:09:46   26837.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__28_/si  -4333.01
    0:09:46   26837.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__100_/si  -4329.49
    0:09:46   26838.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__50_/si  -4325.74
    0:09:46   26838.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__40_/si  -4322.35
    0:09:46   26838.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__33_/si  -4318.97
    0:09:46   26838.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__10_/si  -4315.93
    0:09:46   26838.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_7__17_/si  -4314.18
    0:09:46   26838.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__23_/si  -4314.15
    0:09:46   26838.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__24_/si  -4313.95
    0:09:46   26839.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__27_/si  -4312.75
    0:09:46   26839.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__104_/si  -4311.15
    0:09:46   26839.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__42_/si  -4289.18
    0:09:46   26839.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__95_/si  -4288.91
    0:09:46   26839.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__23_/si  -4287.33
    0:09:46   26839.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__18_/si  -4282.53
    0:09:46   26839.9    404.39 6399754.5    5791.5 fifo2/data_rd_reg_71_/d    -4282.44
    0:09:46   26840.1    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4281.46
    0:09:46   26840.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_17__28_/si  -4278.20
    0:09:46   26840.4    404.39 6399754.5    5791.5 fifo2/data_rd_reg_71_/d    -4277.91
    0:09:46   26840.5    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4276.61
    0:09:46   26840.6    404.39 6399754.5    5791.5 fifo2/cnt_data_reg_4_/si   -4274.00
    0:09:46   26840.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_31__70_/si  -4271.03
    0:09:46   26840.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_31__135_/si  -4269.31
    0:09:46   26841.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__63_/si  -4268.45
    0:09:46   26841.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__108_/si  -4267.86
    0:09:46   26841.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__14_/si  -4266.85
    0:09:46   26841.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__106_/si  -4265.69
    0:09:47   26841.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__27_/si  -4265.19
    0:09:47   26841.8    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4263.98
    0:09:47   26841.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_31__66_/si  -4262.74
    0:09:47   26842.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__63_/si  -4260.95
    0:09:47   26842.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__2_/si  -4260.73
    0:09:47   26842.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__3_/si  -4257.91
    0:09:47   26842.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__8_/si  -4255.46
    0:09:47   26842.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__92_/si  -4253.76
    0:09:47   26842.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__92_/si  -4251.52
    0:09:47   26842.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__73_/si  -4250.83
    0:09:47   26843.0    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4250.37
    0:09:47   26843.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__0_/si  -4248.65
    0:09:47   26843.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__30_/si  -4247.17
    0:09:47   26843.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__65_/si  -4246.80
    0:09:47   26843.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_2__128_/si  -4246.16
    0:09:47   26843.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__38_/si  -4245.30
    0:09:47   26843.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__51_/si  -4244.28
    0:09:47   26844.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__49_/si  -4242.52
    0:09:47   26844.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__114_/si  -4239.62
    0:09:47   26844.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__75_/si  -4239.35
    0:09:47   26844.4    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4239.33
    0:09:47   26844.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__0_/si  -4235.68
    0:09:47   26844.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__49_/si  -4235.46
    0:09:47   26844.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__73_/si  -4234.38
    0:09:48   26845.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__73_/si  -4231.67
    0:09:48   26845.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_16__112_/si  -4231.45
    0:09:48   26845.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__15_/si  -4227.32
    0:09:48   26845.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__22_/si  -4222.89
    0:09:48   26845.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__18_/si  -4222.80
    0:09:48   26845.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__88_/si  -4222.79
    0:09:48   26845.8    404.39 6399754.5    5791.5 fifo2/data_rd_reg_56_/d    -4221.37
    0:09:48   26846.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__1_/si  -4219.98
    0:09:48   26846.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__132_/si  -4219.08
    0:09:48   26846.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_30__22_/si  -4217.94
    0:09:48   26846.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__115_/si  -4216.78
    0:09:48   26846.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__117_/si  -4215.60
    0:09:48   26846.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__119_/si  -4215.53
    0:09:48   26846.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__84_/si  -4212.24
    0:09:48   26846.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__119_/si  -4210.38
    0:09:49   26847.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__0_/si  -4207.89
    0:09:49   26847.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__120_/si  -4204.86
    0:09:49   26847.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__121_/si  -4203.84
    0:09:49   26847.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__5_/si  -4200.92
    0:09:49   26847.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__0_/si  -4198.93
    0:09:49   26847.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__120_/si  -4197.45
    0:09:49   26847.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__116_/si  -4193.43
    0:09:49   26848.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__0_/si  -4191.21
    0:09:49   26848.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__1_/si  -4189.41
    0:09:49   26848.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_22__3_/si  -4188.55
    0:09:49   26848.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__3_/si  -4186.00
    0:09:49   26848.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__117_/si  -4185.17
    0:09:49   26848.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__2_/si  -4184.62
    0:09:49   26848.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_15__117_/si  -4183.26
    0:09:49   26849.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__1_/si  -4181.22
    0:09:49   26849.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__16_/si  -4180.54
    0:09:49   26849.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__19_/si  -4179.10
    0:09:49   26849.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__82_/si  -4177.83
    0:09:49   26849.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__1_/si  -4176.87
    0:09:49   26849.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_23__0_/si  -4175.57
    0:09:49   26849.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__18_/si  -4175.18
    0:09:49   26850.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__121_/si  -4174.08
    0:09:49   26850.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__119_/si  -4171.96
    0:09:49   26850.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__11_/si  -4170.07
    0:09:49   26850.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__21_/si  -4169.04
    0:09:49   26850.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__22_/si  -4168.24
    0:09:49   26850.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__0_/si  -4167.06
    0:09:49   26850.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__25_/si  -4165.61
    0:09:49   26851.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__19_/si  -4163.52
    0:09:49   26851.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__6_/si  -4160.39
    0:09:49   26851.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_18__13_/si  -4158.10
    0:09:49   26851.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__1_/si  -4157.84
    0:09:49   26851.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__116_/si  -4157.65
    0:09:49   26851.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__2_/si  -4156.10
    0:09:49   26851.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__20_/si  -4154.15
    0:09:49   26852.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_26__25_/si  -4152.54
    0:09:49   26852.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__23_/si  -4151.12
    0:09:49   26852.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__13_/si  -4147.74
    0:09:49   26852.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__114_/si  -4147.23
    0:09:49   26852.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__127_/si  -4143.24
    0:09:49   26852.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__9_/si  -4141.75
    0:09:49   26852.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__12_/si  -4141.41
    0:09:49   26852.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__15_/si  -4141.10
    0:09:49   26853.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__13_/si  -4138.63
    0:09:49   26853.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__10_/si  -4134.78
    0:09:49   26853.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_20__9_/si  -4132.71
    0:09:49   26853.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__47_/si  -4128.76
    0:09:49   26853.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__36_/si  -4128.53
    0:09:49   26853.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__12_/si  -4127.84
    0:09:49   26853.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__55_/si  -4127.83
    0:09:49   26854.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_28__132_/si  -4124.45
    0:09:49   26854.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__9_/si  -4122.74
    0:09:49   26854.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__6_/si  -4121.38
    0:09:49   26854.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_27__6_/si  -4119.65
    0:09:49   26854.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_6__111_/si  -4117.96
    0:09:49   26854.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_3__102_/si  -4116.06
    0:09:49   26854.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__59_/si  -4113.79
    0:09:49   26855.0    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__59_/si  -4111.77
    0:09:49   26855.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__77_/si  -4109.97
    0:09:49   26855.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_5__77_/si  -4109.56
    0:09:49   26855.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_31__64_/si  -4107.21
    0:09:50   26855.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_19__10_/si  -4107.19
    0:09:50   26855.7    404.39 6399754.5    5791.5 fifo2/addr_wr_reg_1_/si    -4104.46
    0:09:50   26855.9    404.39 6399754.5    5791.5 fifo2/data_rd_reg_81_/d    -4104.33
    0:09:50   26856.0    404.39 6399754.5    5791.5 fifo2/data_rd_reg_135_/d   -4102.66
    0:09:50   26856.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_31__72_/si  -4098.81
    0:09:50   26856.3    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__34_/si  -4098.18
    0:09:50   26856.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_9__33_/si  -4097.91
    0:09:50   26856.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_29__27_/si  -4096.07
    0:09:50   26856.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_10__104_/si  -4093.84
    0:09:50   26856.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_25__5_/si  -4091.25
    0:09:51   26857.0    404.39 6399754.5    5791.5 fifo2/data_rd_reg_81_/d    -4091.06
    0:09:51   26857.0    404.39 6399754.5    5791.5 fifo2/data_rd_reg_135_/d   -4089.45
    0:09:51   26857.1    404.39 6399754.5    5791.5 fifo2/data_mem_reg_11__27_/si  -4088.65
    0:09:51   26857.2    404.39 6399754.5    5791.5 fifo2/data_mem_reg_12__106_/si  -4088.07
    0:09:51   26857.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__6_/si  -4087.44
    0:09:51   26857.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__106_/si  -4086.82
    0:09:51   26857.7    404.39 6399754.5    5791.5 fifo2/data_mem_reg_4__46_/si  -4085.72
    0:09:51   26857.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_21__45_/si  -4085.51
    0:09:51   26857.9    404.39 6399754.5    5791.5 fifo2/data_mem_reg_8__46_/si  -4082.80
    0:09:52   26858.1    404.39 6399754.5    5791.5 fifo2/data_rd_reg_81_/d    -4080.80
    0:09:52   26858.2    404.39 6399754.5    5791.5 fifo2/data_rd_reg_135_/d   -4077.82
    0:09:52   26858.4    404.39 6399754.5    5791.5 fifo2/data_mem_reg_14__5_/si  -4077.09
    0:09:52   26858.5    404.39 6399754.5    5791.5 fifo2/data_mem_reg_13__3_/si  -4075.22
    0:09:52   26858.6    404.39 6399754.5    5791.5 fifo2/data_mem_reg_1__103_/si  -4074.36
    0:09:52   26858.8    404.39 6399754.5    5791.5 fifo2/data_mem_reg_24__46_/si  -4071.58
    0:09:53   26858.7    404.39 6399756.5    5791.5 fifo2/data_rd_reg_99_/d    -4068.21
    0:09:53   26858.9    404.39 6399756.5    5791.5 fifo2/data_mem_reg_4__59_/si  -4066.64
    0:09:53   26859.0    404.39 6399756.5    5791.5 fifo2/data_mem_reg_25__48_/si  -4064.52
    0:09:53   26859.1    404.39 6399756.5    5791.5 fifo2/data_rd_reg_81_/d    -4063.81
    0:09:54   26859.3    404.39 6399756.5    5791.5 fifo2/data_rd_reg_99_/d    -4063.01
    0:09:54   26859.4    404.39 6399756.5    5791.5 fifo2/data_mem_reg_5__50_/si  -4062.01
    0:09:54   26859.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_1__46_/si  -4060.74
    0:09:54   26859.7    404.39 6399756.5    5791.5 fifo2/data_mem_reg_16__22_/si  -4058.53
    0:09:54   26859.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_23__14_/si  -4056.12
    0:09:55   26860.0    404.39 6399756.5    5791.5 fifo2/data_mem_reg_26__104_/si  -4053.62
    0:09:55   26860.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_4__99_/si  -4048.33
    0:09:55   26860.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_23__93_/si  -4046.29
    0:09:56   26860.4    404.39 6399756.5    5791.5 fifo2/data_mem_reg_16__94_/si  -4046.24
    0:09:56   26860.5    404.39 6399756.5    5791.5 fifo2/data_mem_reg_24__104_/si  -4041.93
    0:09:57   26860.7    404.39 6399756.5    5791.5 fifo2/data_mem_reg_12__19_/si  -4036.48
    0:09:57   26860.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_28__18_/si  -4033.44
    0:09:57   26861.0    404.39 6399756.5    5791.5 fifo2/data_mem_reg_1__34_/si  -4032.49
    0:09:57   26861.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_17__34_/si  -4031.22
    0:09:57   26861.2    404.39 6399756.5    5791.5 fifo2/data_mem_reg_31__76_/si  -4021.96
    0:09:57   26861.4    404.39 6399756.5    5791.5 fifo2/data_rd_reg_46_/d    -4019.07
    0:09:57   26861.5    404.39 6399756.5    5791.5 fifo2/data_mem_reg_28__45_/si  -4017.26
    0:09:57   26861.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_29__39_/si  -4014.34
    0:09:58   26861.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_13__18_/si  -4010.49
    0:09:58   26861.9    404.39 6399756.5    5791.5 fifo2/data_mem_reg_29__101_/si  -4010.18
    0:09:58   26862.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_14__34_/si  -4008.41
    0:09:58   26862.2    404.39 6399756.5    5791.5 fifo2/data_mem_reg_23__124_/si  -4008.16
    0:09:58   26862.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_25__134_/si  -3998.86
    0:09:58   26862.5    404.39 6399756.5    5791.5 fifo2/data_mem_reg_26__101_/si  -3996.20
    0:09:58   26862.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_24__117_/si  -3995.35
    0:09:58   26862.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_24__14_/si  -3994.07
    0:09:58   26862.9    404.39 6399756.5    5791.5 fifo2/data_rd_reg_6_/d     -3993.61
    0:09:58   26863.0    404.39 6399756.5    5791.5 fifo2/data_rd_reg_121_/d   -3993.02
    0:09:58   26863.2    404.39 6399756.5    5791.5 fifo2/data_mem_reg_15__99_/si  -3991.47
    0:09:58   26863.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_30__32_/si  -3987.73
    0:09:58   26863.5    404.39 6399756.5    5791.5 fifo2/data_mem_reg_29__29_/si  -3982.93
    0:09:58   26863.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_15__34_/si  -3980.89
    0:09:58   26863.7    404.39 6399756.5    5791.5 fifo2/data_mem_reg_8__97_/si  -3968.95
    0:09:58   26863.9    404.39 6399756.5    5791.5 fifo2/data_rd_reg_118_/d   -3967.13
    0:09:58   26864.0    404.39 6399756.5    5791.5 fifo2/data_rd_reg_12_/si   -3965.05
    0:09:58   26864.2    404.39 6399756.5    5791.5 fifo2/data_mem_reg_27__119_/si  -3964.86
    0:09:58   26864.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_27__61_/si  -3963.37
    0:09:58   26864.4    404.39 6399756.5    5791.5 fifo2/data_mem_reg_8__58_/si  -3962.01
    0:09:58   26864.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_14__29_/si  -3957.91
    0:09:58   26864.7    404.39 6399756.5    5791.5 fifo2/data_rd_reg_118_/d   -3957.76
    0:09:58   26864.9    404.39 6399756.5    5791.5 fifo2/data_mem_reg_15__103_/si  -3956.15
    0:09:58   26865.0    404.39 6399756.5    5791.5 fifo2/data_rd_reg_125_/d   -3952.82
    0:09:58   26865.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_28__86_/si  -3952.10
    0:09:58   26865.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_3__53_/si  -3950.62
    0:09:58   26865.4    404.39 6399756.5    5791.5 fifo2/data_mem_reg_20__54_/si  -3949.94
    0:09:58   26865.6    404.39 6399756.5    5791.5 fifo2/data_mem_reg_17__46_/si  -3947.51
    0:09:58   26865.7    404.39 6399756.5    5791.5 fifo2/data_mem_reg_27__43_/si  -3945.55
    0:09:58   26865.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_15__100_/si  -3945.37
    0:09:58   26866.0    404.39 6399756.5    5791.5 fifo2/data_rd_reg_125_/d   -3945.26
    0:09:58   26866.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_20__52_/si  -3944.83
    0:09:58   26866.3    404.39 6399756.5    5791.5 fifo2/data_mem_reg_5__45_/si  -3943.59
    0:09:58   26866.4    404.39 6399756.5    5791.5 fifo2/data_mem_reg_18__42_/si  -3942.41
    0:09:58   26866.5    404.39 6399756.5    5791.5 fifo2/data_mem_reg_23__11_/si  -3939.43
    0:09:58   26866.7    404.39 6399756.5    5791.5 fifo2/data_mem_reg_24__11_/si  -3937.44
    0:09:58   26866.8    404.39 6399756.5    5791.5 fifo2/data_mem_reg_5__102_/si  -3933.40
    0:09:58   26867.0    404.39 6399756.5    5791.5 fifo2/data_mem_reg_21__100_/si  -3930.58
    0:09:58   26867.1    404.39 6399756.5    5791.5 fifo2/data_mem_reg_7__9_/si  -3929.02
    0:09:58   26867.1    404.39 6399755.5    5791.5 fifo2/data_rd_reg_125_/d   -3928.91
    0:09:58   26867.2    404.39 6399755.5    5791.5 fifo2/data_mem_reg_16__46_/si  -3926.97
    0:09:58   26867.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_9__35_/si  -3926.53
    0:09:58   26867.5    404.39 6399755.5    5791.5 fifo2/data_mem_reg_28__103_/si  -3924.33
    0:09:58   26867.6    404.39 6399755.5    5791.5 fifo2/data_mem_reg_22__22_/si  -3921.58
    0:09:58   26867.8    404.39 6399755.5    5791.5 fifo2/data_mem_reg_8__79_/si  -3920.65
    0:09:58   26867.9    404.39 6399755.5    5791.5 fifo2/data_rd_reg_22_/si   -3919.31
    0:09:58   26868.0    404.39 6399755.5    5791.5 fifo2/data_rd_reg_33_/d    -3918.89
    0:09:58   26868.2    404.39 6399755.5    5791.5 fifo2/data_rd_reg_125_/d   -3918.78
    0:09:58   26868.3    404.39 6399755.5    5791.5 fifo2/data_mem_reg_3__39_/si  -3916.58
    0:09:58   26868.5    404.39 6399755.5    5791.5 fifo2/data_mem_reg_19__63_/si  -3915.73
    0:09:58   26868.5    404.39 6399757.0    5791.5 fifo2/data_rd_reg_122_/d   -3912.53
    0:09:58   26868.6    404.39 6399757.0    5791.5 fifo2/data_mem_reg_23__127_/si  -3911.19
    0:09:58   26868.7    404.39 6399757.0    5791.5 fifo2/data_mem_reg_23__50_/si  -3908.61
    0:09:58   26868.9    404.39 6399757.0    5791.5 fifo2/data_mem_reg_27__1_/si  -3908.19
    0:09:58   26869.0    404.39 6399757.0    5791.5 fifo2/data_mem_reg_31__44_/si  -3897.42
    0:09:58   26869.2    404.39 6399757.0    5791.5 fifo2/data_rd_reg_54_/si   -3894.41
    0:09:58   26869.3    404.39 6399757.0    5791.5 fifo2/data_rd_reg_54_/d    -3893.76
    0:09:58   26869.4    404.39 6399757.0    5791.5 fifo2/data_rd_reg_125_/d   -3893.52
    0:09:58   26869.6    404.39 6399757.0    5791.5 fifo2/data_mem_reg_27__62_/si  -3892.86
    0:09:58   26869.7    404.39 6399757.0    5791.5 fifo2/data_mem_reg_20__101_/si  -3891.25
    0:09:58   26869.9    404.39 6399757.0    5791.5 fifo2/data_mem_reg_16__127_/si  -3888.87
    0:09:58   26870.0    404.39 6399757.0    5791.5 fifo2/data_mem_reg_15__44_/si  -3887.27
    0:09:58   26870.0    404.39 6399757.0    5791.5 fifo2/data_rd_reg_47_/d    -3886.10
    0:09:58   26870.1    404.39 6399757.0    5791.5 fifo2/data_rd_reg_112_/d   -3885.37
    0:09:59   26870.2    404.39 6399757.0    5791.5 fifo2/data_rd_reg_82_/d    -3884.99
    0:09:59   26870.2    404.39 6399757.0    5791.5 fifo2/data_rd_reg_114_/d   -3883.97
    0:09:59   26870.3    404.39 6399757.0    5791.5 fifo2/data_rd_reg_39_/si   -3872.15
    0:09:59   26870.4    404.39 6399757.0    5791.5 fifo2/data_mem_reg_20__130_/si  -3869.47
    0:10:00   26870.6    404.39 6399757.0    5791.5 fifo2/data_rd_reg_5_/d     -3869.31
    0:10:00   26870.7    404.39 6399757.0    5791.5 fifo2/data_mem_reg_29__105_/si  -3868.92
    0:10:00   26870.9    404.39 6399757.0    5791.5 fifo2/data_rd_reg_123_/d   -3868.77
    0:10:01   26871.0    404.39 6399757.0    5791.5 fifo1/data_mem_reg_20__49_/si  -3860.67
    0:10:01   26871.1    404.39 6399757.0    5791.5 fifo1/data_mem_reg_14__50_/si  -3847.54
    0:10:01   26871.1    404.39 6399757.0    5791.5 fifo1/data_mem_reg_14__50_/si  -3847.54
    0:10:01   26871.3    404.39 6399757.0    5791.5 fifo1/data_mem_reg_31__3_/si  -3844.80
    0:10:02   26871.4    404.39 6399757.0    5791.5 fifo2/data_rd_reg_123_/d   -3842.64
    0:10:02   26871.6    404.39 6399757.0    5791.5 fifo1/data_rd_reg_55_/d    -3840.90
    0:10:02   26871.7    404.39 6399757.0    5791.5 fifo1/data_rd_reg_14_/si   -3840.73
    0:10:02   26871.7    404.39 6399761.5    5791.5 fifo1/data_rd_reg_14_/d    -3840.46
    0:10:02   26871.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_30__19_/si  -3837.10
    0:10:02   26872.0    404.39 6399761.5    5791.5 fifo1/data_rd_reg_25_/d    -3834.80
    0:10:03   26872.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_5__16_/si  -3834.49
    0:10:03   26872.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_13__18_/si  -3830.94
    0:10:03   26872.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_10__57_/si  -3828.90
    0:10:04   26872.5    404.39 6399761.5    5791.5 fifo2/data_rd_reg_123_/d   -3828.77
    0:10:04   26872.7    404.39 6399761.5    5791.5 fifo1/data_rd_reg_55_/d    -3826.58
    0:10:04   26872.8    404.39 6399761.5    5791.5 fifo1/data_rd_reg_25_/d    -3825.78
    0:10:04   26872.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_10__20_/si  -3823.87
    0:10:04   26873.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_15__57_/si  -3822.23
    0:10:05   26873.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_6__51_/si  -3820.01
    0:10:05   26873.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_29__53_/si  -3817.48
    0:10:05   26873.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_13__35_/si  -3815.87
    0:10:05   26873.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_20__39_/si  -3812.53
    0:10:05   26873.8    404.39 6399761.5    5791.5 fifo2/data_rd_reg_123_/d   -3811.26
    0:10:06   26874.0    404.39 6399761.5    5791.5 fifo1/data_rd_reg_55_/d    -3810.28
    0:10:07   26874.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_3__56_/si  -3809.43
    0:10:07   26874.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_12__34_/si  -3807.33
    0:10:07   26874.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_18__35_/si  -3806.21
    0:10:07   26874.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_18__39_/si  -3803.79
    0:10:08   26874.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__40_/si  -3797.77
    0:10:08   26874.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_21__57_/si  -3793.59
    0:10:08   26874.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_4__25_/si  -3792.19
    0:10:09   26875.1    404.39 6399761.5    5791.5 fifo1/data_rd_reg_55_/d    -3792.00
    0:10:09   26875.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_5__53_/si  -3791.03
    0:10:09   26875.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_15__41_/si  -3786.90
    0:10:10   26875.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__38_/si  -3779.04
    0:10:10   26875.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_11__56_/si  -3775.10
    0:10:10   26875.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_19__23_/si  -3769.60
    0:10:10   26875.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_22__22_/si  -3764.59
    0:10:10   26876.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_8__23_/si  -3762.70
    0:10:10   26876.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__62_/si  -3762.40
    0:10:10   26876.3    404.39 6399761.5    5791.5 fifo1/data_mem_reg_27__58_/si  -3760.73
    0:10:10   26876.5    404.39 6399761.5    5791.5 fifo1/data_rd_reg_55_/d    -3760.50
    0:10:10   26876.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_15__36_/si  -3759.54
    0:10:10   26876.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_6__43_/si  -3759.44
    0:10:10   26876.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_11__21_/si  -3756.68
    0:10:10   26877.0    404.39 6399761.5    5791.5 fifo1/data_mem_reg_7__24_/si  -3753.12
    0:10:10   26877.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_22__23_/si  -3751.93
    0:10:10   26877.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_22__23_/si  -3751.93
    0:10:10   26877.3    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__59_/si  -3750.50
    0:10:10   26877.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__35_/si  -3748.49
    0:10:10   26877.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_17__65_/si  -3742.98
    0:10:10   26877.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_15__70_/si  -3741.29
    0:10:10   26877.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_17__35_/si  -3740.59
    0:10:10   26878.0    404.39 6399761.5    5791.5 fifo1/data_mem_reg_7__21_/si  -3733.86
    0:10:10   26878.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_25__59_/si  -3733.18
    0:10:10   26878.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_31__1_/si  -3707.27
    0:10:10   26878.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_1__61_/si  -3704.84
    0:10:11   26878.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_25__60_/si  -3699.08
    0:10:11   26879.0    404.39 6399761.5    5791.5 fifo1/data_mem_reg_25__12_/si  -3671.56
    0:10:11   26879.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_15__11_/si  -3665.84
    0:10:11   26879.3    404.39 6399761.5    5791.5 fifo1/data_mem_reg_19__59_/si  -3663.84
    0:10:11   26879.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_14__11_/si  -3660.56
    0:10:11   26879.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_29__32_/si  -3658.25
    0:10:11   26879.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_29__23_/si  -3656.89
    0:10:11   26879.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_17__71_/si  -3651.36
    0:10:11   26880.0    404.39 6399761.5    5791.5 fifo1/data_mem_reg_4__59_/si  -3650.48
    0:10:11   26880.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_12__64_/si  -3650.17
    0:10:11   26880.3    404.39 6399761.5    5791.5 fifo1/data_mem_reg_5__11_/si  -3650.06
    0:10:11   26880.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_5__63_/si  -3646.00
    0:10:11   26880.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_2__11_/si  -3624.41
    0:10:11   26880.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_6__2_/si  -3600.93
    0:10:11   26881.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_9__12_/si  -3600.40
    0:10:11   26881.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_13__32_/si  -3598.87
    0:10:12   26881.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_7__23_/si  -3598.67
    0:10:12   26881.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_2__65_/si  -3587.39
    0:10:12   26881.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_22__11_/si  -3582.15
    0:10:12   26881.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_21__12_/si  -3579.31
    0:10:12   26881.9    404.39 6399761.5    5791.5 fifo1/data_mem_reg_23__60_/si  -3578.99
    0:10:12   26882.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_8__61_/si  -3577.39
    0:10:12   26882.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_3__59_/si  -3574.92
    0:10:12   26882.4    404.39 6399761.5    5791.5 fifo1/data_rd_reg_58_/d    -3574.53
    0:10:12   26882.6    404.39 6399761.5    5791.5 fifo1/data_mem_reg_7__22_/si  -3573.09
    0:10:12   26882.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_19__58_/si  -3568.42
    0:10:12   26882.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_27__12_/si  -3550.89
    0:10:12   26883.0    404.39 6399761.5    5791.5 fifo1/data_mem_reg_8__58_/si  -3548.00
    0:10:13   26883.3    404.39 6399761.5    5791.5 fifo1/data_mem_reg_21__64_/d  -3547.58
    0:10:13   26883.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_30__62_/si  -3546.81
    0:10:13   26883.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_12__62_/si  -3544.09
    0:10:13   26883.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_12__58_/si  -3542.15
    0:10:13   26883.8    404.39 6399761.5    5791.5 fifo1/data_mem_reg_11__47_/si  -3539.27
    0:10:13   26884.1    404.39 6399761.5    5791.5 fifo1/data_mem_reg_1__47_/si  -3507.18
    0:10:13   26884.2    404.39 6399761.5    5791.5 fifo1/data_mem_reg_12__12_/si  -3498.61
    0:10:13   26884.4    404.39 6399761.5    5791.5 fifo1/data_mem_reg_9__24_/si  -3497.52
    0:10:13   26884.5    404.39 6399761.5    5791.5 fifo1/data_mem_reg_3__25_/si  -3496.75
    0:10:13   26884.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_21__64_/d  -3494.06
    0:10:13   26884.7    404.39 6399761.5    5791.5 fifo1/data_mem_reg_21__64_/d  -3494.06
    0:10:13   26884.8    404.39 6399761.5    5791.6 fifo1/data_mem_reg_2__19_/si  -3488.24
    0:10:13   26884.9    404.39 6399761.5    5791.6 fifo1/data_mem_reg_25__0_/si  -3486.93
    0:10:13   26885.1    404.39 6399761.5    5791.6 fifo1/data_mem_reg_28__0_/si  -3484.33
    0:10:13   26885.2    404.39 6399761.5    5791.6 fifo1/data_mem_reg_24__10_/si  -3482.11
    0:10:13   26885.4    404.39 6399761.5    5791.6 fifo1/data_mem_reg_26__34_/si  -3481.24
    0:10:13   26885.5    404.39 6399761.5    5791.6 fifo1/data_rd_reg_52_/d    -3476.90
    0:10:13   26885.6    404.39 6399761.5    5791.6 fifo1/data_mem_reg_21__2_/si  -3474.55
    0:10:13   26885.8    404.39 6399761.5    5791.6 fifo1/data_mem_reg_10__61_/si  -3472.67
    0:10:13   26885.9    404.39 6399761.5    5791.6 fifo1/data_mem_reg_9__59_/si  -3468.91
    0:10:13   26886.1    404.39 6399761.5    5791.6 fifo1/data_mem_reg_12__8_/si  -3459.91
    0:10:13   26886.3    404.39 6399761.5    5791.6 fifo1/data_mem_reg_24__36_/si  -3433.44
    0:10:13   26886.5    404.39 6399761.5    5791.6 fifo1/data_mem_reg_29__62_/si  -3432.37
    0:10:13   26886.6    404.39 6399761.5    5791.6 fifo1/data_rd_reg_13_/d    -3430.67
    0:10:13   26886.8    404.39 6399761.5    5791.6 fifo1/data_rd_reg_0_/d     -3428.00
    0:10:13   26886.8    404.39 6399762.0    5791.6 fifo1/data_rd_reg_59_/d    -3426.53
    0:10:13   26886.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__61_/si  -3423.36
    0:10:13   26887.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__10_/si  -3422.47
    0:10:13   26887.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__65_/si  -3421.59
    0:10:13   26887.5    404.39 6399762.0    5791.6 fifo1/data_rd_reg_13_/d    -3392.28
    0:10:13   26887.6    404.39 6399762.0    5791.6 fifo1/data_rd_reg_43_/d    -3388.26
    0:10:13   26887.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__57_/si  -3387.85
    0:10:14   26887.9    404.39 6399762.0    5791.6 fifo1/addr_wr_reg_0_/d     -3386.72
    0:10:14   26888.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_27__62_/si  -3385.01
    0:10:14   26888.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__10_/si  -3383.11
    0:10:14   26888.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__60_/si  -3380.94
    0:10:14   26888.4    404.39 6399762.0    5791.6 fifo1/data_rd_reg_13_/d    -3379.49
    0:10:14   26888.6    404.39 6399762.0    5791.6 fifo1/data_rd_reg_61_/d    -3376.42
    0:10:14   26888.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__31_/si  -3376.41
    0:10:14   26888.9    404.39 6399762.0    5791.6 fifo1/data_rd_reg_34_/d    -3376.27
    0:10:14   26889.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_26__50_/si  -3375.51
    0:10:14   26889.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__8_/si  -3373.36
    0:10:14   26889.3    404.39 6399762.0    5791.6 fifo1/addr_wr_reg_4_/d     -3371.98
    0:10:14   26889.4    404.39 6399762.0    5791.6 fifo1/data_rd_reg_62_/d    -3370.09
    0:10:14   26889.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__66_/si  -3368.03
    0:10:14   26889.6    404.39 6399762.0    5791.6 fifo1/data_rd_reg_34_/d    -3365.93
    0:10:14   26889.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__50_/si  -3363.61
    0:10:14   26889.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_9__40_/si  -3360.68
    0:10:14   26890.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__16_/si  -3355.54
    0:10:14   26890.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__16_/si  -3354.52
    0:10:14   26890.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_8__15_/si  -3349.16
    0:10:15   26890.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_0__34_/si  -3348.73
    0:10:15   26890.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_9__50_/si  -3344.84
    0:10:15   26890.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_16__52_/si  -3339.86
    0:10:15   26890.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__15_/si  -3336.93
    0:10:15   26890.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__25_/si  -3334.81
    0:10:15   26891.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__25_/si  -3333.02
    0:10:15   26891.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__26_/si  -3330.58
    0:10:15   26891.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__32_/si  -3328.78
    0:10:15   26891.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__19_/si  -3325.69
    0:10:15   26891.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__15_/si  -3324.60
    0:10:15   26891.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_26__52_/si  -3322.13
    0:10:15   26891.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_24__39_/si  -3319.02
    0:10:15   26892.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_1__36_/si  -3317.72
    0:10:15   26892.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__27_/si  -3315.37
    0:10:15   26892.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_26__33_/si  -3311.75
    0:10:15   26892.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__15_/si  -3308.70
    0:10:15   26892.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__70_/si  -3304.89
    0:10:16   26892.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__68_/si  -3304.74
    0:10:16   26892.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_11__53_/si  -3301.50
    0:10:16   26892.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_26__57_/si  -3301.41
    0:10:16   26893.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__48_/si  -3300.70
    0:10:16   26893.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_27__17_/si  -3298.69
    0:10:16   26893.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_24__17_/si  -3291.41
    0:10:16   26893.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__69_/d  -3289.93
    0:10:16   26893.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__69_/d  -3289.93
    0:10:16   26893.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__68_/si  -3288.11
    0:10:16   26893.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_28__43_/si  -3284.83
    0:10:16   26893.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_1__45_/si  -3272.99
    0:10:16   26894.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__17_/si  -3248.02
    0:10:16   26894.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_15__40_/si  -3245.18
    0:10:16   26894.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__54_/si  -3242.07
    0:10:16   26894.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_16__48_/si  -3241.71
    0:10:16   26894.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__25_/si  -3237.40
    0:10:16   26894.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_13__45_/si  -3223.68
    0:10:16   26894.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_16__15_/si  -3221.17
    0:10:16   26895.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__40_/si  -3220.82
    0:10:16   26895.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__15_/si  -3220.54
    0:10:16   26895.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_8__21_/si  -3215.38
    0:10:16   26895.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__50_/si  -3212.67
    0:10:16   26895.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__34_/si  -3209.42
    0:10:16   26895.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__41_/si  -3209.38
    0:10:16   26895.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_11__0_/si  -3208.13
    0:10:16   26896.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__19_/si  -3205.36
    0:10:16   26896.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__37_/si  -3204.72
    0:10:16   26896.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__48_/si  -3199.78
    0:10:16   26896.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_24__35_/si  -3198.06
    0:10:16   26896.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_23__36_/si  -3190.63
    0:10:16   26896.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__31_/si  -3189.01
    0:10:16   26896.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__31_/si  -3187.22
    0:10:16   26897.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__42_/si  -3186.22
    0:10:16   26897.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__47_/si  -3186.08
    0:10:16   26897.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__15_/si  -3183.69
    0:10:16   26897.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_8__24_/si  -3181.36
    0:10:16   26897.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_8__48_/si  -3179.19
    0:10:16   26897.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_28__46_/si  -3175.70
    0:10:16   26897.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__33_/si  -3171.62
    0:10:16   26898.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_27__30_/si  -3169.90
    0:10:16   26898.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__42_/si  -3167.00
    0:10:16   26898.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__37_/si  -3166.28
    0:10:16   26898.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_13__47_/si  -3164.90
    0:10:17   26898.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_28__19_/si  -3163.37
    0:10:17   26898.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__48_/si  -3162.72
    0:10:17   26898.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__30_/si  -3159.51
    0:10:17   26899.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__45_/si  -3139.26
    0:10:17   26899.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_28__11_/si  -3136.08
    0:10:17   26899.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__27_/si  -3133.36
    0:10:17   26899.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__24_/si  -3132.57
    0:10:17   26899.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_23__24_/si  -3131.72
    0:10:17   26899.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__6_/si  -3123.80
    0:10:17   26899.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_23__32_/si  -3117.69
    0:10:17   26900.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__48_/si  -3116.76
    0:10:17   26900.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__44_/si  -3114.95
    0:10:17   26900.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__60_/si  -3114.35
    0:10:17   26900.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__25_/si  -3114.28
    0:10:17   26900.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__55_/si  -3107.53
    0:10:17   26900.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__42_/si  -3089.94
    0:10:17   26900.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__30_/si  -3087.68
    0:10:17   26901.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_4__31_/si  -3085.58
    0:10:18   26901.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_10__51_/si  -3084.76
    0:10:18   26901.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__31_/si  -3084.54
    0:10:18   26901.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__54_/si  -3063.57
    0:10:18   26901.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__0_/si  -3062.54
    0:10:18   26901.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__45_/si  -3046.88
    0:10:18   26902.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_26__31_/si  -3045.84
    0:10:19   26902.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__30_/si  -3043.20
    0:10:19   26902.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__16_/si  -3038.70
    0:10:19   26902.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__9_/si  -3037.87
    0:10:19   26902.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__8_/si  -3036.66
    0:10:19   26902.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__43_/si  -3034.64
    0:10:19   26902.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__45_/si  -3017.22
    0:10:19   26903.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_9__31_/si  -3013.96
    0:10:19   26903.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__20_/si  -3012.30
    0:10:19   26903.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__9_/si  -3001.94
    0:10:19   26903.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_4__43_/si  -2998.30
    0:10:19   26903.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__36_/si  -2996.58
    0:10:19   26903.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__27_/si  -2994.55
    0:10:19   26903.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__29_/si  -2991.93
    0:10:19   26904.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_22__24_/si  -2991.48
    0:10:19   26904.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_11__46_/si  -2989.59
    0:10:19   26904.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_0__48_/si  -2987.53
    0:10:19   26904.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__20_/si  -2987.14
    0:10:19   26904.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__8_/si  -2986.34
    0:10:19   26904.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__8_/si  -2985.56
    0:10:19   26904.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_8__32_/si  -2985.45
    0:10:19   26905.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_0__31_/si  -2982.70
    0:10:19   26905.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__35_/si  -2982.24
    0:10:19   26905.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__25_/si  -2981.50
    0:10:19   26905.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__46_/si  -2979.57
    0:10:19   26905.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__36_/si  -2976.52
    0:10:20   26905.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_2__7_/si  -2973.28
    0:10:20   26905.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_17__7_/si  -2970.79
    0:10:20   26905.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_18__54_/si  -2968.43
    0:10:20   26906.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__14_/si  -2968.32
    0:10:20   26906.2    404.39 6399762.0    5791.6 fifo1/data_rd_reg_47_/d    -2966.10
    0:10:20   26906.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_10__43_/si  -2965.98
    0:10:20   26906.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__42_/si  -2965.11
    0:10:20   26906.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__66_/si  -2963.50
    0:10:20   26906.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_15__30_/si  -2962.29
    0:10:20   26906.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_15__42_/si  -2960.36
    0:10:20   26907.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_9__14_/si  -2959.77
    0:10:20   26907.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__24_/si  -2959.00
    0:10:20   26907.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_56_/d    -2957.41
    0:10:20   26907.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_16__17_/si  -2953.24
    0:10:20   26907.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_1__69_/si  -2952.23
    0:10:20   26907.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_23__42_/si  -2928.39
    0:10:20   26908.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__55_/si  -2926.60
    0:10:20   26908.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__30_/si  -2926.47
    0:10:20   26908.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_27_/si   -2924.64
    0:10:20   26908.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_27_/si   -2924.64
    0:10:20   26908.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_27_/d    -2921.79
    0:10:20   26908.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_4__7_/si  -2920.69
    0:10:20   26908.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_0__55_/si  -2917.39
    0:10:20   26908.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__22_/si  -2915.46
    0:10:20   26908.9    404.39 6399762.0    5791.6 fifo1/data_rd_reg_22_/d    -2910.68
    0:10:20   26909.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_15__52_/si  -2910.01
    0:10:20   26909.2    404.39 6399762.0    5791.6 fifo1/data_mem_reg_4__9_/si  -2896.93
    0:10:20   26909.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__8_/si  -2894.03
    0:10:20   26909.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__3_/si  -2892.62
    0:10:20   26909.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__68_/si  -2878.13
    0:10:20   26909.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__17_/si  -2873.47
    0:10:20   26909.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__42_/si  -2872.49
    0:10:20   26910.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_28__49_/si  -2871.63
    0:10:20   26910.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__5_/si  -2847.22
    0:10:21   26910.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_19__8_/si  -2845.57
    0:10:21   26910.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_15__10_/si  -2842.12
    0:10:21   26910.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_5__67_/si  -2839.04
    0:10:21   26910.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_14__28_/si  -2831.70
    0:10:21   26911.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_4__27_/si  -2826.39
    0:10:21   26911.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_21__24_/si  -2821.44
    0:10:21   26911.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__43_/si  -2814.11
    0:10:21   26911.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_12__42_/si  -2795.38
    0:10:21   26911.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_22__9_/si  -2794.89
    0:10:21   26911.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_10__29_/si  -2784.29
    0:10:21   26912.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_22__38_/si  -2784.21
    0:10:21   26912.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_20__38_/si  -2781.67
    0:10:22   26912.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_17_/si   -2776.84
    0:10:22   26912.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_17_/d    -2775.67
    0:10:22   26912.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_31__11_/si  -2762.78
    0:10:22   26912.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_29__49_/si  -2733.86
    0:10:22   26912.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_22__29_/si  -2730.92
    0:10:22   26913.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__71_/si  -2729.55
    0:10:22   26913.2    404.39 6399762.0    5791.6 fifo1/data_rd_reg_32_/si   -2727.91
    0:10:22   26913.3    404.39 6399762.0    5791.6 fifo1/data_rd_reg_17_/d    -2727.76
    0:10:22   26913.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_31__32_/si  -2725.62
    0:10:23   26913.6    404.39 6399762.0    5791.6 fifo1/data_mem_reg_31__20_/si  -2722.62
    0:10:23   26913.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_0__2_/si  -2721.31
    0:10:23   26913.9    404.39 6399762.0    5791.6 fifo1/data_mem_reg_6__52_/si  -2718.41
    0:10:23   26914.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_25__41_/si  -2717.37
    0:10:24   26914.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_13__26_/si  -2716.57
    0:10:24   26914.3    404.39 6399762.0    5791.6 fifo1/data_mem_reg_31__41_/si  -2709.18
    0:10:24   26914.4    404.39 6399762.0    5791.6 fifo1/data_mem_reg_31__5_/si  -2706.90
    0:10:25   26914.5    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__32_/si  -2706.10
    0:10:25   26914.7    404.39 6399762.0    5791.6 fifo1/data_mem_reg_30__71_/si  -2706.04
    0:10:25   26914.8    404.39 6399762.0    5791.6 fifo1/data_mem_reg_1__59_/si  -2705.66
    0:10:25   26915.0    404.39 6399762.0    5791.6 fifo1/data_mem_reg_7__61_/si  -2704.62
    0:10:26   26915.1    404.39 6399762.0    5791.6 fifo1/data_mem_reg_3__23_/si  -2700.02
    0:10:26   26915.1    404.39 6399765.0    5791.6 fifo1/data_rd_reg_40_/d    -2699.79
    0:10:26   26915.2    404.39 6399765.0    5791.6 fifo1/data_rd_reg_17_/d    -2699.42
    0:10:26   26915.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_30__68_/d  -2692.11
    0:10:26   26915.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_30__68_/d  -2692.11
    0:10:27   26915.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_4__29_/si  -2681.38
    0:10:27   26915.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_16__21_/si  -2681.28
    0:10:27   26915.8    404.39 6399765.0    5791.6 fifo1/data_rd_reg_35_/d    -2679.60
    0:10:27   26915.9    404.39 6399765.0    5791.6 fifo1/data_rd_reg_71_/d    -2679.20
    0:10:27   26916.1    404.39 6399765.0    5791.6 fifo1/data_mem_reg_15__33_/si  -2676.85
    0:10:28   26916.3    404.39 6399765.0    5791.6 fifo1/cnt_data_reg_1_/d    -2674.86
    0:10:28   26916.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_23__5_/si  -2672.41
    0:10:28   26916.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_19__6_/si  -2670.76
    0:10:28   26916.9    404.39 6399765.0    5791.6 fifo1/data_rd_reg_17_/d    -2670.22
    0:10:29   26917.1    404.39 6399765.0    5791.6 fifo1/data_mem_reg_31__43_/si  -2668.97
    0:10:29   26917.2    404.39 6399765.0    5791.6 fifo1/data_mem_reg_15__67_/si  -2668.94
    0:10:29   26917.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_16__59_/si  -2668.89
    0:10:29   26917.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_3__24_/si  -2667.83
    0:10:30   26917.8    404.39 6399765.0    5791.6 fifo1/data_rd_reg_69_/d    -2665.83
    0:10:30   26917.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_19__69_/si  -2665.76
    0:10:30   26918.0    404.39 6399765.0    5791.6 fifo1/data_mem_reg_19__4_/si  -2663.03
    0:10:30   26918.2    404.39 6399765.0    5791.6 fifo1/data_mem_reg_17__6_/si  -2662.14
    0:10:30   26918.2    404.39 6399765.0    5791.6 fifo1/data_rd_reg_6_/d     -2661.02
    0:10:30   26918.3    404.39 6399765.0    5791.6 fifo1/data_rd_reg_17_/d    -2659.45
    0:10:30   26918.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_30__71_/d  -2656.26
    0:10:30   26918.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_30__71_/d  -2656.26
    0:10:31   26918.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_21__59_/si  -2653.59
    0:10:31   26918.7    404.39 6399765.0    5791.6 fifo1/cnt_data_reg_1_/si   -2646.29
    0:10:31   26918.8    404.39 6399765.0    5791.6 fifo1/data_mem_reg_2__6_/si  -2642.71
    0:10:31   26918.9    404.39 6399765.0    5791.6 fifo1/data_rd_reg_6_/d     -2642.53
    0:10:31   26919.0    404.39 6399765.0    5791.6 fifo1/data_rd_reg_3_/d     -2641.74
    0:10:31   26919.2    404.39 6399765.0    5791.6 fifo1/data_rd_reg_5_/d     -2640.42
    0:10:31   26919.3    404.39 6399765.0    5791.6 fifo1/data_rd_reg_4_/si    -2635.33
    0:10:31   26919.3    404.39 6399765.0    5791.6 fifo1/data_rd_reg_4_/si    -2635.33
    0:10:31   26919.4    404.39 6399765.0    5791.6 fifo1/data_rd_reg_4_/d     -2634.06
    0:10:31   26919.6    404.39 6399765.0    5791.6 fifo1/data_rd_reg_69_/d    -2632.65
    0:10:31   26919.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_7__66_/si  -2630.88
    0:10:31   26919.9    404.39 6399765.0    5791.6 fifo1/data_rd_reg_3_/d     -2629.93
    0:10:32   26920.1    404.39 6399765.0    5791.6 fifo1/data_rd_reg_5_/d     -2628.78
    0:10:32   26920.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_3__46_/si  -2626.11
    0:10:32   26920.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_19__35_/si  -2625.65
    0:10:32   26920.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_28__36_/si  -2610.71
    0:10:32   26920.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_9__25_/si  -2604.55
    0:10:33   26920.8    404.39 6399765.0    5791.6 fifo1/data_mem_reg_7__69_/si  -2601.18
    0:10:33   26921.0    404.39 6399765.0    5791.6 fifo1/data_rd_reg_3_/d     -2600.57
    0:10:33   26921.1    404.39 6399765.0    5791.6 fifo1/data_rd_reg_5_/d     -2599.36
    0:10:33   26921.1    404.39 6399765.0    5791.6 fifo1/data_rd_reg_4_/d     -2598.50
    0:10:33   26921.2    404.39 6399765.0    5791.6 fifo1/data_mem_reg_21__46_/si  -2597.64
    0:10:33   26921.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_0__36_/si  -2596.01
    0:10:34   26921.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_9__4_/si  -2593.51
    0:10:34   26921.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_8__47_/si  -2591.55
    0:10:34   26921.8    404.39 6399765.0    5791.6 fifo1/data_mem_reg_1__68_/si  -2589.41
    0:10:34   26921.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_13__71_/si  -2589.24
    0:10:34   26922.1    404.39 6399765.0    5791.6 fifo1/data_rd_reg_5_/d     -2588.65
    0:10:34   26922.2    404.39 6399765.0    5791.6 fifo1/data_rd_reg_4_/d     -2586.88
    0:10:34   26922.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_20__46_/si  -2585.18
    0:10:34   26922.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_21__25_/si  -2584.89
    0:10:34   26922.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_16__47_/si  -2582.36
    0:10:34   26922.8    404.39 6399765.0    5791.6 fifo1/data_mem_reg_21__52_/si  -2581.01
    0:10:34   26922.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_0__38_/si  -2578.80
    0:10:34   26922.9    404.39 6399765.0    5791.6 fifo1/data_rd_reg_38_/d    -2577.16
    0:10:35   26923.0    404.39 6399765.0    5791.6 fifo1/data_mem_reg_28__5_/si  -2571.00
    0:10:35   26923.2    404.39 6399765.0    5791.6 fifo1/data_mem_reg_13__14_/si  -2570.12
    0:10:35   26923.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_24__50_/si  -2569.41
    0:10:35   26923.5    404.39 6399765.0    5791.6 fifo1/data_mem_reg_11__28_/si  -2565.69
    0:10:35   26923.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_12__24_/si  -2562.95
    0:10:35   26923.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_19__5_/si  -2561.64
    0:10:35   26923.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_11__5_/si  -2558.14
    0:10:35   26924.0    404.39 6399765.0    5791.6 fifo1/data_mem_reg_31__24_/si  -2557.37
    0:10:35   26924.2    404.39 6399765.0    5791.6 fifo1/data_mem_reg_30__7_/si  -2556.35
    0:10:35   26924.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_11__7_/si  -2554.54
    0:10:35   26924.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_18__1_/si  -2554.14
    0:10:36   26924.6    404.39 6399765.0    5791.6 fifo1/data_rd_reg_54_/d    -2550.08
    0:10:36   26924.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_11__29_/si  -2547.60
    0:10:36   26924.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_22__15_/si  -2545.76
    0:10:36   26925.0    404.39 6399765.0    5791.6 fifo1/data_mem_reg_4__49_/si  -2539.66
    0:10:36   26925.1    404.39 6399765.0    5791.6 fifo1/data_mem_reg_7__46_/si  -2539.04
    0:10:36   26925.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_3__4_/si  -2536.70
    0:10:36   26925.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_20__29_/si  -2536.33
    0:10:36   26925.3    404.39 6399765.0    5791.6 fifo1/data_rd_reg_16_/d    -2535.66
    0:10:36   26925.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_31__70_/si  -2534.13
    0:10:36   26925.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_22__6_/si  -2523.78
    0:10:36   26925.7    404.39 6399765.0    5791.6 fifo1/data_mem_reg_14__6_/si  -2523.25
    0:10:36   26925.9    404.39 6399765.0    5791.6 fifo1/data_mem_reg_9__5_/si  -2519.68
    0:10:36   26926.0    404.39 6399765.0    5791.6 fifo1/data_mem_reg_7__49_/si  -2519.56
    0:10:36   26926.1    404.39 6399765.0    5791.6 fifo1/data_mem_reg_0__0_/si  -2519.22
    0:10:36   26926.3    404.39 6399765.0    5791.6 fifo1/data_mem_reg_31__69_/si  -2518.13
    0:10:36   26926.4    404.39 6399765.0    5791.6 fifo1/data_mem_reg_4__5_/si  -2518.09
    0:10:36   26926.6    404.39 6399765.0    5791.6 fifo1/data_mem_reg_17__69_/si  -2517.74
    0:10:37   26926.6    404.39 6399766.0    5791.6 fifo1/data_rd_reg_8_/d     -2515.14
    0:10:37   26926.8    404.39 6399766.0    5791.6 fifo1/data_rd_reg_7_/si    -2501.89
    0:10:37   26926.8    404.39 6399766.0    5791.6 fifo1/data_rd_reg_7_/si    -2501.89
    0:10:37   26927.0    404.39 6399766.0    5791.6 fifo1/data_rd_reg_7_/d     -2500.74
    0:10:37   26927.1    404.39 6399766.0    5791.6 fifo1/data_rd_reg_10_/d    -2499.84
    0:10:37   26927.3    404.39 6399766.0    5791.6 fifo1/data_mem_reg_9__3_/si  -2496.11
    0:10:37   26927.4    404.39 6399766.0    5791.6 fifo1/data_mem_reg_1__46_/si  -2493.25
    0:10:37   26927.5    404.39 6399766.0    5791.6 fifo1/data_mem_reg_4__0_/si  -2491.81
    0:10:38   26927.7    404.39 6399766.0    5791.6 fifo1/data_mem_reg_22__5_/si  -2484.31
    0:10:38   26927.8    404.39 6399766.0    5791.6 fifo1/data_mem_reg_22__3_/si  -2476.99
    0:10:38   26928.0    404.39 6399766.0    5791.6 fifo1/data_rd_reg_7_/d     -2475.60
    0:10:38   26928.0    404.39 6399767.0    5791.6 fifo1/data_rd_reg_9_/d     -2471.72
    0:10:38   26928.0    404.39 6399769.5    5791.6 fifo1/data_rd_reg_2_/d     -2469.58
    0:10:38   26928.2    404.39 6399769.5    5791.6 fifo1/data_mem_reg_9__27_/si  -2465.75
    0:10:38   26928.3    404.39 6399769.5    5791.6 fifo1/data_mem_reg_2__5_/si  -2463.24
    0:10:38   26928.4    404.39 6399769.5    5791.6 fifo1/data_mem_reg_26__5_/si  -2461.81
    0:10:38   26928.6    404.39 6399769.5    5791.6 fifo1/data_mem_reg_29__6_/si  -2459.35
    0:10:38   26928.6    404.39 6399769.5    5791.6 fifo1/data_rd_reg_7_/d     -2457.59
    0:10:38   26928.7    404.39 6399769.5    5791.6 fifo1/data_mem_reg_0__12_/si  -2456.94
    0:10:38   26928.8    404.39 6399769.5    5791.6 fifo1/data_mem_reg_16__27_/si  -2453.32
    0:10:38   26929.0    404.39 6399769.5    5791.6 fifo1/data_mem_reg_10__5_/si  -2447.01
    0:10:38   26929.1    404.39 6399769.5    5791.6 fifo1/data_rd_reg_46_/si   -2440.39
    0:10:38   26929.3    404.39 6399769.5    5791.6 fifo1/data_rd_reg_46_/d    -2439.12
    0:10:38   26929.4    404.39 6399769.5    5791.6 fifo1/data_rd_reg_15_/d    -2437.69
    0:10:39   26929.5    404.39 6399769.5    5791.6 fifo1/data_mem_reg_29__3_/si  -2434.71
    0:10:39   26929.7    404.39 6399769.5    5791.6 fifo1/data_mem_reg_27__1_/si  -2431.76
    0:10:39   26929.8    404.39 6399769.5    5791.6 fifo1/data_mem_reg_8__28_/si  -2428.44
    0:10:39   26930.0    404.39 6399769.5    5791.6 fifo1/data_mem_reg_3__5_/si  -2416.91
    0:10:39   26930.1    404.39 6399769.5    5791.6 fifo1/data_mem_reg_10__1_/si  -2414.52
    0:10:39   26930.2    404.39 6399769.5    5791.6 fifo1/data_rd_reg_46_/d    -2414.44
    0:10:40   26930.4    404.39 6399769.5    5791.6 fifo1/data_rd_reg_39_/d    -2414.02
    0:10:40   26930.5    404.39 6399769.5    5791.6 fifo1/data_mem_reg_1__11_/si  -2407.90
    0:10:40   26930.7    404.39 6399769.5    5791.6 fifo1/data_mem_reg_2__13_/si  -2406.55
    0:10:40   26930.8    404.39 6399769.5    5791.6 fifo1/data_mem_reg_14__2_/si  -2404.15
    0:10:40   26930.9    404.39 6399769.5    5791.6 fifo1/data_mem_reg_7__26_/si  -2399.09
    0:10:40   26931.1    404.39 6399769.5    5791.6 fifo1/data_rd_reg_46_/d    -2398.92
    0:10:40   26931.2    404.39 6399769.5    5791.6 fifo1/data_rd_reg_39_/d    -2398.68
    0:10:40   26931.4    404.39 6399769.5    5791.6 fifo1/data_mem_reg_0__14_/si  -2396.82
    0:10:40   26931.5    404.39 6399769.5    5791.6 fifo1/data_mem_reg_11__13_/si  -2394.16
    0:10:40   26931.6    404.39 6399769.5    5791.6 fifo1/data_mem_reg_6__13_/si  -2388.74
    0:10:40   26931.8    404.39 6399769.5    5791.6 fifo1/data_mem_reg_0__68_/si  -2387.28
    0:10:40   26931.9    404.39 6399769.5    5791.6 fifo1/data_rd_reg_24_/si   -2378.74
    0:10:40   26931.9    404.39 6399769.5    5791.6 fifo1/data_rd_reg_24_/si   -2378.74
    0:10:40   26932.2    404.39 6399769.5    5791.6 fifo1/data_mem_reg_15__1_/si  -2354.76
    0:10:40   26932.3    404.39 6399769.5    5791.6 fifo1/data_mem_reg_7__1_/si  -2353.62
    0:10:40   26932.5    404.39 6399769.5    5791.6 fifo1/data_rd_reg_46_/d    -2352.87
    0:10:40   26932.6    404.39 6399769.5    5791.6 fifo1/data_rd_reg_15_/d    -2352.11
    0:10:40   26932.9    404.39 6399769.5    5791.6 fifo1/data_mem_reg_0__11_/si  -2322.64
    0:10:40   26933.0    404.39 6399769.5    5791.6 fifo1/data_rd_reg_70_/d    -2322.21
    0:10:40   26933.2    404.39 6399765.5    5791.6 fifo1/data_mem_reg_23__6_/si  -2319.76
    0:10:40   26933.1    404.39 6399772.5    5791.6 fifo1/data_rd_reg_53_/d    -2317.25
    0:10:40   26933.3    404.39 6399772.5    5791.6 fifo1/data_mem_reg_7__5_/si  -2304.42
    0:10:40   26933.4    404.39 6399772.5    5791.6 fifo1/data_rd_reg_46_/d    -2303.14
    0:10:40   26933.5    404.39 6399772.5    5791.6 fifo1/data_rd_reg_15_/d    -2302.15
    0:10:40   26933.7    404.39 6399772.5    5791.6 fifo1/data_mem_reg_25__13_/si  -2293.98
    0:10:41   26933.8    404.39 6399772.5    5791.6 fifo1/data_rd_reg_24_/d    -2291.79
    0:10:41   26933.9    404.39 6399772.5    5791.6 fifo1/data_rd_reg_70_/d    -2290.32
    0:10:41   26934.0    404.39 6399772.5    5791.6 fifo1/cnt_data_reg_2_/d    -2290.12
    0:10:41   26934.2    404.39 6399772.5    5791.6 fifo1/data_mem_reg_25__71_/si  -2287.74
    0:10:41   26934.3    404.39 6399772.5    5791.6 fifo1/data_mem_reg_20__18_/si  -2285.22
    0:10:41   26934.5    404.39 6399772.5    5791.6 fifo1/data_mem_reg_15__16_/si  -2284.78
    0:10:41   26934.6    404.39 6399772.5    5791.6 fifo1/data_rd_reg_46_/d    -2282.96
    0:10:41   26934.7    404.39 6399772.5    5791.6 fifo1/data_rd_reg_15_/d    -2281.98
    0:10:41   26934.9    404.39 6399772.5    5791.6 fifo1/data_mem_reg_29__14_/si  -2281.38
    0:10:41   26935.0    404.39 6399772.5    5791.6 fifo1/data_rd_reg_24_/d    -2280.26
    0:10:41   26935.2    404.39 6399772.5    5791.6 fifo1/data_rd_reg_70_/d    -2279.97
    0:10:41   26935.3    404.39 6399772.5    5791.6 fifo1/data_rd_reg_51_/d    -2279.85
    0:10:41   26935.4    404.39 6399772.5    5791.6 fifo1/data_rd_reg_49_/d    -2277.50
    0:10:41   26935.6    404.39 6399772.5    5791.6 fifo0/data_mem_reg_25__21_/si  -2276.65
    0:10:41   26935.7    404.39 6399772.5    5791.6 fifo0/data_rd_reg_64_/d    -2275.91
    0:10:41   26936.0    404.39 6399772.5    5791.6 fifo0/addr_rd_reg_3_/d     -2275.77
    0:10:41   26936.1    404.39 6399772.5    5791.6 fifo1/data_rd_reg_46_/d    -2275.51
    0:10:41   26936.3    404.39 6399772.5    5791.6 fifo1/data_mem_reg_31__26_/si  -2268.33
    0:10:41   26936.4    404.39 6399772.5    5791.6 fifo1/data_mem_reg_12__15_/si  -2264.64
    0:10:41   26936.5    404.39 6399772.5    5791.6 fifo1/data_rd_reg_49_/d    -2263.75
    0:10:41   26936.7    404.39 6399772.5    5791.6 fifo0/data_rd_reg_64_/d    -2263.68
    0:10:41   26936.8    404.39 6399772.5    5791.6 fifo0/addr_rd_reg_3_/si    -2261.73
    0:10:41   26936.9    404.39 6399772.5    5791.6 fifo0/data_rd_reg_51_/d    -2261.32
    0:10:42   26937.1    404.39 6399772.5    5791.6 fifo0/data_rd_reg_50_/d    -2260.76
    0:10:42   26937.2    404.39 6399772.5    5791.6 fifo0/data_mem_reg_16__48_/si  -2258.69
    0:10:42   26937.4    404.39 6399772.5    5791.6 fifo0/data_rd_reg_11_/si   -2256.69
    0:10:42   26937.5    404.39 6399772.5    5791.6 fifo1/data_rd_reg_46_/d    -2256.64
    0:10:42   26937.6    404.39 6399772.5    5791.6 fifo1/data_mem_reg_8__18_/si  -2252.75
    0:10:42   26937.9    404.39 6399772.5    5791.6 fifo0/data_rd_reg_64_/d    -2252.69
    0:10:42   26938.2    404.39 6399772.5    5791.6 fifo0/data_rd_reg_50_/d    -2232.38
    0:10:42   26938.3    404.39 6399772.5    5791.6 fifo0/data_mem_reg_22__50_/si  -2232.24
    0:10:42   26938.5    404.39 6399772.5    5791.6 fifo0/data_rd_reg_57_/d    -2230.33
    0:10:42   26938.6    404.39 6399772.5    5791.6 fifo0/data_mem_reg_31__12_/si  -2218.27
    0:10:42   26938.8    404.39 6399772.5    5791.6 fifo0/data_rd_reg_69_/d    -2218.23
    0:10:43   26938.9    404.39 6399772.5    5791.6 fifo1/data_rd_reg_46_/d    -2217.66
    0:10:43   26939.0    404.39 6399772.5    5791.6 fifo0/data_rd_reg_64_/d    -2217.37
    0:10:43   26939.2    404.39 6399772.5    5791.6 fifo0/data_rd_reg_50_/d    -2215.51
    0:10:43   26939.3    404.39 6399772.5    5791.6 fifo0/data_rd_reg_57_/d    -2214.53
    0:10:43   26939.5    404.39 6399772.5    5791.6 fifo0/data_rd_reg_67_/d    -2213.77
    0:10:43   26939.4    404.39 6399772.5    5791.6 fifo0/data_rd_reg_66_/d    -2213.22
    0:10:43   26939.7    404.39 6399772.5    5791.6 fifo0/data_rd_reg_45_/d    -2185.59
    0:10:43   26939.9    404.39 6399772.5    5791.6 fifo0/data_rd_reg_64_/d    -2185.55
    0:10:44   26940.0    404.39 6399772.5    5791.6 fifo0/data_mem_reg_8__5_/si  -2184.02
    0:10:44   26940.1    404.39 6399773.0    5791.6 fifo0/data_rd_reg_50_/d    -2183.42
    0:10:44   26940.3    404.39 6399773.0    5791.6 fifo0/data_rd_reg_67_/d    -2182.17
    0:10:44   26940.4    404.39 6399773.0    5791.6 fifo0/data_rd_reg_65_/d    -2181.12
    0:10:44   26940.6    404.39 6399773.0    5791.6 fifo0/data_rd_reg_45_/d    -2180.56
    0:10:44   26940.5    404.39 6399773.0    5791.6 fifo0/data_rd_reg_54_/d    -2175.88
    0:10:44   26940.6    404.39 6399773.0    5791.6 fifo0/data_rd_reg_13_/d    -2175.20
    0:10:45   26940.7    404.39 6399773.0    5791.6 fifo0/data_rd_reg_64_/d    -2174.40
    0:10:45   26940.8    404.39 6399773.0    5791.6 fifo0/data_rd_reg_50_/d    -2174.25
    0:10:46   26940.7    404.39 6399773.0    5791.6 fifo0/data_rd_reg_67_/d    -2171.27
    0:10:46   26940.9    404.39 6399773.0    5791.6 fifo0/data_rd_reg_70_/d    -2170.15
    0:10:46   26941.0    404.39 6399773.0    5791.6 fifo0/data_rd_reg_45_/d    -2169.12
    0:10:46   26941.2    404.39 6399773.0    5791.6 fifo0/data_rd_reg_13_/si   -2168.49
    0:10:46   26941.2    404.39 6399773.0    5791.6 fifo0/data_rd_reg_13_/d    -2168.37
    0:10:47   26941.2    404.39 6399772.0    5791.6 fifo0/data_rd_reg_12_/d    -2166.86
    0:10:47   26941.3    404.39 6399771.5    5791.6 fifo0/data_rd_reg_40_/d    -2166.43
    0:10:47   26941.4    404.39 6399771.5    5791.6 fifo0/data_rd_reg_48_/d    -2165.01
    0:10:48   26941.6    404.39 6399771.5    5791.6 fifo0/data_rd_reg_64_/d    -2164.12
    0:10:48   26941.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_70_/d    -2162.18
    0:10:48   26941.6    404.39 6399771.5    5791.6 fifo0/data_rd_reg_69_/d    -2161.92
    0:10:48   26941.8    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2160.99
    0:10:48   26941.9    404.39 6399771.5    5791.6 fifo0/data_rd_reg_9_/d     -2158.61
    0:10:48   26942.1    404.39 6399771.5    5791.6 fifo0/data_rd_reg_40_/d    -2157.91
    0:10:48   26942.2    404.39 6399771.5    5791.6 fifo0/data_rd_reg_48_/d    -2155.79
    0:10:48   26942.3    404.39 6399771.5    5791.6 fifo0/data_rd_reg_44_/d    -2155.76
    0:10:48   26942.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_1_/si    -2152.50
    0:10:48   26942.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_1_/si    -2152.50
    0:10:48   26942.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_5_/d     -2151.40
    0:10:49   26942.6    404.39 6399771.5    5791.6 fifo0/data_rd_reg_64_/d    -2150.36
    0:10:49   26942.8    404.39 6399771.5    5791.6 fifo0/data_rd_reg_69_/d    -2147.21
    0:10:49   26942.9    404.39 6399771.5    5791.6 fifo0/data_rd_reg_66_/d    -2146.81
    0:10:49   26943.0    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2146.31
    0:10:49   26943.2    404.39 6399771.5    5791.6 fifo0/data_rd_reg_44_/d    -2143.19
    0:10:49   26943.3    404.39 6399771.5    5791.6 fifo0/data_rd_reg_63_/d    -2141.62
    0:10:49   26943.5    404.39 6399771.5    5791.6 fifo0/data_mem_reg_18__25_/si  -2134.69
    0:10:49   26943.6    404.39 6399771.5    5791.6 fifo0/data_mem_reg_25__25_/si  -2124.49
    0:10:49   26943.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_24__54_/si  -2123.55
    0:10:49   26943.9    404.39 6399771.5    5791.6 fifo0/data_mem_reg_0__54_/si  -2123.53
    0:10:50   26944.0    404.39 6399771.5    5791.6 fifo0/data_rd_reg_64_/d    -2123.21
    0:10:50   26944.2    404.39 6399771.5    5791.6 fifo0/data_rd_reg_66_/d    -2122.50
    0:10:50   26944.3    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2122.22
    0:10:50   26944.4    404.39 6399771.5    5791.6 fifo0/data_rd_reg_63_/d    -2117.04
    0:10:50   26944.6    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__21_/si  -2116.85
    0:10:50   26944.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_6__56_/si  -2116.26
    0:10:50   26944.9    404.39 6399771.5    5791.6 fifo0/data_mem_reg_14__54_/si  -2115.58
    0:10:51   26945.0    404.39 6399771.5    5791.6 fifo0/data_mem_reg_16__57_/si  -2112.76
    0:10:51   26945.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_10__32_/si  -2111.27
    0:10:51   26945.3    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2110.52
    0:10:51   26945.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_2__54_/si  -2110.08
    0:10:52   26945.6    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__67_/si  -2110.06
    0:10:52   26945.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_27__35_/si  -2105.28
    0:10:52   26945.8    404.39 6399771.5    5791.6 fifo0/data_mem_reg_29__41_/si  -2104.59
    0:10:52   26946.0    404.39 6399771.5    5791.6 fifo0/data_mem_reg_17__32_/si  -2100.59
    0:10:53   26946.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_26__63_/si  -2100.48
    0:10:53   26946.2    404.39 6399771.5    5791.6 fifo0/data_mem_reg_6__17_/si  -2090.18
    0:10:53   26946.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__17_/si  -2089.29
    0:10:54   26946.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2088.98
    0:10:54   26946.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_44_/d    -2088.96
    0:10:54   26946.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_27__26_/si  -2087.84
    0:10:55   26946.8    404.39 6399771.5    5791.6 fifo0/data_mem_reg_23__60_/si  -2085.60
    0:10:55   26946.9    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__32_/si  -2082.35
    0:10:55   26947.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_29__30_/si  -2081.71
    0:10:55   26946.9    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__71_/d  -2081.40
    0:10:55   26947.0    404.39 6399771.5    5791.6 fifo0/data_mem_reg_13__71_/si  -2080.21
    0:10:56   26947.2    404.39 6399771.5    5791.6 fifo0/data_mem_reg_11__63_/si  -2078.94
    0:10:56   26947.5    404.39 6399771.5    5791.6 fifo0/data_mem_reg_6__48_/si  -2051.68
    0:10:56   26947.6    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2050.70
    0:10:56   26947.6    404.39 6399771.5    5791.6 fifo0/data_rd_reg_44_/d    -2047.50
    0:10:56   26947.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_29__56_/si  -2046.45
    0:10:57   26947.8    404.39 6399771.5    5791.6 fifo0/data_mem_reg_5__46_/si  -2045.05
    0:10:57   26948.0    404.39 6399771.5    5791.6 fifo0/data_mem_reg_15__17_/si  -2043.53
    0:10:57   26948.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_25__59_/si  -2041.28
    0:10:57   26948.3    404.39 6399771.5    5791.6 fifo0/data_mem_reg_20__50_/si  -2037.89
    0:10:57   26948.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_19__70_/si  -2035.12
    0:10:58   26948.5    404.39 6399771.5    5791.6 fifo0/data_mem_reg_7__63_/si  -2031.47
    0:10:58   26948.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_29__63_/si  -2029.67
    0:10:59   26948.8    404.39 6399771.5    5791.6 fifo0/data_rd_reg_45_/d    -2028.47
    0:10:59   26949.0    404.39 6399771.5    5791.6 fifo0/data_rd_reg_44_/d    -2027.48
    0:10:59   26949.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_22__45_/si  -2023.46
    0:10:59   26949.2    404.39 6399771.5    5791.6 fifo0/data_mem_reg_14__62_/si  -2022.24
    0:10:59   26949.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_11__67_/si  -2018.97
    0:10:59   26949.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_6_/d     -2016.91
    0:11:00   26949.7    404.39 6399771.5    5791.6 fifo0/data_mem_reg_17__30_/si  -2014.84
    0:11:00   26949.8    404.39 6399771.5    5791.6 fifo0/data_mem_reg_16__70_/si  -2014.29
    0:11:00   26949.9    404.39 6399771.5    5791.6 fifo0/data_mem_reg_3__35_/si  -2011.45
    0:11:00   26950.1    404.39 6399771.5    5791.6 fifo0/data_mem_reg_13__37_/si  -2011.22
    0:11:00   26950.2    404.39 6399771.5    5791.6 fifo0/data_mem_reg_15__63_/si  -2009.36
    0:11:00   26950.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_15__62_/si  -2008.85
    0:11:00   26950.5    404.39 6399771.5    5791.6 fifo0/data_rd_reg_6_/d     -2008.69
    0:11:01   26950.6    404.39 6399771.5    5791.6 fifo0/data_mem_reg_23__36_/si  -2006.44
    0:11:01   26950.8    404.39 6399771.5    5791.6 fifo0/data_mem_reg_17__36_/si  -2003.92
    0:11:01   26950.9    404.39 6399771.5    5791.6 fifo0/data_rd_reg_61_/si   -2000.33
    0:11:01   26950.9    404.39 6399771.5    5791.6 fifo0/data_rd_reg_61_/d    -1998.96
    0:11:01   26951.0    404.39 6399771.5    5791.6 fifo0/data_mem_reg_27__45_/si  -1996.33
    0:11:01   26951.2    404.39 6399771.5    5791.6 fifo0/data_mem_reg_11__61_/si  -1995.14
    0:11:02   26951.3    404.39 6399771.5    5791.6 fifo0/data_mem_reg_16__59_/si  -1991.28
    0:11:02   26951.4    404.39 6399771.5    5791.6 fifo0/data_mem_reg_30__59_/si  -1990.41
    0:11:02   26951.4    404.39 6399774.0    5791.6 fifo0/data_rd_reg_61_/d    -1988.28
    0:11:02   26951.6    404.39 6399774.0    5791.6 fifo0/data_mem_reg_18__44_/si  -1987.34
    0:11:02   26951.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_18__45_/si  -1981.49
    0:11:02   26951.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_17__63_/si  -1981.02
    0:11:02   26952.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_2__58_/si  -1980.41
    0:11:02   26952.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__67_/si  -1978.74
    0:11:02   26952.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_15__70_/si  -1976.88
    0:11:02   26952.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_14__71_/si  -1975.85
    0:11:02   26952.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__30_/si  -1975.06
    0:11:03   26952.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_17__59_/si  -1972.52
    0:11:03   26952.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_29__70_/si  -1970.89
    0:11:03   26953.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_10__51_/si  -1969.00
    0:11:03   26953.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__50_/si  -1968.33
    0:11:03   26953.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__50_/si  -1967.93
    0:11:03   26953.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__60_/si  -1967.15
    0:11:03   26953.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_5__71_/si  -1966.33
    0:11:03   26953.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__43_/si  -1965.03
    0:11:04   26953.8    404.39 6399774.5    5791.6 fifo0/data_rd_reg_43_/d    -1963.34
    0:11:04   26954.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_20__40_/si  -1962.55
    0:11:04   26954.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_8__71_/si  -1962.23
    0:11:04   26954.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_9__50_/si  -1961.47
    0:11:04   26954.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__66_/si  -1960.61
    0:11:04   26954.5    404.39 6399774.5    5791.6 fifo0/data_rd_reg_43_/d    -1960.04
    0:11:04   26954.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_27__40_/si  -1954.62
    0:11:04   26954.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_23__42_/si  -1952.17
    0:11:04   26954.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__39_/si  -1939.90
    0:11:04   26955.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_13__8_/si  -1939.02
    0:11:05   26955.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_25__8_/si  -1935.81
    0:11:05   26955.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_27__58_/si  -1935.36
    0:11:05   26955.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__66_/si  -1932.35
    0:11:05   26955.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_23__38_/si  -1930.85
    0:11:05   26955.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_25__39_/si  -1927.09
    0:11:05   26955.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__63_/si  -1926.76
    0:11:05   26956.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_13__60_/si  -1925.42
    0:11:05   26956.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_30__49_/si  -1924.12
    0:11:05   26956.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__15_/si  -1916.63
    0:11:05   26956.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__15_/si  -1916.63
    0:11:05   26956.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__26_/si  -1913.05
    0:11:05   26956.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_14__29_/si  -1912.38
    0:11:06   26956.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__23_/si  -1910.45
    0:11:06   26956.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__8_/si  -1909.15
    0:11:06   26957.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_3__63_/si  -1899.98
    0:11:06   26957.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__60_/si  -1899.19
    0:11:06   26957.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_29__46_/si  -1899.10
    0:11:06   26957.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_23__27_/si  -1898.73
    0:11:06   26957.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_20__27_/si  -1889.74
    0:11:06   26957.7    404.39 6399774.5    5791.6 fifo0/data_rd_reg_58_/d    -1886.56
    0:11:06   26957.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_13__65_/si  -1883.56
    0:11:06   26958.0    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1882.97
    0:11:06   26958.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__26_/si  -1881.01
    0:11:06   26958.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_29__62_/si  -1880.00
    0:11:06   26958.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__69_/si  -1880.00
    0:11:06   26958.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_17__60_/si  -1878.11
    0:11:06   26958.7    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1877.49
    0:11:07   26958.8    404.39 6399774.5    5791.6 fifo0/data_rd_reg_49_/si   -1875.85
    0:11:07   26958.8    404.39 6399774.5    5791.6 fifo0/data_rd_reg_49_/d    -1875.75
    0:11:07   26959.0    404.39 6399774.5    5791.6 fifo0/data_rd_reg_68_/d    -1875.00
    0:11:07   26959.1    404.39 6399774.5    5791.6 fifo0/data_rd_reg_60_/d    -1874.29
    0:11:07   26959.3    404.39 6399774.5    5791.6 fifo0/data_rd_reg_8_/d     -1873.14
    0:11:07   26959.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__69_/d  -1869.57
    0:11:07   26959.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__69_/d  -1869.57
    0:11:07   26959.5    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1869.31
    0:11:07   26959.7    404.39 6399774.5    5791.6 fifo0/data_rd_reg_49_/d    -1867.27
    0:11:08   26959.6    404.39 6399774.5    5791.6 fifo0/data_rd_reg_68_/d    -1863.04
    0:11:08   26959.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__17_/si  -1862.89
    0:11:08   26959.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_23__18_/si  -1862.50
    0:11:08   26960.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_25__15_/si  -1861.94
    0:11:08   26960.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_4__23_/si  -1858.60
    0:11:08   26960.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__28_/si  -1854.08
    0:11:08   26961.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_19__65_/d  -1804.98
    0:11:08   26961.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_19__65_/d  -1804.98
    0:11:08   26961.6    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1804.93
    0:11:09   26961.5    404.39 6399774.5    5791.6 fifo0/data_rd_reg_49_/d    -1802.55
    0:11:09   26961.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_3__48_/si  -1778.57
    0:11:09   26961.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__53_/si  -1777.34
    0:11:09   26962.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_16__40_/si  -1772.94
    0:11:09   26962.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_15__49_/si  -1770.14
    0:11:09   26962.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__50_/si  -1768.95
    0:11:09   26962.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_5__31_/si  -1762.55
    0:11:09   26962.6    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1761.75
    0:11:09   26962.8    404.39 6399774.5    5791.6 fifo0/data_rd_reg_60_/d    -1761.29
    0:11:09   26962.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_14__31_/si  -1760.46
    0:11:09   26963.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__51_/si  -1756.67
    0:11:09   26963.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_5__1_/si  -1755.30
    0:11:09   26963.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_28__69_/d  -1747.83
    0:11:09   26963.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_28__69_/d  -1747.83
    0:11:09   26963.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_8__20_/si  -1745.69
    0:11:09   26963.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_25__51_/si  -1744.60
    0:11:09   26963.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_0__67_/si  -1743.51
    0:11:09   26964.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__65_/si  -1743.20
    0:11:10   26964.1    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1742.95
    0:11:10   26964.3    404.39 6399774.5    5791.6 fifo0/data_rd_reg_60_/d    -1742.00
    0:11:10   26964.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__31_/si  -1739.62
    0:11:10   26964.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_8__15_/si  -1738.28
    0:11:10   26964.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_2__51_/si  -1736.62
    0:11:10   26964.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_2__69_/si  -1735.56
    0:11:10   26965.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_3__32_/si  -1731.52
    0:11:10   26965.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_16__32_/si  -1709.32
    0:11:10   26965.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__34_/si  -1708.43
    0:11:10   26965.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_16__51_/si  -1705.96
    0:11:10   26965.7    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1705.94
    0:11:11   26965.8    404.39 6399774.5    5791.6 fifo0/data_rd_reg_60_/d    -1705.18
    0:11:11   26965.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__32_/si  -1703.79
    0:11:11   26966.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_2__25_/si  -1685.03
    0:11:11   26966.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_3__34_/si  -1682.99
    0:11:11   26966.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__51_/si  -1680.04
    0:11:11   26966.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_15__13_/si  -1678.78
    0:11:11   26966.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__11_/si  -1677.26
    0:11:11   26966.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_10__60_/si  -1675.02
    0:11:11   26967.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_17__68_/si  -1674.82
    0:11:12   26967.2    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1674.13
    0:11:12   26967.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__30_/si  -1672.27
    0:11:12   26967.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_13__20_/si  -1672.11
    0:11:12   26967.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_3__30_/si  -1669.00
    0:11:12   26967.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__34_/si  -1664.40
    0:11:12   26967.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__9_/si  -1664.38
    0:11:12   26968.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__13_/si  -1663.48
    0:11:12   26968.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1656.31
    0:11:12   26968.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1656.31
    0:11:13   26968.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_8__38_/si  -1654.67
    0:11:13   26968.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__4_/si  -1647.32
    0:11:13   26968.6    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1647.32
    0:11:14   26968.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__32_/si  -1644.68
    0:11:14   26968.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_7__11_/si  -1643.21
    0:11:14   26969.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1641.53
    0:11:14   26969.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1641.53
    0:11:15   26969.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__16_/si  -1640.90
    0:11:15   26969.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_22__25_/si  -1638.33
    0:11:15   26969.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_5__16_/si  -1636.23
    0:11:15   26969.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__16_/si  -1634.76
    0:11:15   26969.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__46_/si  -1632.84
    0:11:16   26969.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__60_/si  -1631.89
    0:11:17   26970.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1631.66
    0:11:17   26970.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__64_/d  -1631.66
    0:11:17   26970.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_19__16_/si  -1631.58
    0:11:18   26970.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_0__25_/si  -1623.37
    0:11:18   26970.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_15__25_/si  -1618.34
    0:11:19   26970.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_30__0_/si  -1614.75
    0:11:19   26970.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_10__58_/si  -1613.50
    0:11:19   26970.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__70_/si  -1611.27
    0:11:20   26971.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__18_/si  -1609.97
    0:11:20   26971.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__15_/si  -1607.44
    0:11:20   26971.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__15_/si  -1607.44
    0:11:22   26971.3    404.39 6399774.5    5791.6 fifo0/data_rd_reg_47_/d    -1607.06
    0:11:22   26971.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_16__19_/si  -1588.85
    0:11:22   26971.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_30__48_/si  -1588.21
    0:11:23   26971.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_27__0_/si  -1586.13
    0:11:23   26972.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_1__2_/si  -1558.25
    0:11:23   26972.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__62_/si  -1556.97
    0:11:23   26972.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_20__65_/si  -1556.89
    0:11:24   26972.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_9__64_/si  -1552.65
    0:11:24   26972.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__41_/si  -1551.48
    0:11:24   26972.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_25__36_/si  -1547.81
    0:11:25   26972.9    404.39 6399774.5    5791.6 fifo0/data_mem_reg_24__25_/si  -1542.88
    0:11:25   26973.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_19__15_/si  -1541.11
    0:11:25   26973.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_5__11_/si  -1539.59
    0:11:25   26973.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__11_/si  -1539.48
    0:11:26   26973.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_23__43_/si  -1536.77
    0:11:26   26973.6    404.39 6399774.5    5791.6 fifo0/data_mem_reg_20__43_/si  -1535.56
    0:11:26   26973.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__36_/si  -1534.14
    0:11:26   26973.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_28__66_/si  -1533.03
    0:11:26   26974.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__25_/si  -1530.69
    0:11:26   26974.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_26__29_/si  -1526.67
    0:11:27   26974.3    404.39 6399774.5    5791.6 fifo0/data_mem_reg_21__20_/si  -1522.30
    0:11:27   26974.4    404.39 6399774.5    5791.6 fifo0/data_mem_reg_6__43_/si  -1519.61
    0:11:27   26974.5    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__36_/si  -1518.51
    0:11:27   26974.7    404.39 6399774.5    5791.6 fifo0/data_mem_reg_10__22_/si  -1514.71
    0:11:28   26974.8    404.39 6399774.5    5791.6 fifo0/data_mem_reg_12__59_/si  -1513.48
    0:11:28   26975.0    404.39 6399774.5    5791.6 fifo0/data_mem_reg_17__12_/si  -1511.99
    0:11:28   26975.1    404.39 6399774.5    5791.6 fifo0/data_mem_reg_2__12_/si  -1511.88
    0:11:28   26975.2    404.39 6399774.5    5791.6 fifo0/data_mem_reg_11__9_/si  -1510.17
    0:11:29   26975.2    404.39 6399777.5    5791.6 fifo0/data_rd_reg_71_/d    -1508.45
    0:11:29   26975.3    404.39 6399777.5    5791.6 fifo0/addr_wr_reg_0_/d     -1506.37
    0:11:29   26975.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__36_/si  -1501.71
    0:11:29   26975.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__16_/si  -1501.16
    0:11:29   26975.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_12__23_/si  -1496.61
    0:11:29   26975.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_9__12_/si  -1492.26
    0:11:30   26976.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__68_/si  -1489.99
    0:11:30   26976.2    404.39 6399777.5    5791.6 fifo0/addr_wr_reg_4_/d     -1488.77
    0:11:30   26976.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_31__4_/si  -1479.17
    0:11:30   26976.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_31__29_/si  -1479.17
    0:11:30   26976.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__24_/si  -1478.29
    0:11:30   26976.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_24__10_/si  -1472.16
    0:11:31   26976.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__24_/si  -1465.97
    0:11:31   26977.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__23_/si  -1463.42
    0:11:31   26977.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__24_/si  -1461.80
    0:11:31   26977.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__55_/si  -1455.86
    0:11:31   26977.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_0__34_/si  -1455.23
    0:11:31   26977.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__57_/si  -1454.13
    0:11:32   26977.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_6__66_/si  -1453.64
    0:11:32   26977.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_15__66_/si  -1452.15
    0:11:32   26978.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_16__23_/si  -1451.65
    0:11:32   26978.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__56_/si  -1450.16
    0:11:32   26978.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__64_/si  -1449.86
    0:11:32   26978.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_8__61_/si  -1449.07
    0:11:32   26978.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__6_/si  -1447.90
    0:11:32   26978.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__45_/si  -1447.37
    0:11:32   26978.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__29_/si  -1444.42
    0:11:32   26979.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_27__8_/si  -1444.34
    0:11:32   26979.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__53_/si  -1444.01
    0:11:32   26979.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_3__53_/si  -1443.50
    0:11:32   26979.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_1__57_/si  -1427.56
    0:11:32   26979.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__28_/si  -1426.14
    0:11:32   26979.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__12_/si  -1423.92
    0:11:32   26979.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__46_/si  -1420.97
    0:11:32   26979.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__61_/si  -1420.92
    0:11:32   26980.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_3__51_/si  -1418.94
    0:11:32   26980.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__44_/si  -1418.11
    0:11:32   26980.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_16__67_/si  -1416.85
    0:11:32   26980.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_14__64_/si  -1416.66
    0:11:32   26980.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_28__65_/si  -1414.35
    0:11:32   26980.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_14__57_/si  -1413.95
    0:11:32   26980.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_4__18_/si  -1409.26
    0:11:32   26981.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_27__59_/si  -1407.10
    0:11:32   26981.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__37_/si  -1404.63
    0:11:32   26981.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__34_/si  -1401.80
    0:11:32   26981.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__34_/si  -1399.79
    0:11:32   26981.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_16__66_/si  -1396.29
    0:11:32   26981.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__66_/si  -1393.01
    0:11:32   26981.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_29__42_/si  -1392.78
    0:11:32   26982.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__15_/si  -1389.89
    0:11:33   26982.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__37_/si  -1387.86
    0:11:33   26982.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__66_/si  -1387.06
    0:11:33   26982.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_9__69_/si  -1384.38
    0:11:33   26982.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_6__42_/si  -1384.22
    0:11:33   26982.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__11_/si  -1381.76
    0:11:33   26982.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_22__61_/si  -1379.89
    0:11:33   26982.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_5__27_/si  -1378.33
    0:11:33   26983.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_21__27_/si  -1377.58
    0:11:33   26983.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__64_/si  -1377.53
    0:11:33   26983.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__59_/si  -1377.42
    0:11:33   26983.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__68_/si  -1375.99
    0:11:33   26983.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__35_/si  -1374.94
    0:11:33   26983.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_28__58_/si  -1374.86
    0:11:33   26983.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__61_/si  -1373.20
    0:11:33   26984.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__67_/si  -1372.93
    0:11:33   26984.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__50_/si  -1372.62
    0:11:33   26984.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__41_/si  -1367.36
    0:11:33   26984.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__42_/si  -1349.83
    0:11:33   26984.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__38_/si  -1349.14
    0:11:33   26984.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__69_/si  -1346.36
    0:11:33   26984.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_12__42_/si  -1341.85
    0:11:33   26985.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_6__59_/si  -1340.47
    0:11:33   26985.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__66_/si  -1339.02
    0:11:33   26985.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_3__69_/si  -1337.53
    0:11:34   26985.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_9__15_/si  -1336.99
    0:11:34   26985.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_4__15_/si  -1334.73
    0:11:34   26985.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_1__28_/si  -1331.94
    0:11:34   26985.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__29_/si  -1331.89
    0:11:34   26986.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__23_/si  -1327.98
    0:11:35   26986.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_7__68_/si  -1326.81
    0:11:35   26986.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_22__66_/si  -1324.87
    0:11:35   26986.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__26_/si  -1323.99
    0:11:35   26986.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__29_/si  -1322.47
    0:11:35   26986.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__27_/si  -1319.07
    0:11:36   26986.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_28__64_/si  -1318.29
    0:11:36   26987.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__49_/si  -1318.01
    0:11:36   26987.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__47_/si  -1315.92
    0:11:36   26987.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_0__31_/si  -1298.57
    0:11:37   26987.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_7__71_/si  -1297.92
    0:11:37   26987.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_27__38_/si  -1296.35
    0:11:37   26987.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__10_/si  -1293.12
    0:11:37   26987.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_3__29_/si  -1288.96
    0:11:37   26987.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__18_/si  -1286.95
    0:11:37   26988.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__33_/si  -1285.70
    0:11:37   26988.2    404.39 6399777.5    5791.6 fifo0/data_rd_reg_55_/d    -1283.11
    0:11:38   26988.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__15_/si  -1282.95
    0:11:38   26988.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_6__15_/si  -1280.69
    0:11:38   26988.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__16_/si  -1277.78
    0:11:38   26988.8    404.39 6399777.5    5791.6 fifo0/data_rd_reg_55_/d    -1276.97
    0:11:38   26988.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_22__21_/si  -1274.89
    0:11:39   26989.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__25_/si  -1273.03
    0:11:39   26989.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__19_/si  -1270.22
    0:11:39   26989.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_5__12_/si  -1257.97
    0:11:39   26989.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_24__6_/si  -1253.66
    0:11:39   26989.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__12_/si  -1246.86
    0:11:39   26989.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_7__9_/si  -1245.38
    0:11:39   26989.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__4_/si  -1242.27
    0:11:39   26990.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_24__7_/si  -1235.85
    0:11:40   26990.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__21_/si  -1234.46
    0:11:40   26990.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_28__19_/si  -1224.47
    0:11:40   26990.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__19_/si  -1218.09
    0:11:40   26990.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_19__10_/si  -1215.43
    0:11:40   26990.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_8__12_/si  -1215.02
    0:11:40   26990.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_13__10_/si  -1199.35
    0:11:40   26991.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__7_/si  -1198.82
    0:11:41   26991.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_12__2_/si  -1177.40
    0:11:41   26991.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_25__31_/si  -1175.90
    0:11:42   26991.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_28__21_/si  -1173.66
    0:11:42   26991.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_6__10_/si  -1171.02
    0:11:42   26991.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_18__5_/si  -1165.72
    0:11:42   26992.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_14__13_/si  -1141.48
    0:11:42   26992.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_7__2_/si  -1133.75
    0:11:42   26992.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__7_/si  -1127.86
    0:11:42   26992.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_27__44_/si  -1125.11
    0:11:42   26992.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__31_/si  -1123.07
    0:11:42   26992.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_7__38_/si  -1118.74
    0:11:42   26992.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_16__9_/si  -1115.85
    0:11:43   26993.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__7_/si  -1112.26
    0:11:43   26993.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_8__8_/si  -1111.52
    0:11:43   26993.4    404.39 6399777.5    5791.6 fifo0/data_mem_reg_20__31_/si  -1111.19
    0:11:43   26993.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_4__40_/si  -1110.32
    0:11:43   26993.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_0__39_/si  -1106.79
    0:11:44   26993.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__1_/si  -1104.07
    0:11:44   26993.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_0__1_/si  -1103.74
    0:11:44   26994.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__10_/si  -1102.64
    0:11:44   26994.2    404.39 6399777.5    5791.6 fifo0/data_mem_reg_11__10_/si  -1098.06
    0:11:45   26994.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__5_/si  -1086.82
    0:11:45   26994.5    404.39 6399777.5    5791.6 fifo0/data_mem_reg_29__3_/si  -1083.80
    0:11:45   26994.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_1__0_/si  -1083.24
    0:11:45   26994.8    404.39 6399777.5    5791.6 fifo0/data_mem_reg_3__4_/si  -1081.26
    0:11:46   26994.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__3_/si  -1080.72
    0:11:46   26995.0    404.39 6399777.5    5791.6 fifo0/data_rd_reg_35_/si   -1067.34
    0:11:46   26995.0    404.39 6399777.5    5791.6 fifo0/data_rd_reg_35_/si   -1067.34
    0:11:46   26995.2    404.39 6399777.5    5791.6 fifo0/data_rd_reg_35_/d    -1066.27
    0:11:47   26995.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__64_/si  -1064.61
    0:11:47   26995.5    404.39 6399777.5    5791.6 fifo0/data_rd_reg_3_/d     -1063.62
    0:11:47   26995.6    404.39 6399777.5    5791.6 fifo0/data_rd_reg_52_/d    -1063.23
    0:11:48   26995.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_14__9_/si  -1039.59
    0:11:48   26996.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_16__6_/si  -1025.08
    0:11:48   26996.2    404.39 6399777.5    5791.6 fifo0/data_rd_reg_36_/si   -1018.21
    0:11:48   26996.2    404.39 6399777.5    5791.6 fifo0/data_rd_reg_36_/si   -1018.21
    0:11:48   26996.3    404.39 6399777.5    5791.6 fifo0/data_rd_reg_35_/d    -1017.94
    0:11:48   26996.4    404.39 6399777.5    5791.6 fifo0/data_rd_reg_52_/d    -1017.70
    0:11:49   26996.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_23__9_/si  -1017.69
    0:11:49   26996.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_24__11_/si  -1015.47
    0:11:49   26996.9    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__13_/si  -1014.23
    0:11:50   26997.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_2__0_/si  -1003.91
    0:11:50   26997.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_10__40_/si  -1001.10
    0:11:51   26997.3    404.39 6399777.5    5791.6 fifo0/data_mem_reg_9__5_/si   -999.20
    0:11:51   26997.4    404.39 6399777.5    5791.6 fifo0/data_rd_reg_52_/d     -998.83
    0:11:51   26997.6    404.39 6399777.5    5791.6 fifo0/data_mem_reg_17__13_/si   -996.97
    0:11:51   26997.7    404.39 6399777.5    5791.6 fifo0/data_mem_reg_24__2_/si   -996.96
    0:11:52   26998.0    404.39 6399777.5    5791.6 fifo0/data_mem_reg_30__2_/si   -976.65
    0:11:52   26998.1    404.39 6399777.5    5791.6 fifo0/data_mem_reg_26__43_/si   -976.36
    0:11:52   26998.1    404.39 6399775.5    5791.6 fifo0/data_rd_reg_4_/d      -975.26
    0:11:52   26998.3    404.39 6399775.5    5791.6 fifo0/data_rd_reg_46_/d     -974.07
    0:11:52   26998.3    404.39 6399775.5    5791.6 fifo0/data_rd_reg_59_/d     -972.12
    0:11:53   26998.5    404.39 6399775.5    5791.6 fifo0/data_rd_reg_62_/d     -971.42
    0:11:53   26998.6    404.39 6399775.5    5791.6 fifo0/data_mem_reg_4__5_/si   -969.86
    0:11:54   26998.7    404.39 6399775.5    5791.6 fifo0/data_rd_reg_52_/d     -969.05
    0:11:54   26998.9    404.39 6399775.5    5791.6 fifo0/data_mem_reg_11__2_/si   -953.95
    0:11:54   26999.0    404.39 6399775.5    5791.6 fifo0/data_mem_reg_29__4_/si   -953.67
    0:11:54   26999.1    404.39 6399775.5    5791.6 fifo0/data_mem_reg_14__4_/si   -951.97
    0:11:55   26999.1    404.39 6399776.0    5791.6 fifo0/data_rd_reg_62_/d     -950.73
    0:11:56   26999.3    404.39 6399776.0    5791.6 fifo0/data_rd_reg_52_/d     -949.90
    0:11:56   26999.4    404.39 6399776.0    5791.6 fifo0/data_mem_reg_28__5_/si   -949.41
    0:11:57   26999.6    404.39 6399776.0    5791.6 fifo0/data_rd_reg_59_/d     -949.07
    0:11:57   26999.7    404.39 6399776.0    5791.6 fifo0/data_mem_reg_28__14_/si   -947.55
    0:11:58   26999.8    404.39 6399776.0    5791.6 fifo0/data_mem_reg_6__0_/si   -932.83
    0:11:58   27000.0    404.39 6399776.0    5791.6 fifo0/data_mem_reg_11__4_/si   -924.01
    0:11:59   27000.1    404.39 6399776.0    5791.6 fifo0/data_rd_reg_59_/d     -922.19
    0:11:59   27000.3    404.39 6399776.0    5791.6 fifo0/data_rd_reg_14_/si    -921.72
    0:11:59   27000.3    404.39 6399776.0    5791.6 fifo0/data_rd_reg_59_/d     -921.20
    0:12:00   27000.4    404.39 6399776.0    5791.6 fifo0/data_rd_reg_59_/d     -921.01
Information: route_opt running in 4 threads . (ROPT-031)

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:12:02   27000.7    404.39 6399776.0    5787.1 n828                        -921.01
    0:12:02   27000.7    404.39 6399776.0    5787.1 n828                        -921.01
    0:12:02   27001.0    404.39 6399776.0    5783.1 fifo2/n2731                 -921.01
    0:12:02   27001.2    404.39 6399776.0    5777.8 fifo2/n3891                 -921.01
    0:12:02   27001.5    404.39 6399776.0    5773.7 n565                        -921.01
    0:12:02   27001.5    404.39 6399776.0    5773.7 n565                        -921.01
    0:12:02   27001.7    404.39 6399776.0    5772.3 n645                        -921.01
    0:12:02   27001.7    404.39 6399776.0    5772.3 n645                        -921.01
    0:12:02   27001.9    404.39 6399668.0    5768.1 fifo0/N119                  -921.01
    0:12:02   27002.2    404.39 6399668.0    5766.5 fifo2/n4934                 -921.01
    0:12:02   27002.5    404.39 6399543.5    5763.9 fifo1/N113                  -921.01
    0:12:02   27002.7    404.39 6399543.5    5759.4 fifo2/n2139                 -921.01
    0:12:02   27002.9    404.39 6399543.5    5755.1 n641                        -921.01
    0:12:02   27002.9    404.39 6399543.5    5755.1 n641                        -921.01
    0:12:02   27003.2    404.39 6398290.5    5747.7 fifo0/n8603                 -921.01
    0:12:03   27003.6    404.39 6398290.0    5746.6 fifo2/n11802                -921.01
    0:12:03   27003.8    404.39 6398290.0    5744.8 n656                        -921.01
    0:12:03   27003.8    404.39 6398290.0    5744.8 n656                        -921.01
    0:12:03   27004.0    404.39 6398290.0    5743.7 n706                        -921.01
    0:12:03   27004.0    404.39 6398290.0    5743.7 n706                        -921.01
    0:12:03   27004.2    404.39 6398290.0    5739.7 n810                        -921.01
    0:12:03   27004.2    404.39 6398290.0    5739.7 n810                        -921.01
    0:12:03   27004.6    404.39 6398290.0    5731.6 n838                        -921.01
    0:12:03   27004.6    404.39 6398290.0    5731.6 n838                        -921.01
    0:12:03   27004.8    404.39 6398290.0    5729.8 fifo2/n16503                -921.01
    0:12:03   27005.0    404.39 6398290.0    5728.2 fifo2/n13902                -921.01
    0:12:03   27005.2    404.39 6398290.0    5726.8 fifo2/n2755                 -921.01
    0:12:03   27005.5    404.39 6398290.0    5725.1 fifo2/n1727                 -921.01
    0:12:03   27005.7    404.39 6398290.0    5720.9 fifo2/n2576                 -921.01

  Beginning Post-DRC Delay Recovery
  ----------------------------------
Information: route_opt running in 4 threads . (ROPT-031)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:12:06   27005.5    404.39 6398232.0    5720.9 fifo2/clk_gate_data_mem_reg_4__3_latch/en   -921.01
    0:12:07   27005.3    404.39 6398208.5    5720.9 fifo0/clk_gate_data_mem_reg_27__latch/te   -921.01
    0:12:08   27005.2    404.39 6398204.0    5720.9 gen_ecc_in0_ecc_reg_1_/d    -921.01
    0:12:09   27005.1    404.39 6398177.5    5720.9 fifo1/cnt_data_reg_3_/d     -921.01
    0:12:09   27005.0    404.39 6398111.5    5720.9 fifo2/clk_gate_data_mem_reg_23__latch/en   -921.01
    0:12:09   27005.0    404.39 6398083.0    5720.9 fifo0/clk_gate_data_mem_reg_22__0_latch/en   -921.01
    0:12:10   27004.9    404.39 6397965.5    5720.9 fifo1/clk_gate_data_mem_reg_4__1_latch/te   -921.01
    0:12:14   27004.7    404.39 6397602.5    5720.9 fifo0/clk_gate_data_mem_reg_1__0_latch/en   -921.01
    0:12:16   27004.8    404.39 6397410.0    5720.9 fifo1/data_mem_reg_11__48_/ss   -921.01
    0:12:16   27004.8    404.39 6397410.0    5720.9 fifo1/data_mem_reg_11__48_/ss   -921.01
    0:12:16   27004.8    404.39 6397410.0    5720.9 fifo1/data_mem_reg_11__48_/ss   -921.01
    0:12:17   27004.7    404.39 6397456.0    5720.9 fifo0/clk_gate_data_mem_reg_7__0_latch/en   -921.01
    0:12:18   27004.7    404.39 6397468.0    5720.9 fifo2/clk_gate_data_mem_reg_3__4_latch/en   -921.01
    0:12:23   27004.5    404.39 6397451.0    5720.9 gen_ecc_in0_ecc_reg_7_/d    -921.01
    0:12:25   27004.3    404.39 6397466.5    5720.9 fifo2/clk_gate_data_mem_reg_21__latch/en   -921.01
    0:12:26   27004.3    404.39 6397264.5    5720.9 fifo0/data_mem_reg_31__6_/ssb   -921.01
    0:12:26   27004.3    404.39 6397264.5    5720.9 fifo0/data_mem_reg_31__6_/ssb   -921.01
    0:12:26   27004.3    404.39 6397264.5    5720.9 fifo0/data_mem_reg_31__6_/ssb   -921.01
    0:12:27   27004.2    404.39 6397260.5    5720.9 fifo0/clk_gate_data_mem_reg_4__0_latch/en   -921.01
    0:12:27   27004.2    404.39 6397241.5    5720.9 fifo1/data_mem_reg_24__50_/ss   -921.01
    0:12:28   27004.2    404.39 6397212.0    5720.9 fifo1/data_mem_reg_31__16_/ssb   -921.01
    0:12:29   27004.1    404.39 6397126.0    5720.9 fifo0/data_mem_reg_31__6_/ssb   -921.01
    0:12:29   27004.1    404.39 6397038.0    5720.9 fifo0/data_mem_reg_25__54_/ss   -921.01
    0:12:29   27004.1    404.39 6397038.0    5720.9 fifo0/data_mem_reg_25__54_/ss   -921.01
    0:12:29   27004.1    404.39 6397038.0    5720.9 fifo0/data_mem_reg_25__54_/ss   -921.01
    0:12:29   27004.0    404.39 6396948.0    5720.9 fifo2/data_mem_reg_21__110_/ss   -921.01
    0:12:29   27003.9    404.39 6396940.5    5720.9 fifo2/clk_gate_data_mem_reg_18__4_latch/te   -921.01
    0:12:29   27003.8    404.39 6396928.5    5720.9 fifo2/clk_gate_data_mem_reg_27__3_latch/en   -921.01
    0:12:30   27003.7    404.39 6396906.5    5720.9 fifo0/data_mem_reg_25__51_/ss   -921.01
    0:12:30   27003.6    404.39 6396910.0    5720.9 fifo2/data_mem_reg_21__110_/ss   -921.01
    0:12:30   27003.6    404.39 6396893.0    5720.9 fifo2/clk_gate_data_mem_reg_18__4_latch/te   -921.01
    0:12:30   27003.5    404.39 6396886.0    5720.9 fifo2/clk_gate_data_mem_reg_18__4_latch/te   -921.01
    0:12:30   27003.4    404.39 6396769.5    5720.9 fifo0/data_mem_reg_19__42_/ss   -921.01
    0:12:30   27003.4    404.39 6396771.0    5720.9 fifo2/clk_gate_data_mem_reg_18__4_latch/te   -921.01
    0:12:32   27003.2    404.39 6396771.0    5720.9 init_mask_alu0_seed7_reg_167_/ss   -921.01
    0:12:32   27002.9    404.39 6396534.5    5720.9 fifo1/data_mem_reg_9__1_/ss   -921.01
    0:12:32   27002.9    404.39 6396534.5    5720.9 fifo1/data_mem_reg_9__1_/ss   -921.01
    0:12:32   27002.8    404.39 6396446.0    5720.9 fifo1/data_mem_reg_9__1_/ss   -921.01
    0:12:32   27002.7    404.39 6396416.0    5720.9 fifo1/data_mem_reg_0__38_/ss   -921.01
    0:12:32   27002.6    404.39 6396409.5    5720.9 fifo2/data_mem_reg_13__120_/ss   -921.01
    0:12:33   27002.5    404.39 6396049.0    5720.9 fifo1/data_mem_reg_9__1_/ss   -921.01
    0:12:33   27002.5    404.39 6396049.0    5720.9 fifo1/data_mem_reg_9__1_/ss   -921.01
    0:12:33   27002.3    404.39 6395803.5    5720.9 alu_core0_dout_reg_25_/d    -921.01
    0:12:33   27002.0    404.39 6395589.5    5720.9 fifo0/data_mem_reg_3__56_/ss   -921.01
    0:12:33   27001.9    404.39 6395590.0    5720.9 fifo0/clk_gate_data_mem_reg_20__0_latch/en   -921.01
    0:12:34   27002.1    404.39 6395576.5    5720.9 alu_core0_dout_reg_25_/d    -921.00
    0:12:35   27001.9    404.39 6395575.0    5720.9 fifo0/data_mem_reg_5__59_/ss   -921.00
    0:12:35   27001.9    404.39 6376464.5    5720.9 fifo0/data_mem_reg_26__54_/ss   -921.00
    0:12:35   27001.9    404.39 6376464.5    5720.9 fifo0/data_mem_reg_26__54_/ss   -921.00
    0:12:36   27002.0    404.39 6376345.0    5720.9 fifo0/clk_gate_data_mem_reg_27__latch/en   -921.00
    0:12:36   27002.2    404.39 6376054.0    5720.9 fifo1/data_mem_reg_31__62_/ssb   -921.00
    0:12:36   27002.1    404.39 6376052.0    5720.9 fifo1/data_mem_reg_19__0_/ss   -921.00
    0:12:36   27002.0    404.39 6376004.5    5720.9 fifo1/data_mem_reg_17__71_/ss   -921.00
    0:12:38   27001.9    404.39 6375935.5    5720.9 check_ecc_in0_secded_in0_data_rxc_reg_63_/ss   -921.00
    0:12:39   27001.9    404.39 6375933.0    5720.9 alu_core0_dout_reg_19_/d    -921.00
    0:12:40   27001.8    404.39 6375975.0    5720.9 fifo0/data_mem_reg_25__11_/ss   -921.00
    0:12:40   27001.6    404.39 6375860.5    5720.9 fifo1/data_mem_reg_31__62_/ssb   -921.00
    0:12:40   27001.6    404.39 6375869.5    5720.9 fifo0/data_mem_reg_25__11_/ss   -921.00
    0:12:40   27001.6    404.39 6375859.0    5720.9 alu_core0_dout_reg_15_/d    -921.00
    0:12:41   27001.3    404.39 6375879.0    5720.9 fifo1/data_mem_reg_16__48_/ss   -921.00
    0:12:42   27001.0    404.39 6375852.0    5720.9 fifo2/data_mem_reg_16__52_/ss   -921.00
    0:12:42   27000.9    404.39 6375781.5    5720.9 fifo0/data_mem_reg_21__56_/ss   -921.00
    0:12:43   27000.9    404.39 6375793.5    5720.9 fifo1/data_mem_reg_5__9_/ss   -921.00
    0:12:44   27000.7    404.39 6375806.5    5720.9 fifo1/data_mem_reg_20__55_/ss   -921.00
    0:12:44   27000.2    404.39 6375857.0    5720.9 fifo1/clk_gate_data_mem_reg_22__0_latch/en   -921.00
    0:12:44   27000.1    404.39 6375707.0    5720.9 fifo2/data_mem_reg_11__30_/ss   -921.00
    0:12:47   27000.1    404.39 6375697.5    5720.9 fifo0/clk_gate_data_mem_reg_14__0_latch/en   -921.00
    0:12:48   26999.8    404.39 6375588.5    5720.9 fifo2/data_mem_reg_9__125_/ss   -921.00
    0:12:49   26999.8    404.39 6375614.0    5720.9 fifo1/data_mem_reg_31__23_/ssb   -921.00
    0:12:50   26999.6    404.39 6375538.0    5720.9 fifo0/data_mem_reg_28__57_/rb   -921.00
    0:12:54   26999.6    404.39 6375529.0    5720.9 alu_core0_dout_reg_44_/d    -921.00
    0:12:55   26999.5    404.39 6375519.5    5720.9 fifo1/data_mem_reg_21__32_/ss   -921.00
    0:13:00   26999.3    404.39 6375596.0    5720.9 fifo1/clk_gate_data_mem_reg_22__0_latch/en   -921.00
    0:13:06   26999.4    404.39 6375082.5    5720.9 fifo1/data_mem_reg_0__57_/rb   -921.00
    0:13:06   27000.1    404.39 6374961.5    5720.9 fifo1/data_mem_reg_5__4_/ss   -921.00
    0:13:06   26999.8    404.39 6374878.5    5720.9 fifo2/data_mem_reg_12__5_/ss   -921.00
    0:13:07   26999.7    404.39 6374951.0    5720.9 fifo2/data_mem_reg_4__108_/ss   -921.00
    0:13:08   26999.5    404.39 6374954.0    5720.9 fifo1/data_mem_reg_29__62_/ss   -921.00
    0:13:09   26999.4    404.39 6374931.0    5720.9 fifo1/data_mem_reg_25__22_/ss   -921.00
    0:13:10   26999.3    404.39 6374438.5    5720.9 fifo2/data_mem_reg_26__121_/rb   -921.00
    0:13:10   26999.0    404.39 6374423.5    5720.9 fifo2/data_mem_reg_27__30_/ss   -921.00
    0:13:11   26998.9    404.39 6374390.0    5720.9 fifo2/data_mem_reg_0__97_/ss   -921.00
    0:13:11   26998.9    404.39 6374107.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_44_/ss   -921.00
    0:13:13   26998.9    404.39 6373906.0    5720.9 fifo1/data_mem_reg_4__6_/ss   -921.00
    0:13:13   26998.9    404.39 6373906.0    5720.9 fifo1/data_mem_reg_4__6_/ss   -921.00
    0:13:13   26998.9    404.39 6373906.0    5720.9 fifo1/data_mem_reg_4__6_/ss   -921.00
    0:13:14   26998.8    404.39 6373892.0    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_85_/ss   -921.00
    0:13:14   26998.6    404.39 6373919.0    5720.9 fifo2/data_mem_reg_29__127_/ss   -921.00
    0:13:16   26998.6    404.39 6373967.5    5720.9 fifo2/data_mem_reg_29__127_/ss   -921.00
    0:13:17   26998.7    404.39 6373357.5    5720.9 fifo0/data_mem_reg_28__56_/rb   -921.00
    0:13:17   26998.7    404.39 6373357.5    5720.9 fifo0/data_mem_reg_28__56_/rb   -921.00
    0:13:24   26998.8    404.39 6372927.0    5720.9 fifo2/data_mem_reg_14__99_/ss   -921.00
    0:13:24   26998.8    404.39 6372927.0    5720.9 fifo2/data_mem_reg_14__99_/ss   -921.00
    0:13:24   26998.8    404.39 6372927.0    5720.9 fifo2/data_mem_reg_14__99_/ss   -921.00
    0:13:25   26998.1    404.39 6372739.5    5720.9 fifo0/data_mem_reg_28__19_/ss   -921.00
    0:13:25   26998.1    404.39 6372746.5    5720.9 fifo1/data_mem_reg_22__25_/ss   -921.00
    0:13:32   26998.1    404.39 6372730.0    5720.9 alu_core0_dout_reg_53_/d    -920.92
    0:13:33   26997.8    404.39 6372730.0    5720.9 fifo0/data_mem_reg_16__37_/ss   -920.92
    0:13:34   26998.3    404.39 6371677.0    5720.9 fifo0/data_mem_reg_12__42_/rb   -920.92
    0:13:34   26998.2    404.39 6371674.5    5720.9 alu_core0_dout_reg_12_/d    -920.92
    0:13:35   26998.1    404.39 6370681.5    5720.9 fifo0/data_mem_reg_28__22_/ss   -920.92
    0:13:37   26998.3    404.39 6369976.5    5720.9 gen_ecc_in1_ecc_reg_4_/d    -920.92
    0:13:39   26998.5    404.39 6369967.5    5720.9 alu_core0_dout_reg_52_/d    -919.43
    0:13:40   26998.3    404.39 6369961.5    5720.9 fifo1/data_mem_reg_7__57_/rb   -919.44
    0:13:41   26998.3    404.39 6369958.0    5720.9 alu_core0_dout_reg_80_/d    -918.08
    0:13:43   26997.9    404.39 6369909.0    5720.9 fifo2/data_mem_reg_26__115_/ss   -918.08
    0:13:44   26997.9    404.39 6369912.5    5720.9 alu_core0_dout_reg_40_/d    -917.74
    0:13:46   26998.1    404.39 6369329.0    5720.9 gen_ecc_in1_ecc_reg_5_/d    -917.74
    0:13:47   26998.1    404.39 6369328.5    5720.9 gen_ecc_in1_ecc_reg_5_/d    -917.74
    0:13:49   26998.2    404.39 6369212.5    5720.9 fifo0/data_mem_reg_4__3_/rb   -917.74
    0:13:49   26998.2    404.39 6369212.5    5720.9 fifo0/data_mem_reg_4__3_/rb   -917.74
    0:13:49   26998.2    404.39 6369212.5    5720.9 fifo0/data_mem_reg_4__3_/rb   -917.74
    0:13:52   26998.1    404.39 6369260.5    5720.9 fifo1/clk_gate_data_mem_reg_14__0_latch/en   -917.74
    0:13:53   26998.3    404.39 6368788.5    5720.9 gen_ecc_in1_ecc_reg_7_/d    -917.74
    0:13:53   26998.2    404.39 6368748.0    5720.9 fifo2/data_mem_reg_10__133_/ss   -917.74
    0:13:53   26998.1    404.39 6368762.0    5720.9 fifo2/data_mem_reg_6__7_/ss   -917.74
    0:13:53   26997.9    404.39 6368597.0    5720.9 init_mask_in0_mask_reg_0__49_/ss   -917.74
    0:13:54   26997.8    404.39 6368598.0    5720.9 fifo2/data_mem_reg_2__81_/ss   -917.74
    0:13:54   26997.7    404.39 6368593.5    5720.9 init_mask_in0_mask_reg_6__50_/ss   -917.74
    0:13:55   26997.6    404.39 6368527.0    5720.9 fifo1/data_mem_reg_22__20_/ss   -917.74
    0:13:55   26997.2    404.39 6368439.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_110_/ss   -917.74
    0:13:55   26997.1    404.39 6368447.0    5720.9 alu_core0_dout_reg_32_/d    -917.74
    0:13:55   26997.1    404.39 6368348.0    5720.9 fifo2/data_mem_reg_27__18_/rb   -917.74
    0:13:55   26997.1    404.39 6368348.0    5720.9 fifo2/data_mem_reg_27__18_/rb   -917.74
    0:13:55   26997.1    404.39 6368348.0    5720.9 fifo2/data_mem_reg_27__18_/rb   -917.74
    0:13:55   26997.1    404.39 6368363.0    5720.9 fifo0/clk_gate_data_mem_reg_27__0_latch/en   -917.74
    0:13:55   26997.1    404.39 6368357.5    5720.9 alu_core0_dout_reg_46_/d    -917.74
    0:13:58   26997.0    404.39 6368426.0    5720.9 alu_core0_dout_reg_26_/d    -917.74
    0:14:01   26997.4    404.39 6367917.5    5720.9 fifo0/data_mem_reg_28__28_/rb   -917.74
    0:14:05   26997.3    404.39 6364931.0    5720.9 fifo2/data_mem_reg_21__23_/ss   -917.74
    0:14:05   26997.3    404.39 6364931.0    5720.9 fifo2/data_mem_reg_21__23_/ss   -917.74
    0:14:05   26997.3    404.39 6364931.0    5720.9 fifo2/data_mem_reg_21__23_/ss   -917.74
    0:14:05   26997.3    404.39 6364931.0    5720.9 fifo2/data_mem_reg_21__23_/ss   -917.74
    0:14:06   26997.2    404.39 6364940.5    5720.9 alu_core0_dout_reg_35_/d    -917.74
    0:14:14   26997.1    404.39 6364901.5    5720.9 init_mask_in0_seed5_reg_102_/ss   -917.74
    0:14:16   26996.9    404.39 6364815.0    5720.9 fifo2/data_mem_reg_30__0_/ss   -917.74
    0:14:19   26996.8    404.39 6364771.5    5720.9 fifo2/data_mem_reg_0__118_/ss   -917.74
    0:14:20   26996.2    404.39 6364835.0    5720.9 fifo2/data_mem_reg_25__7_/rb   -917.74
    0:14:22   26996.3    404.39 6364592.5    5720.9 fifo1/data_mem_reg_5__65_/rb   -917.74
    0:14:22   26996.3    404.39 6364592.5    5720.9 fifo1/data_mem_reg_5__65_/rb   -917.74
    0:14:22   26996.3    404.39 6364592.5    5720.9 fifo1/data_mem_reg_5__65_/rb   -917.74
    0:14:22   26996.3    404.39 6364587.0    5720.9 fifo2/data_mem_reg_23__15_/rb   -917.74
    0:14:23   26996.1    404.39 6364339.5    5720.9 fifo2/cnt_data_reg_0_/ss    -917.74
    0:14:24   26995.9    404.39 6363662.0    5720.9 init_mask_in0_seed6_reg_30_/ss   -917.74
    0:14:24   26995.8    404.39 6363654.0    5720.9 fifo2/cnt_data_reg_0_/ss    -917.74
    0:14:24   26995.5    404.39 6363331.5    5720.9 init_mask_alu0_seed6_reg_10_/ss   -917.74
    0:14:25   26995.5    404.39 6363412.5    5720.9 fifo2/cnt_data_reg_0_/ss    -917.74
    0:14:25   26995.3    404.39 6363305.5    5720.9 fifo2/data_mem_reg_15__11_/rb   -917.74
    0:14:26   26995.6    404.39 6363003.5    5720.9 gen_ecc_in1_ecc_reg_7_/d    -917.74
    0:14:26   26995.6    404.39 6363003.5    5720.9 gen_ecc_in1_ecc_reg_7_/d    -917.74
    0:14:26   26995.6    404.39 6363003.5    5720.9 gen_ecc_in1_ecc_reg_7_/d    -917.74
    0:14:26   26995.6    404.39 6363003.5    5720.9 gen_ecc_in1_ecc_reg_7_/d    -917.74
    0:14:26   26995.5    404.39 6363101.5    5720.9 fifo0/data_mem_reg_15__68_/ss   -917.74
    0:14:27   26995.5    404.39 6362956.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_24_/ss   -917.74
    0:14:27   26995.5    404.39 6362956.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_24_/ss   -917.74
    0:14:27   26995.5    404.39 6362956.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_24_/ss   -917.74
    0:14:27   26995.4    404.39 6362948.5    5720.9 check_ecc_alu0/secded_alu0_data_tmp_reg_100_/ss   -917.74
    0:14:28   26995.3    404.39 6362930.5    5720.9 fifo2/data_mem_reg_28__27_/ss   -917.74
    0:14:28   26995.2    404.39 6362891.0    5720.9 fifo1/data_mem_reg_5__65_/rb   -917.74
    0:14:30   26995.0    404.39 6362838.5    5720.9 fifo1/clk_gate_data_mem_reg_17__1_latch/en   -917.74
    0:14:30   26995.0    404.39 6362838.5    5720.9 fifo1/clk_gate_data_mem_reg_17__1_latch/en   -917.74
    0:14:30   26995.0    404.39 6362838.5    5720.9 fifo1/clk_gate_data_mem_reg_17__1_latch/en   -917.74
    0:14:30   26994.9    404.39 6362854.5    5720.9 fifo2/data_mem_reg_1__124_/rb   -917.74
    0:14:32   26994.8    404.39 6362858.0    5720.9 fifo0/data_mem_reg_4__4_/rb   -917.74
    0:14:32   26995.1    404.39 6362746.0    5720.9 alu_core0_dout_reg_7_/d     -917.74
    0:14:35   26995.1    404.39 6362744.0    5720.9 alu_core0_dout_reg_113_/d   -917.73
    0:14:35   26995.0    404.39 6362750.5    5720.9 fifo1/data_rd_reg_64_/ss    -917.73
    0:14:37   26994.2    404.39 6362818.0    5720.9 fifo0/data_mem_reg_14__22_/rb   -917.73
    0:14:37   26994.2    404.39 6362815.5    5720.9 fifo2/data_mem_reg_13__135_/ss   -917.73
    0:14:38   26994.1    404.39 6362747.0    5720.9 init_mask_alu0_seed4_reg_108_/rb   -917.73
    0:14:38   26994.0    404.39 6362735.5    5720.9 init_mask_alu0_mask_reg_3__122_/ss   -917.73
    0:14:40   26994.1    404.39 6362437.5    5720.9 init_mask_alu0_seed6_reg_227_/ss   -917.73
    0:14:41   26994.0    404.39 6362424.5    5720.9 check_ecc_alu0/secded_alu0_data_rxc_reg_24_/ss   -917.73
    0:14:44   26993.9    404.39 6362381.0    5720.9 fifo0/data_mem_reg_14__22_/rb   -917.73
    0:14:45   26994.3    404.39 6361571.5    5720.9 init_mask_alu0_seed2_reg_126_/rb   -917.73
    0:14:46   26994.2    404.39 6361519.5    5720.9 fifo0/data_mem_reg_14__23_/rb   -917.73
    0:14:47   26993.9    404.39 6361519.5    5720.9 alu_core0_dout_reg_73_/d    -917.73
    0:14:53   26994.2    404.39 6360962.5    5716.9 init_mask_alu0_seed5_reg_24_/ss   -917.73
    0:14:53   26994.2    404.39 6360962.5    5716.9 init_mask_alu0_seed5_reg_24_/ss   -917.73
    0:14:56   26994.1    404.39 6361009.5    5716.9 alu_core0_dout_reg_47_/d    -917.73
    0:14:58   26994.1    404.39 6361025.0    5716.9 alu_core0_dout_reg_96_/d    -917.73
    0:15:00   26994.0    404.39 6361017.0    5716.9 alu_core0_dout_reg_37_/d    -917.73
    0:15:00   26993.9    404.39 6360982.0    5716.9 fifo2/data_mem_reg_19__2_/ss   -917.73
    0:15:02   26993.8    404.39 6360915.5    5716.9 fifo0/data_mem_reg_31__12_/d   -917.73
    0:15:04   26994.1    404.39 6358308.0    5717.0 fifo2/data_mem_reg_21__23_/ss   -917.73
    0:15:04   26993.9    404.39 6358240.5    5717.0 fifo0/data_mem_reg_28__41_/rb   -917.73
    0:15:05   26994.3    404.39 6357590.5    5714.0 fifo0/data_mem_reg_31__12_/d   -917.73
    0:15:05   26994.3    404.39 6357590.5    5714.0 fifo0/data_mem_reg_31__12_/d   -917.73
    0:15:05   26994.4    404.39 6357390.5    5714.0 fifo0/data_mem_reg_23__23_/rb   -917.73
    0:15:05   26994.4    404.39 6357360.5    5714.0 init_mask_in0_mask_reg_5__11_/ss   -917.73
    0:15:05   26994.7    404.39 6356967.0    5714.0 fifo0/data_mem_reg_31__2_/d   -917.73
    0:15:06   26994.5    404.39 6356963.0    5714.0 init_mask_in0_mask_reg_5__27_/ss   -917.73
    0:15:13   26994.9    404.39 6356686.5    5714.0 fifo0/data_mem_reg_31__6_/d   -917.73
    0:15:15   26994.8    404.39 6356506.0    5714.0 init_mask_in0_mask_reg_5__27_/ss   -917.73
    0:15:17   26994.7    404.39 6356512.0    5714.0 alu_core0_dout_reg_37_/d    -917.73
    0:15:20   26994.6    404.39 6356452.0    5714.0 fifo0/data_mem_reg_31__11_/d   -917.73
    0:15:22   26994.7    404.39 6343545.0    5714.0 init_mask_alu0_mask_reg_1__110_/rb   -917.73
    0:15:22   26994.7    404.39 6343545.0    5714.0 init_mask_alu0_mask_reg_1__110_/rb   -917.73
    0:15:22   26994.7    404.39 6343545.0    5714.0 init_mask_alu0_mask_reg_1__110_/rb   -917.73
    0:15:23   26994.7    404.39 6343545.0    5714.0 fifo2/data_mem_reg_8__28_/ss   -917.73
    0:15:24   26994.9    404.39 6342948.0    5712.0 fifo0/data_mem_reg_31__11_/d   -917.73
    0:15:27   26994.8    404.39 6342940.0    5712.0 init_mask_in0_seed5_reg_1_/ss   -917.73
    0:15:30   26994.7    404.39 6342920.5    5712.0 fifo0/data_mem_reg_31__10_/d   -917.73
    0:15:35   26994.6    404.39 6342916.0    5712.0 alu_core0_dout_reg_77_/d    -917.73
    0:15:36   26994.5    404.39 6342993.0    5712.0 fifo0/data_mem_reg_26__46_/d   -917.73
    0:15:37   26994.6    404.39 6342979.0    5711.9 fifo1/data_mem_reg_10__63_/ss   -917.73
    0:15:37   26994.5    404.39 6342945.0    5711.9 fifo2/data_mem_reg_5__24_/ss   -917.73
    0:15:37   26994.5    404.39 6342978.5    5711.9 fifo0/data_mem_reg_31__58_/d   -917.73
    0:15:37   26994.3    404.39 6342969.0    5711.9 fifo2/clk_gate_data_mem_reg_5__5_latch/te   -917.73
    0:15:40   26994.2    404.39 6342929.0    5711.9 alu_core0_dout_reg_48_/ss   -917.73
    0:15:41   26994.1    404.39 6342922.5    5711.9 fifo2/data_mem_reg_20__26_/ss   -917.73
    0:15:41   26994.1    404.39 6342754.5    5711.9 fifo0/data_mem_reg_24__40_/rb   -917.73
    0:15:41   26994.1    404.39 6342754.5    5711.9 fifo0/data_mem_reg_24__40_/rb   -917.73
    0:15:41   26994.1    404.39 6342754.5    5711.9 fifo0/data_mem_reg_24__40_/rb   -917.73
    0:15:41   26994.4    404.39 6342350.5    5709.9 fifo1/data_mem_reg_23__28_/d   -917.73
    0:15:41   26994.9    404.39 6342263.0    5709.9 fifo1/clk_gate_data_mem_reg_12__3_latch/en   -917.73
    0:15:42   26994.8    404.39 6342267.0    5710.0 alu_core0_dout_reg_69_/d    -917.73
    0:15:46   26995.0    404.39 6342157.0    5710.0 init_mask_alu0_mask_reg_2__92_/ss   -917.83
    0:15:47   26995.2    404.39 6341015.5    5710.0 fifo1/data_mem_reg_4__20_/d   -917.83
    0:15:49   26995.4    404.39 6340723.5    5710.0 fifo0/data_mem_reg_25__48_/d   -917.83
    0:15:50   26995.5    404.39 6340620.5    5710.0 fifo0/data_mem_reg_22__25_/rb   -917.83
    0:15:50   26995.8    404.39 6340149.0    5710.0 fifo0/data_mem_reg_12__50_/d   -917.83
    0:15:50   26995.8    404.39 6340149.0    5710.0 fifo0/data_mem_reg_12__50_/d   -917.83
    0:15:50   26995.8    404.39 6340149.0    5710.0 fifo0/data_mem_reg_12__50_/d   -917.83
    0:15:50   26995.8    404.39 6340149.0    5710.0 fifo0/data_mem_reg_12__50_/d   -917.83
    0:15:50   26995.7    404.39 6339422.5    5710.0 init_mask_alu0_mask_reg_1__110_/rb   -917.83
    0:15:52   26996.4    404.39 6338993.0    5697.0 init_mask_alu0_mask_reg_1__46_/rb   -917.83
    0:15:52   26996.4    404.39 6338993.0    5697.0 init_mask_alu0_mask_reg_1__46_/rb   -917.83
    0:15:56   26996.7    404.39 6338357.0    5697.0 fifo0/data_mem_reg_31__61_/d   -917.83
    0:15:56   26996.2    404.39 6337717.0    5697.0 init_mask_alu0_mask_reg_1__109_/rb   -917.83
    0:15:58   26996.2    404.39 6337739.0    5697.0 alu_core0_tmp_add_reg_62_/d   -917.83
    0:15:58   26996.0    404.39 6337739.0    5697.0 alu_core0_dout_reg_93_/d    -917.83
    0:15:59   26995.9    404.39 6337700.0    5696.9 alu_core0_tmp_add_reg_62_/d   -917.83
    0:16:04   26995.8    404.39 6337679.5    5696.9 fifo0/data_mem_reg_26__45_/d   -917.83
    0:16:04   26995.8    404.39 6337679.5    5696.9 fifo0/data_mem_reg_26__45_/d   -917.83
    0:16:06   26995.7    404.39 6337672.5    5696.9 fifo2/data_rd_reg_43_/ss    -917.83
    0:16:08   26995.6    404.39 6337559.5    5696.9 init_mask_alu0_mask_reg_5__118_/rb   -917.83
    0:16:09   26995.9    404.39 6337195.5    5696.9 fifo1/data_mem_reg_23__28_/d   -917.83
    0:16:09   26995.8    404.39 6337265.0    5696.9 init_mask_alu0_seed5_reg_54_/rb   -917.83
    0:16:13   26995.8    404.39 6337256.5    5696.9 init_mask_in0_mask_reg_5__14_/ss   -917.83
    0:16:15   26996.1    404.39 6337031.5    5696.9 fifo0/data_mem_reg_4__47_/d   -917.83
    0:16:15   26996.1    404.39 6337031.5    5696.9 fifo0/data_mem_reg_4__47_/d   -917.83
    0:16:17   26996.0    404.39 6336909.5    5696.9 init_mask_in0_mask_reg_5__14_/ss   -917.83
    0:16:18   26996.2    404.39 6336630.5    5696.9 fifo0/data_mem_reg_31__8_/d   -917.83
    0:16:18   26996.2    404.39 6336630.5    5696.9 fifo0/data_mem_reg_31__8_/d   -917.83
    0:16:18   26996.1    404.39 6336623.0    5696.9 init_mask_alu0_mask_reg_2__94_/rb   -917.83
    0:16:19   26996.1    404.39 6336588.5    5696.9 fifo0/data_mem_reg_18__11_/d   -917.83
    0:16:20   26996.4    404.39 6336029.0    5696.9 fifo1/data_mem_reg_4__20_/d   -917.83
    0:16:20   26996.4    404.39 6336029.0    5696.9 fifo1/data_mem_reg_4__20_/d   -917.83
    0:16:21   26996.6    404.39 6335865.5    5696.9 init_mask_alu0_mask_reg_1__40_/rb   -917.83
    0:16:23   26996.9    404.39 6334854.0    5696.9 fifo0/data_mem_reg_15__63_/d   -917.83
    0:16:23   26996.9    404.39 6334854.0    5696.9 fifo0/data_mem_reg_15__63_/d   -917.83
    0:16:27   26997.3    404.39 6334171.5    5694.9 fifo0/data_mem_reg_15__14_/d   -917.83
    0:16:29   26997.8    404.39 6333787.5    5692.9 fifo0/data_mem_reg_25__1_/d   -917.83
    0:16:30   26997.8    404.39 6333599.5    5692.9 fifo0/data_mem_reg_25__50_/d   -917.83
    0:16:30   26997.8    404.39 6333599.5    5692.9 fifo0/data_mem_reg_25__50_/d   -917.83
    0:16:32   26998.1    404.39 6333033.5    5692.9 fifo0/data_mem_reg_31__8_/d   -917.83
    0:16:32   26998.3    404.39 6332938.5    5692.9 check_ecc_alu0/secded_alu0_data_tmp_reg_119_/rb   -917.83
    0:16:36   26998.2    404.39 6332923.0    5692.9 fifo0/data_mem_reg_25__25_/d   -917.83
    0:16:38   26998.4    404.39 6332736.5    5690.9 fifo0/data_mem_reg_25__25_/d   -917.83
    0:16:38   26998.5    404.39 6332601.5    5690.9 init_mask_alu0_seed5_reg_128_/rb   -917.83
    0:16:38   26998.7    404.39 6332615.0    5690.9 alu_core0_tmp_add_reg_39_/d   -917.83
    0:16:38   26998.7    404.39 6332455.5    5690.9 fifo0/data_mem_reg_11__12_/d   -917.83
    0:16:38   26998.7    404.39 6332455.5    5690.9 fifo0/data_mem_reg_11__12_/d   -917.83
    0:16:39   26998.9    404.39 6332301.5    5690.9 init_mask_alu0_seed1_reg_112_/rb   -917.83
    0:16:42   26999.1    404.39 6332067.5    5690.9 fifo0/data_mem_reg_5__62_/d   -917.83
    0:16:43   26999.4    404.39 6331943.0    5690.9 init_mask_in0_seed1_reg_58_/si   -917.83
    0:16:45   27000.1    404.39 6331153.0    5687.9 fifo1/data_mem_reg_31__62_/d   -917.83
    0:16:45   27000.1    404.39 6331153.0    5687.9 fifo1/data_mem_reg_31__62_/d   -917.83
    0:16:45   27000.5    404.39 6331006.5    5686.9 fifo0/data_mem_reg_31__53_/d   -917.83
    0:16:48   27000.5    404.39 6330905.0    5686.9 fifo0/data_mem_reg_14__25_/d   -917.83
    0:16:50   27000.8    404.39 6330559.5    5686.9 fifo0/data_mem_reg_28__23_/d   -917.83
    0:16:52   27001.0    404.39 6330305.5    5686.9 fifo0/data_mem_reg_15__60_/d   -917.83
    0:16:52   27001.0    404.39 6330305.5    5686.9 fifo0/data_mem_reg_15__60_/d   -917.83
    0:16:54   27001.4    404.39 6330047.0    5684.9 fifo0/data_mem_reg_28__20_/d   -917.83
    0:16:55   27001.4    404.39 6330103.0    5684.9 fifo0/data_mem_reg_31__8_/d   -917.83
    0:16:55   27000.9    404.39 6329914.5    5684.9 fifo0/data_mem_reg_15__10_/d   -917.83
    0:16:56   27001.0    404.39 6329726.5    5684.9 fifo1/data_mem_reg_31__8_/d   -917.83
    0:16:58   27001.3    404.39 6329466.5    5684.9 fifo1/data_mem_reg_0__36_/d   -917.83
    0:16:58   27001.3    404.39 6329341.5    5684.9 fifo1/data_mem_reg_12__28_/d   -917.83
    0:16:58   27001.3    404.39 6329341.5    5684.9 fifo1/data_mem_reg_12__28_/d   -917.83
    0:16:58   27001.3    404.39 6328935.5    5684.9 fifo0/data_mem_reg_23__33_/d   -917.83
    0:16:58   27001.3    404.39 6328935.5    5684.9 fifo0/data_mem_reg_23__33_/d   -917.83
    0:17:01   27002.1    404.39 6328172.5    5682.9 fifo0/data_mem_reg_12__39_/d   -917.83
    0:17:01   27002.3    404.39 6328022.0    5682.9 fifo0/data_mem_reg_28__20_/d   -917.83
    0:17:02   27002.6    404.39 6327796.0    5680.9 fifo1/data_mem_reg_25__33_/d   -917.83
    0:17:02   27003.0    404.39 6327444.5    5680.9 fifo0/data_mem_reg_31__53_/d   -917.83
    0:17:03   27003.0    404.39 6325706.5    5680.9 fifo1/data_mem_reg_11__50_/d   -917.83
    0:17:03   27003.0    404.39 6325706.5    5680.9 fifo1/data_mem_reg_11__50_/d   -917.83
    0:17:03   27003.0    404.39 6325706.5    5680.9 fifo1/data_mem_reg_11__50_/d   -917.83
    0:17:03   27003.6    404.39 6325030.5    5677.9 fifo0/data_mem_reg_15__5_/d   -917.83
    0:17:03   27003.6    404.39 6325030.5    5677.9 fifo0/data_mem_reg_15__5_/d   -917.83
    0:17:06   27003.8    404.39 6323914.0    5677.9 fifo1/data_mem_reg_7__42_/d   -917.83
    0:17:10   27003.8    404.39 6323905.0    5677.9 init_mask_in0_seed1_reg_70_/rb   -917.83
    0:17:10   27004.0    404.39 6323631.0    5677.9 fifo0/data_mem_reg_24__0_/d   -917.83
    0:17:10   27003.9    404.39 6323608.5    5677.9 fifo1/data_mem_reg_31__10_/d   -917.83
    0:17:11   27004.7    404.39 6323218.5    5667.9 fifo1/data_mem_reg_31__10_/d   -917.83
    0:17:11   27004.7    404.39 6323218.5    5667.9 fifo1/data_mem_reg_31__10_/d   -917.83
    0:17:11   27005.0    404.39 6323108.0    5667.9 fifo0/data_mem_reg_15__5_/d   -917.83
    0:17:12   27005.4    404.39 6322893.0    5667.9 fifo0/data_mem_reg_1__24_/d   -917.83
    0:17:12   27005.4    404.39 6322893.0    5667.9 fifo0/data_mem_reg_1__24_/d   -917.83
    0:17:12   27005.7    404.39 6321633.5    5664.9 fifo1/data_mem_reg_31__58_/d   -917.83
    0:17:12   27005.7    404.39 6321633.5    5664.9 fifo1/data_mem_reg_31__58_/d   -917.83
    0:17:13   27005.7    404.39 6321599.5    5664.9 fifo0/data_mem_reg_23__43_/d   -917.83
    0:17:14   27005.9    404.39 6321456.5    5664.9 fifo1/data_mem_reg_21__36_/d   -917.83
    0:17:16   27006.1    404.39 6321351.5    5664.9 fifo1/data_mem_reg_21__31_/d   -917.83
    0:17:16   27006.1    404.39 6321351.5    5664.9 fifo1/data_mem_reg_21__31_/d   -917.83
    0:17:16   27006.1    404.39 6321351.5    5664.9 fifo1/data_mem_reg_21__31_/d   -917.83
    0:17:16   27006.1    404.39 6321351.5    5664.9 fifo1/data_mem_reg_21__31_/d   -917.83
    0:17:18   27006.7    404.39 6320690.0    5664.9 fifo1/data_mem_reg_31__13_/d   -917.83
    0:17:18   27006.7    404.39 6320690.0    5664.9 fifo1/data_mem_reg_31__13_/d   -917.83
    0:17:18   27006.7    404.39 6320690.0    5664.9 fifo1/data_mem_reg_31__13_/d   -917.83
    0:17:18   27006.7    404.39 6320690.0    5664.9 fifo1/data_mem_reg_31__13_/d   -917.83
    0:17:18   27006.7    404.39 6320402.5    5664.9 fifo1/data_mem_reg_9__26_/d   -917.83
    0:17:18   27006.7    404.39 6320402.5    5664.9 fifo1/data_mem_reg_9__26_/d   -917.83
    0:17:18   27007.0    404.39 6320069.5    5664.9 fifo1/data_mem_reg_0__38_/d   -917.83
    0:17:20   27007.2    404.39 6319770.5    5664.9 fifo1/data_mem_reg_23__18_/d   -917.83
    0:17:22   27007.1    404.39 6319758.0    5664.9 fifo0/data_mem_reg_16__69_/si   -917.83
    0:17:22   27007.1    404.39 6319758.0    5664.9 fifo0/data_mem_reg_16__69_/si   -917.83
    0:17:26   27007.1    404.39 6319629.0    5664.9 fifo1/data_mem_reg_9__26_/d   -917.83
    0:17:26   27007.1    404.39 6319629.0    5664.9 fifo1/data_mem_reg_9__26_/d   -917.83
    0:17:27   27007.1    404.39 6319701.5    5664.9 fifo0/data_mem_reg_11__8_/d   -917.83
    0:17:28   27007.1    404.39 6319396.0    5664.9 fifo0/data_mem_reg_16__5_/d   -917.83
    0:17:28   27007.1    404.39 6319396.0    5664.9 fifo0/data_mem_reg_16__5_/d   -917.83
    0:17:28   27007.1    404.39 6319396.0    5664.9 fifo0/data_mem_reg_16__5_/d   -917.83
    0:17:28   27007.0    404.39 6319432.0    5664.9 fifo1/data_mem_reg_0__38_/d   -917.83
    0:17:28   27007.4    404.39 6319067.5    5664.9 fifo1/data_mem_reg_14__56_/d   -917.83
    0:17:28   27007.4    404.39 6319067.5    5664.9 fifo1/data_mem_reg_14__56_/d   -917.83
    0:17:31   27007.5    404.39 6318736.5    5664.9 fifo1/data_mem_reg_31__6_/d   -917.83
    0:17:31   27007.5    404.39 6318736.5    5664.9 fifo1/data_mem_reg_31__6_/d   -917.83
    0:17:31   27007.5    404.39 6318736.5    5664.9 fifo1/data_mem_reg_31__6_/d   -917.83
    0:17:31   27007.5    404.39 6318736.5    5664.9 fifo1/data_mem_reg_31__6_/d   -917.83
    0:17:32   27007.4    404.39 6318665.5    5664.9 fifo0/data_mem_reg_29__24_/d   -917.83
    0:17:32   27007.3    404.39 6318667.0    5664.9 fifo1/data_mem_reg_9__6_/d   -917.83
    0:17:33   27007.8    404.39 6317745.0    5664.9 fifo1/data_mem_reg_31__14_/d   -917.83
    0:17:35   27008.0    404.39 6317512.5    5664.9 fifo1/data_mem_reg_19__20_/d   -917.78
    0:17:35   27008.0    404.39 6317512.5    5664.9 fifo1/data_mem_reg_19__20_/d   -917.78
    0:17:35   27008.0    404.39 6317512.5    5664.9 fifo1/data_mem_reg_19__20_/d   -917.78
    0:17:35   27008.0    404.39 6317512.5    5664.9 fifo1/data_mem_reg_19__20_/d   -917.78
    0:17:35   27008.1    404.39 6317374.5    5664.9 fifo1/data_mem_reg_9__27_/d   -917.78
    0:17:35   27008.1    404.39 6317374.5    5664.9 fifo1/data_mem_reg_9__27_/d   -917.78
    0:17:36   27008.3    404.39 6317123.5    5664.9 fifo1/data_mem_reg_30__47_/d   -917.78
    0:17:36   27008.3    404.39 6316988.0    5664.9 fifo1/data_mem_reg_10__2_/d   -917.78
    0:17:36   27008.3    404.39 6316988.0    5664.9 fifo1/data_mem_reg_10__2_/d   -917.78
    0:17:37   27008.2    404.39 6316825.0    5664.9 fifo0/data_mem_reg_3__12_/d   -917.78
    0:17:38   27008.6    404.39 6316313.5    5664.9 fifo1/data_mem_reg_4__42_/d   -917.78
    0:17:38   27008.6    404.39 6316313.5    5664.9 fifo1/data_mem_reg_4__42_/d   -917.78
    0:17:39   27008.5    404.39 6316312.0    5664.9 fifo1/data_mem_reg_14__50_/d   -917.78
    0:17:39   27008.4    404.39 6316308.0    5664.9 fifo1/data_mem_reg_16__20_/d   -917.78
    0:17:42   27008.4    404.39 6315748.5    5664.9 fifo1/data_mem_reg_10__5_/d   -917.78
    0:17:42   27008.4    404.39 6315748.5    5664.9 fifo1/data_mem_reg_10__5_/d   -917.78
    0:17:42   27008.4    404.39 6315748.5    5664.9 fifo1/data_mem_reg_10__5_/d   -917.78
    0:17:42   27008.4    404.39 6315748.5    5664.9 fifo1/data_mem_reg_10__5_/d   -917.78
    0:17:42   27008.3    404.39 6315702.5    5664.9 fifo1/data_mem_reg_9__25_/d   -917.78
    0:17:43   27008.1    404.39 6315698.0    5664.9 fifo1/data_mem_reg_31__13_/d   -917.78
    0:17:45   27007.9    404.39 6315696.5    5664.9 fifo1/data_mem_reg_5__3_/d   -917.78
    0:17:45   27007.8    404.39 6315493.5    5664.9 fifo1/data_mem_reg_30__45_/d   -917.78
    0:17:45   27007.8    404.39 6315493.5    5664.9 fifo1/data_mem_reg_30__45_/d   -917.78
    0:17:46   27007.9    404.39 6315164.5    5664.9 fifo1/data_mem_reg_10__63_/d   -917.78
    0:17:46   27007.9    404.39 6315164.5    5664.9 fifo1/data_mem_reg_10__63_/d   -917.78
    0:17:46   27007.9    404.39 6315164.5    5664.9 fifo1/data_mem_reg_10__63_/d   -917.78
    0:17:46   27007.9    404.39 6315164.5    5664.9 fifo1/data_mem_reg_10__63_/d   -917.78
    0:17:46   27007.6    404.39 6315051.0    5664.9 fifo0/data_mem_reg_6__42_/d   -917.78
    0:17:47   27007.5    404.39 6315050.5    5664.9 fifo1/data_mem_reg_5__3_/d   -917.78
    0:17:48   27007.5    404.39 6314804.5    5664.9 fifo0/data_mem_reg_21__42_/d   -917.78
    0:17:48   27007.5    404.39 6314804.5    5664.9 fifo0/data_mem_reg_21__42_/d   -917.78
    0:17:49   27007.9    404.39 6314684.0    5664.9 fifo1/data_mem_reg_14__44_/d   -917.78
    0:17:49   27007.9    404.39 6314684.0    5664.9 fifo1/data_mem_reg_14__44_/d   -917.78
    0:17:49   27007.9    404.39 6314222.5    5664.9 fifo1/data_mem_reg_5__3_/d   -917.78
    0:17:49   27007.9    404.39 6314222.5    5664.9 fifo1/data_mem_reg_5__3_/d   -917.78
    0:17:50   27007.8    404.39 6314199.5    5664.9 fifo1/data_mem_reg_22__25_/d   -917.78
    0:17:50   27007.9    404.39 6313802.5    5664.9 fifo1/data_mem_reg_29__24_/d   -917.78
    0:17:50   27007.9    404.39 6313802.5    5664.9 fifo1/data_mem_reg_29__24_/d   -917.78
    0:17:50   27007.9    404.39 6313802.5    5664.9 fifo1/data_mem_reg_29__24_/d   -917.78
    0:17:50   27007.6    404.39 6313212.0    5664.9 fifo1/data_mem_reg_6__59_/d   -917.78
    0:17:50   27007.6    404.39 6313212.0    5664.9 fifo1/data_mem_reg_6__59_/d   -917.78
    0:17:52   27007.4    404.39 6313197.5    5664.9 check_ecc_in0_secded_in0_data_tmp_reg_60_/rb   -917.78
    0:17:54   27007.4    404.39 6313187.5    5664.9 fifo0/data_mem_reg_17__64_/si   -917.78
    0:17:54   27007.4    404.39 6313187.5    5664.9 fifo0/data_mem_reg_17__64_/si   -917.78
    0:17:54   27007.7    404.39 6312940.0    5664.9 fifo1/data_mem_reg_3__61_/d   -917.78
    0:17:55   27007.9    404.39 6312093.0    5664.9 fifo1/data_mem_reg_22__23_/d   -917.78
    0:17:56   27007.9    404.39 6312091.5    5664.9 fifo0/data_mem_reg_19__4_/d   -917.78
    0:17:57   27008.0    404.39 6311871.5    5664.9 fifo1/data_mem_reg_14__46_/d   -917.78
    0:17:57   27008.0    404.39 6311871.5    5664.9 fifo1/data_mem_reg_14__46_/d   -917.78
    0:17:58   27007.9    404.39 6311868.5    5664.9 fifo1/data_mem_reg_10__63_/d   -917.78
    0:17:58   27007.9    404.39 6311868.5    5664.9 fifo0/data_mem_reg_21__42_/d   -917.78
    0:17:59   27008.0    404.39 6311642.5    5664.9 fifo1/data_mem_reg_30__54_/d   -917.78
    0:18:00   27008.4    404.39 6311497.5    5664.9 fifo1/data_mem_reg_6__58_/d   -917.78
    0:18:02   27008.3    404.39 6311500.5    5664.9 fifo1/data_mem_reg_10__5_/d   -917.78
    0:18:04   27008.8    404.39 6311215.5    5664.9 fifo1/data_mem_reg_6__58_/d   -917.78
    0:18:04   27008.8    404.39 6311215.5    5664.9 fifo1/data_mem_reg_6__58_/d   -917.78
    0:18:07   27008.8    404.39 6310806.5    5664.9 fifo0/data_mem_reg_12__36_/d   -917.78
    0:18:07   27008.8    404.39 6310806.5    5664.9 fifo0/data_mem_reg_12__36_/d   -917.78
    0:18:07   27008.8    404.39 6310806.5    5664.9 fifo0/data_mem_reg_12__36_/d   -917.78
    0:18:07   27008.8    404.39 6310806.5    5664.9 fifo0/data_mem_reg_12__36_/d   -917.78
    0:18:09   27009.0    404.39 6310422.5    5664.9 fifo1/data_mem_reg_6__59_/d   -917.78
    0:18:11   27008.9    404.39 6310394.0    5664.9 fifo1/data_mem_reg_6__58_/d   -917.78
    0:18:14   27008.9    404.39 6310303.0    5664.9 fifo0/data_mem_reg_12__36_/d   -917.78
    0:18:17   27008.7    404.39 6310169.5    5664.9 fifo1/data_mem_reg_30__33_/d   -917.78
    0:18:17   27008.7    404.39 6310169.5    5664.9 fifo1/data_mem_reg_30__33_/d   -917.78
    0:18:17   27008.7    404.39 6309989.0    5664.9 fifo1/data_mem_reg_12__4_/d   -917.78
    0:18:17   27008.7    404.39 6309989.0    5664.9 fifo1/data_mem_reg_12__4_/d   -917.78
    0:18:20   27008.6    404.39 6309723.0    5664.9 fifo1/data_mem_reg_23__23_/d   -917.78
    0:18:20   27008.6    404.39 6309723.0    5664.9 fifo1/data_mem_reg_23__23_/d   -917.78
    0:18:21   27008.5    404.39 6309699.5    5664.9 fifo1/data_mem_reg_25__16_/d   -917.78
    0:18:21   27008.2    404.39 6309737.5    5664.9 fifo1/data_mem_reg_24__58_/d   -917.78
    0:18:21   27008.2    404.39 6309737.5    5664.9 fifo1/data_mem_reg_24__58_/d   -917.78
    0:18:22   27008.0    404.39 6309727.5    5664.9 fifo0/data_mem_reg_28__36_/d   -917.78
    0:18:29   27007.9    404.39 6309727.5    5664.9 fifo1/data_mem_reg_5__42_/d   -917.78
    0:18:32   27007.9    404.39 6309326.0    5664.9 fifo1/data_mem_reg_1__47_/d   -917.78
    0:18:32   27007.9    404.39 6309326.0    5664.9 fifo1/data_mem_reg_1__47_/d   -917.78
    0:18:32   27007.9    404.39 6309326.0    5664.9 fifo1/data_mem_reg_1__47_/d   -917.78
    0:18:33   27007.8    404.39 6309326.5    5664.9 fifo1/data_mem_reg_10__13_/d   -917.78
    0:18:33   27007.8    404.39 6309327.5    5664.9 fifo1/data_mem_reg_22__14_/d   -917.78
    0:18:35   27007.8    404.39 6309328.0    5664.9 fifo1/data_mem_reg_2__24_/d   -917.78
    0:18:36   27007.6    404.39 6309302.0    5664.9 fifo1/data_mem_reg_1__44_/d   -917.78
    0:18:38   27007.2    404.39 6309066.5    5664.9 fifo1/data_mem_reg_26__44_/d   -917.78
    0:18:38   27007.2    404.39 6309066.5    5664.9 fifo1/data_mem_reg_26__44_/d   -917.78
    0:18:41   27007.1    404.39 6309031.5    5664.9 fifo1/data_mem_reg_6__10_/d   -917.78
    0:18:47   27006.9    404.39 6309030.0    5664.9 dout[89]                    -917.78
    0:18:52   27007.1    404.39 6308808.5    5664.9 test_so19                   -920.84
    0:18:52   27007.4    404.39 6308586.5    5664.9 test_so17                   -930.49
    0:18:54   27007.6    404.39 6308380.0    5664.9 test_so11                   -933.39
    0:18:55   27007.6    404.39 6308379.0    5664.9 test_so10                   -933.39
    0:18:57   27007.5    404.39 6308209.5    5664.9 test_so15                   -934.54
    0:19:07   27007.3    404.39 6308209.0    5664.9 dout[41]                    -934.54
    0:19:16   27007.3    404.39 6308011.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d   -934.54
    0:19:16   27007.1    404.39 6308011.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_56_/d   -934.54
    0:19:19   27007.1    404.39 6308030.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_97_/d   -934.54
    0:19:20   27007.0    404.39 6308027.0    5664.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_6_/d   -934.54
    0:19:22   27006.7    404.39 6308021.0    5664.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d   -934.54
    0:19:25   27006.6    404.39 6308023.0    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_36_/d   -934.54
    0:19:26   27006.4    404.39 6308033.0    5664.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d   -934.54
    0:19:27   27006.4    404.39 6307968.0    5664.9 check_ecc_in0_secded_in0_data_tmp_reg_52_/d   -934.54
    0:19:29   27006.6    404.39 6307991.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_36_/d   -934.57
    0:19:29   27006.6    404.39 6307991.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_2_/d   -934.57
    0:19:47   27006.7    404.39 6308312.0    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_7_/d   -934.57
    0:19:48   27006.3    404.39 6308303.0    5664.9 fifo2/data_rd_reg_84_/d     -934.57
    0:19:48   27006.2    404.39 6308302.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_6_/d   -934.57
    0:19:48   27006.2    404.39 6308317.0    5664.9 check_ecc_in0_secded_in0_data_tmp_reg_53_/d   -934.57
    0:19:50   27006.1    404.39 6308315.5    5664.9 gen_ecc_alu0_ecc_reg_6_/d   -934.57
    0:19:51   27006.0    404.39 6308320.0    5664.9 check_ecc_in0_secded_in0_data_tmp_reg_53_/d   -934.57
    0:19:52   27005.6    404.39 6308313.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_40_/d   -934.57
    0:19:53   27005.6    404.39 6308305.0    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_6_/d   -934.57
    0:19:54   27005.4    404.39 6308256.5    5664.9 check_ecc_in1_secded_in0_data_tmp_reg_4_/d   -934.57
    0:19:54   27005.3    404.39 6308221.5    5664.9 check_ecc_alu0/secded_alu0_data_tmp_reg_6_/d   -934.57
    0:19:55   27005.9    404.39 6308108.5    5661.9 fifo2/data_rd_reg_64_/d     -934.57
    0:19:56   27005.8    404.39 6308110.5    5661.9 check_ecc_alu0/secded_alu0_data_tmp_reg_20_/d   -934.57
    0:19:57   27005.7    404.39 6308121.0    5661.9 fifo2/data_rd_reg_136_/d    -934.57
    0:19:57   27005.4    404.39 6308113.0    5661.9 check_ecc_alu0/secded_alu0_data_tmp_reg_25_/d   -934.57
    0:19:57   27005.4    404.39 6308109.5    5661.9 fifo2/data_rd_reg_24_/d     -934.57
    0:20:06   27005.1    404.39 6308104.5    5661.9 check_ecc_alu0/secded_alu0_data_tmp_reg_126_/d   -934.61
    0:20:09   27004.9    404.39 6308092.0    5661.9 fifo2/data_rd_reg_83_/d     -934.61
    0:20:10   27005.4    404.39 6307991.0    5661.9 check_ecc_in0_secded_in0_data_tmp_reg_32_/d   -934.61
    0:20:13   27005.4    404.39 6307980.5    5661.9 check_ecc_in1_gen_ecc_in0_ecc_reg_6_/d   -934.61
    0:20:14   27005.3    404.39 6307956.0    5661.9 check_ecc_in1_gen_ecc_in0_ecc_reg_3_/d   -934.61
    0:20:16   27005.2    404.39 6307941.5    5661.9 fifo2/data_rd_reg_134_/d    -934.61
    0:20:19   27005.1    404.39 6307931.5    5661.9 check_ecc_in1_secded_in0_data_tmp_reg_11_/d   -934.79
    0:20:19   27005.2    404.39 6307925.0    5661.9 gen_ecc_alu0_ecc_reg_5_/d   -934.22
    0:20:19   27005.2    404.39 6307925.0    5661.9 gen_ecc_alu0_ecc_reg_5_/d   -934.22
    0:20:19   27005.7    404.39 6307919.5    5661.7 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d   -934.22
    0:20:20   27005.3    404.39 6307923.0    5661.5 gen_ecc_alu0_ecc_reg_5_/d   -934.22
    0:20:21   27005.5    404.39 6307883.5    5661.5 fifo2/data_mem_reg_0__44_/d   -934.09
    0:20:21   27005.5    404.39 6307883.5    5661.5 fifo2/data_mem_reg_0__44_/d   -934.09
    0:20:21   27005.5    404.39 6307883.5    5661.5 fifo2/data_mem_reg_0__44_/d   -934.09
    0:20:21   27005.5    404.39 6307883.5    5661.5 fifo2/data_mem_reg_0__44_/d   -934.09
    0:20:22   27005.5    404.39 6307879.0    5661.5 gen_ecc_alu0_ecc_reg_0_/d   -934.09
    0:20:25   27005.3    404.39 6307874.5    5661.5 fifo2/data_rd_reg_90_/d     -934.09
    0:20:28   27005.3    404.39 6307872.5    5661.5 check_ecc_in1_gen_ecc_in0_ecc_reg_2_/d   -934.06
    0:20:28   27005.1    404.39 6307873.5    5661.5 check_ecc_alu0/secded_alu0_data_tmp_reg_83_/d   -934.06
    0:20:28   27005.1    404.39 6307866.0    5661.5 check_ecc_in1_gen_ecc_in0_ecc_reg_2_/d   -934.06
    0:20:30   27005.0    404.39 6307802.5    5661.5 check_ecc_in1_secded_in0_data_tmp_reg_17_/d   -934.06
    0:20:30   27005.0    404.39 6307798.5    5661.5 alu_core0_tmp_add_reg_60_/d   -934.06
    0:20:38   27005.3    404.39 6307775.5    5661.5 fifo1/data_rd_reg_63_/d     -933.70
    0:20:40   27005.3    404.39 6307767.5    5661.5 fifo0/data_rd_reg_65_/d     -933.70
    0:20:43   27004.9    404.39 6307760.0    5661.5 fifo2/data_rd_reg_72_/d     -933.70
    0:20:43   27004.6    404.39 6307753.0    5661.5 check_ecc_in0_secded_in0_data_tmp_reg_44_/d   -933.70
    0:20:43   27004.4    404.39 6307750.5    5661.5 fifo2/data_rd_reg_90_/d     -933.70
    0:20:44   27004.3    404.39 6307753.0    5661.5 fifo2/data_rd_reg_99_/d     -933.70
    0:20:44   27004.2    404.39 6307738.5    5661.5 fifo2/data_rd_reg_99_/d     -933.70
    0:20:45   27004.0    404.39 6307741.0    5661.5 fifo0/data_rd_reg_35_/d     -933.70
    0:20:45   27003.8    404.39 6307729.0    5661.5 check_ecc_in0_secded_in0_data_tmp_reg_36_/d   -933.70
    0:20:46   27003.7    404.39 6307746.0    5661.5 check_ecc_in0_secded_in0_data_tmp_reg_54_/d   -933.66
    0:20:47   27003.6    404.39 6307735.5    5661.5 fifo0/data_rd_reg_35_/d     -933.66
    0:20:47   27004.3    404.39 6307706.0    5656.5 fifo1/data_rd_reg_36_/d     -933.66
    0:20:48   27004.7    404.39 6307703.0    5656.5 fifo1/data_rd_reg_2_/d      -933.10
    0:20:49   27005.2    404.39 6307698.5    5656.5 fifo0/data_rd_reg_70_/d     -932.71
    0:20:50   27004.5    404.39 6307694.5    5656.5 fifo0/data_rd_reg_70_/d     -932.71
    0:20:52   27004.3    404.39 6307702.0    5656.5 check_ecc_alu0/secded_alu0_data_rxc_reg_42_/d   -932.71
    0:20:54   27004.3    404.39 6307686.5    5656.5 fifo0/data_rd_reg_65_/d     -932.71
    0:21:02   27004.9    404.39 6307693.5    5656.5 fifo1/data_rd_reg_9_/d      -932.38
    0:21:07   27004.9    404.39 6307694.0    5656.5 check_ecc_alu0/secded_alu0_data_tmp_reg_128_/d   -932.39
    0:21:07   27004.8    404.39 6307714.0    5656.5 check_ecc_alu0/secded_alu0_data_tmp_reg_128_/d   -932.39
    0:21:08   27004.7    404.39 6307696.0    5656.5 fifo2/data_rd_reg_15_/d     -932.39
    0:21:08   27004.7    404.39 6307690.5    5656.5 alu_core0_tmp_add_reg_58_/d   -932.39
    0:21:09   27004.8    404.39 6307692.0    5656.5 fifo2/data_rd_reg_15_/d     -932.29
    0:21:09   27004.5    404.39 6307712.5    5656.5 check_ecc_alu0/secded_alu0_data_rxc_reg_63_/d   -932.29
    0:21:10   27004.7    404.39 6307670.5    5656.5 fifo1/data_rd_reg_67_/d     -932.06
    0:21:11   27004.8    404.39 6307670.0    5656.5 fifo2/data_rd_reg_81_/d     -931.51
    0:21:11   27004.8    404.39 6307653.5    5656.5 fifo0/data_rd_reg_62_/d     -931.51
    0:21:13   27004.7    404.39 6307652.0    5656.5 fifo2/data_rd_reg_82_/d     -931.53
    0:21:14   27004.4    404.39 6307648.0    5656.5 fifo0/data_rd_reg_36_/d     -931.53
    0:21:15   27004.2    404.39 6307675.5    5656.5 fifo1/data_rd_reg_4_/d      -931.53
    0:21:16   27004.0    404.39 6307674.5    5656.5 fifo2/data_rd_reg_57_/d     -931.53
    0:21:17   27004.1    404.39 6307662.5    5656.5 fifo0/data_rd_reg_3_/d      -930.41
    0:21:18   27003.7    404.39 6307643.0    5656.5 fifo2/data_rd_reg_56_/d     -930.41
    0:21:18   27003.9    404.39 6307636.5    5656.5 fifo1/data_rd_reg_53_/d     -930.14
    0:21:19   27003.6    404.39 6307679.0    5656.5 fifo0/data_rd_reg_3_/d      -930.11
    0:21:19   27003.5    404.39 6307666.0    5656.5 fifo0/data_rd_reg_19_/d     -930.11
    0:21:20   27003.3    404.39 6307661.0    5656.5 alu_core0_tmp_add_reg_57_/d   -930.11
    0:21:20   27003.3    404.39 6307648.0    5656.5 fifo0/data_rd_reg_40_/d     -930.11
    0:21:20   27002.9    404.39 6307640.5    5656.5 check_ecc_alu0/secded_alu0_data_tmp_reg_132_/d   -930.11
    0:21:20   27002.8    404.39 6307641.5    5656.5 check_ecc_alu0/secded_alu0_data_tmp_reg_132_/d   -930.11
    0:21:21   27002.7    404.39 6307641.5    5656.5 fifo1/data_rd_reg_64_/d     -930.11
    0:21:21   27002.6    404.39 6307647.5    5656.5 fifo0/data_rd_reg_20_/d     -930.11
    0:21:21   27002.5    404.39 6307647.5    5656.5 fifo1/data_rd_reg_9_/d      -930.11
    0:21:21   27002.5    404.39 6307638.5    5656.5 check_ecc_in1_secded_in0_data_rxc_reg_34_/d   -930.11
    0:21:21   27002.5    404.39 6307638.5    5656.5 check_ecc_in1_secded_in0_data_rxc_reg_34_/d   -930.11
    0:21:22   27002.4    404.39 6307632.0    5656.5 alu_core0_tmp_add_reg_25_/d   -930.11
    0:21:22   27002.1    404.39 6307627.5    5656.5 fifo2/data_rd_reg_112_/d    -930.11
    0:21:22   27002.0    404.39 6307627.5    5656.5 fifo0/data_rd_reg_17_/d     -930.11
    0:21:23   27002.0    404.39 6307616.5    5656.5 alu_core0_tmp_add_reg_23_/d   -930.11
    0:21:23   27001.9    404.39 6307609.0    5656.5 fifo1/data_rd_reg_64_/d     -930.11
    0:21:23   27001.8    404.39 6307603.5    5656.5 fifo2/data_rd_reg_135_/d    -930.11
    0:21:23   27001.4    404.39 6307599.0    5656.5 fifo0/data_rd_reg_17_/d     -930.11
    0:21:23   27001.2    404.39 6307613.0    5656.5 fifo2/data_rd_reg_95_/d     -930.11
    0:21:24   27001.0    404.39 6307611.0    5656.5 fifo0/data_rd_reg_7_/d      -930.11
    0:21:24   27000.9    404.39 6307601.5    5656.5 fifo1/data_rd_reg_4_/d      -930.11
    0:21:25   27000.9    404.39 6307593.0    5656.5 fifo1/data_rd_reg_15_/d     -930.11
    0:21:25   27000.7    404.39 6307592.5    5656.5 fifo0/data_rd_reg_16_/d     -930.11
    0:21:26   27000.8    404.39 6307577.5    5656.5 fifo0/data_rd_reg_16_/d     -930.00
    0:21:30   27000.8    404.39 6307567.0    5656.5 fifo0/data_rd_reg_39_/d     -930.00
    0:21:31   26999.4    404.39 6307563.0    5656.5 check_ecc_alu0/secded_alu0_data_rxc_reg_46_/d   -930.00
    0:21:35   27000.3    404.39 6307555.0    5649.5 fifo1/data_rd_reg_14_/d     -930.00
    0:21:40   27000.3    404.39 6307533.5    5649.5 fifo1/data_rd_reg_0_/d      -930.00
    0:21:42   27000.2    404.39 6307534.0    5649.5 fifo2/data_rd_reg_105_/d    -930.00
    0:21:47   27000.2    404.39 6307531.5    5649.5 fifo1/data_rd_reg_37_/d     -930.00
    0:21:49   26999.9    404.39 6307523.5    5649.5 check_ecc_alu0/secded_alu0_data_rxc_reg_56_/d   -930.00
    0:21:55   27000.3    404.39 6307536.0    5649.5 fifo1/data_rd_reg_37_/d     -929.56
    0:21:59   27000.2    404.39 6307539.0    5649.5 check_ecc_in1_secded_in0_data_rxc_reg_36_/d   -929.56
    0:22:01   26999.9    404.39 6307539.0    5649.5 fifo1/data_rd_reg_63_/d     -929.56
    0:22:06   26999.9    404.39 6307532.0    5649.5 check_ecc_in1_secded_in0_data_rxc_reg_36_/d   -929.56
    0:22:07   26999.6    404.39 6307524.0    5649.5 check_ecc_alu0/secded_alu0_data_tmp_reg_132_/d   -929.56
    0:22:11   26999.5    404.39 6307518.5    5649.5 fifo2/data_rd_reg_98_/d     -929.56
    0:22:12   26998.8    404.39 6307515.5    5649.5 check_ecc_alu0/secded_alu0_data_rxc_reg_46_/d   -929.56
    0:22:12   26998.8    404.39 6307511.0    5649.5 fifo2/data_rd_reg_86_/d     -929.56
    0:22:16   26999.7    404.39 6307508.5    5643.5 fifo1/data_rd_reg_10_/d     -929.56
    0:22:17   26999.7    404.39 6307503.5    5643.5 fifo1/data_rd_reg_69_/d     -929.56
    0:22:17   26999.7    404.39 6307499.0    5643.5 alu_core0_tmp_add_reg_47_/d   -929.56
    0:22:19   26999.7    404.39 6307485.0    5643.5 fifo1/data_rd_reg_69_/d     -929.20
    0:22:20   26999.6    404.39 6307479.5    5643.5 init_mask_in0_mask_reg_6__61_/d   -929.20
    0:22:21   26999.5    404.39 6307479.5    5643.5 fifo1/data_rd_reg_30_/d     -929.20
    0:22:22   26999.5    404.39 6307477.0    5643.5 fifo0/data_rd_reg_27_/d     -929.20
    0:22:27   26999.4    404.39 6307476.5    5643.5 alu_core0_tmp_add_reg_44_/d   -929.20
    0:22:32   26999.3    404.39 6307476.5    5643.5 alu_core0_tmp_add_reg_25_/d   -929.20
    0:22:34   26999.2    404.39 6307475.5    5643.5 check_ecc_alu0/secded_alu0_data_tmp_reg_132_/d   -929.20
    0:22:34   26999.0    404.39 6307474.5    5643.5 fifo0/data_rd_reg_16_/d     -929.20
    0:22:49   26998.9    404.39 6307471.0    5643.5 check_ecc_alu0/secded_alu0_data_rxc_reg_61_/d   -929.20
    0:23:12   26998.7    404.39 6307497.5    5643.5 fifo2/data_rd_reg_55_/d     -929.20
    0:23:12   26998.7    404.39 6307493.5    5643.5 fifo1/data_rd_reg_8_/d      -929.20
    0:23:14   26999.5    404.39 6307495.5    5637.5 fifo0/data_rd_reg_0_/d      -929.20
    0:23:15   26998.8    404.39 6307494.0    5637.5 fifo2/data_rd_reg_19_/d     -929.20
    0:23:16   26998.8    404.39 6307491.0    5637.5 fifo2/data_rd_reg_53_/d     -929.20
    0:23:20   26998.6    404.39 6307487.5    5637.5 fifo0/data_rd_reg_61_/d     -929.20
    0:23:24   26998.0    404.39 6307469.5    5637.5 fifo2/data_rd_reg_45_/d     -929.20
    0:23:24   26998.0    404.39 6307467.5    5637.5 alu_core0_tmp_add_reg_35_/d   -929.20
    0:23:24   26997.9    404.39 6307466.5    5637.5 fifo0/data_rd_reg_27_/d     -929.20
    0:23:27   26998.3    404.39 6307465.5    5636.5 fifo1/data_rd_reg_11_/d     -929.20
    0:23:38   26997.9    404.39 6307465.0    5636.5 fifo2/data_rd_reg_121_/d    -929.20
    0:23:41   26998.3    404.39 6307464.0    5632.5 fifo2/data_rd_reg_46_/d     -929.20
    0:23:44   26998.3    404.39 6307464.0    5632.5 fifo1/data_rd_reg_46_/d     -929.20
    0:23:50   26998.2    404.39 6307463.0    5632.5 fifo2/data_rd_reg_126_/d    -929.20
    0:23:57   26998.2    404.39 6307463.5    5632.5 fifo0/data_rd_reg_23_/d     -929.20
Information: route_opt running in 4 threads . (ROPT-031)
    0:24:09   26998.2    403.70 6307674.0    5632.5 fifo1/clk_gate_data_rd_reg_1_latch/en   -929.20
    0:24:12   26998.8    399.17 6307822.5    5632.5 fifo1/clk_gate_data_rd_reg_1_latch/en   -929.20
    0:24:45   26998.8    399.17 6307738.5    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   -929.20
    0:24:53   26998.8    399.17 6307735.5    5632.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d   -929.20
    0:24:56   26999.1    399.17 6307731.0    5632.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d   -929.20
    0:25:00   26999.1    399.17 6307699.0    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_59_/d   -929.20
    0:25:13   26999.1    399.17 6307682.5    5632.5 fifo2/data_rd_reg_51_/d     -929.20
    0:25:19   26999.0    399.17 6307674.5    5632.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d   -929.20
    0:25:21   26999.0    399.17 6307643.5    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_2_/d   -929.20
    0:25:22   26998.7    399.17 6307674.0    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_64_/d   -929.20
    0:25:22   26998.5    399.17 6307673.5    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_2_/d   -929.20
    0:25:23   26998.5    399.17 6307724.0    5632.5 check_ecc_alu0/secded_alu0_data_tmp_reg_2_/d   -929.20

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 04:21:53 2015
****************************************
Std cell utilization: 14.56%  (385858/(3283200-633155))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        966648   sites, (non-fixed:385858 fixed:580790)
                      58978    cells, (non-fixed:43480  fixed:15498)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      633155   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       749 
Avg. std cell width:  0.71 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 04:21:53 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 5407 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(0 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 04:22:00 2015
****************************************

avg cell displacement:    0.283 um ( 0.71 row height)
max cell displacement:    2.548 um ( 6.39 row height)
std deviation:            0.227 um ( 0.57 row height)
number of cell moved:      5202 cells (out of 43480 cells)

Largest displacement cells:
  Cell: route1242 (d04bfn00ynud5)
    Input location: (-0.270 63.110)
    Legal location: (0.770 65.436)
    Displacement: 2.548 um, e.g. 6.39 row height.
  Cell: fifo1/U784 (d04can03nn0a5)
    Input location: (1.540 61.446)
    Legal location: (3.290 62.244)
    Displacement: 1.923 um, e.g. 4.82 row height.
  Cell: place463 (d04bfn00ynud5)
    Input location: (0.490 61.845)
    Legal location: (2.170 62.643)
    Displacement: 1.860 um, e.g. 4.66 row height.
  Cell: fifo1/route851 (d04bfn11wn0a5)
    Input location: (40.810 22.914)
    Legal location: (41.090 24.738)
    Displacement: 1.845 um, e.g. 4.62 row height.
  Cell: route1217 (d04bfn00ynud5)
    Input location: (-0.194 62.608)
    Legal location: (1.610 62.244)
    Displacement: 1.840 um, e.g. 4.61 row height.
  Cell: route1241 (d04bfn00ynud5)
    Input location: (-0.182 62.942)
    Legal location: (1.610 62.643)
    Displacement: 1.817 um, e.g. 4.55 row height.
  Cell: fifo1/route997 (d04bfn11wn0a5)
    Input location: (47.390 30.455)
    Legal location: (45.710 31.122)
    Displacement: 1.808 um, e.g. 4.53 row height.
  Cell: fifo1/cts1108 (d04bfn11wn0a5)
    Input location: (47.810 30.324)
    Legal location: (47.040 31.920)
    Displacement: 1.772 um, e.g. 4.44 row height.
  Cell: fifo2/route1615 (d04bfn11wn0a5)
    Input location: (134.540 146.604)
    Legal location: (133.070 145.635)
    Displacement: 1.761 um, e.g. 4.41 row height.
  Cell: fifo2/route1614 (d04bfn11wn0a5)
    Input location: (134.540 146.523)
    Legal location: (134.470 144.837)
    Displacement: 1.687 um, e.g. 4.23 row height.

Total 43 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    24 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
(fixed placement) Spacing Rule Violations     : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
Number of Spacing Rule Violations     : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Optimization Stage 2 Done             Tue Mar 31 04:23:00 2015
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Stage 2 Eco Route             Tue Mar 31 04:23:05 2015

  Beginning incremental routing (track Stage 2)
  ----------------------------------------------

Successfully removed route by type
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 57602, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:15 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DBIn Done] Stage (MB): Used  148  Alloctr  157  Proc  236 
[DBIn Done] Total (MB): Used  149  Alloctr  159  Proc 1061 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  149  Alloctr  158  Proc 1061 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-effort                                                 :        medium              
-double_pattern_utilization_by_layer_name               :        {}                  
-exclude_blocked_gcells_from_congestion_report          :        false               
-extra_blocked_layer_utilization_reduction              :        0                   
-force_full_effort                                      :        false               
-layer_based_congestion_map                             :        true                
-macro_boundary_track_utilization                       :        100                 
-macro_boundary_width                                   :        5                   
-macro_corner_track_utilization                         :        95                  
-timing_driven                                          :        true                
-timing_driven_effort_level                             :        high                
-voltage_area_corner_track_utilization                  :        100                 

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   49  Alloctr   49  Proc   42 
[End of Build Tech Data] Total (MB): Used  209  Alloctr  218  Proc 1108 
Net statistics:
Total number of nets     = 58995
Number of nets to route  = 57602
Number of nets with min-layer-mode soft = 1400
Number of nets with min-layer-mode soft-cost-medium = 1400
Number of nets with max-layer-mode hard = 968
1393 nets are fully connected,
 of which 1393 are detail routed and 0 are global routed.
423 nets have non-default rule ndr_defaultW_3T_noSh_Lth
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   19  Alloctr   20  Proc   28 
[End of Build All Nets] Total (MB): Used  229  Alloctr  238  Proc 1137 
Average gCell capacity  4.50     on layer (1)    m0
Average gCell capacity  4.27     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.64     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   25 
[End of Build Congestion map] Total (MB): Used  228  Alloctr  249  Proc 1163 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   74  Alloctr   84  Proc   97 
[End of Build Data] Total (MB): Used  234  Alloctr  253  Proc 1163 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:06 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Blocked Pin Detection] Stage (MB): Used    5  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  234  Alloctr  253  Proc 1164 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:09
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[End of Initial Routing] Stage (MB): Used   35  Alloctr   34  Proc   81 
[End of Initial Routing] Total (MB): Used  269  Alloctr  287  Proc 1245 
Initial. Routing result:
Initial. Both Dirs: Overflow = 36058 Max = 5 GRCs = 32915 (2.85%)
Initial. H routing: Overflow = 34356 Max = 5 (GRCs =  1) GRCs = 30796 (5.33%)
Initial. V routing: Overflow =  1702 Max = 3 (GRCs =  4) GRCs =  2119 (0.37%)
Initial. m0         Overflow =    23 Max = 1 (GRCs = 23) GRCs =    24 (0.00%)
Initial. m1         Overflow =  1374 Max = 3 (GRCs =  4) GRCs =  1796 (0.31%)
Initial. m2         Overflow =  1810 Max = 3 (GRCs =  8) GRCs =  2016 (0.35%)
Initial. m3         Overflow =    36 Max = 1 (GRCs = 36) GRCs =    36 (0.01%)
Initial. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =   524 Max = 5 (GRCs =  1) GRCs =   423 (0.07%)
Initial. m7         Overflow =   292 Max = 2 (GRCs =  5) GRCs =   287 (0.05%)
Initial. m8         Overflow = 31998 Max = 4 (GRCs =  2) GRCs = 28333 (4.91%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       99.0 0.49 0.04 0.06 0.00 0.22 0.00 0.00 0.00 0.00 0.17 0.00 0.00 0.00
m1       88.0 3.49 0.84 2.14 0.00 2.63 0.39 0.04 0.01 0.00 2.25 0.00 0.00 0.20
m2       60.6 10.8 1.82 11.8 0.00 4.75 6.14 0.94 2.16 0.00 0.72 0.02 0.08 0.01
m3       61.9 13.2 6.92 8.49 2.23 4.37 1.94 0.41 0.43 0.00 0.07 0.00 0.00 0.00
m4       77.5 15.5 0.00 5.68 0.00 0.92 0.28 0.00 0.02 0.00 0.00 0.00 0.00 0.00
m5       91.2 7.58 0.71 0.42 0.03 0.05 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       83.3 3.05 3.66 6.05 0.00 0.99 1.53 0.48 0.09 0.00 0.75 0.00 0.02 0.05
m7       78.2 0.00 6.16 6.37 0.00 4.83 2.18 0.80 0.00 0.00 1.39 0.00 0.01 0.04
m8       91.9 0.00 0.00 0.00 0.00 2.64 0.00 0.00 0.00 0.00 2.95 0.00 0.00 2.42
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.6 5.61 2.08 4.25 0.23 2.21 1.29 0.28 0.28 0.00 0.86 0.00 0.01 0.28


Initial. Total Wire Length = 492133.49
Initial. Layer m0 wire length = 2419.14
Initial. Layer m1 wire length = 31917.33
Initial. Layer m2 wire length = 157386.83
Initial. Layer m3 wire length = 159400.97
Initial. Layer m4 wire length = 66256.47
Initial. Layer m5 wire length = 20978.22
Initial. Layer m6 wire length = 16415.83
Initial. Layer m7 wire length = 23276.20
Initial. Layer m8 wire length = 14082.50
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 338867
Initial. Via VIA0AX count = 9679
Initial. Via VIA1A count = 191873
Initial. Via VIA2A count = 105812
Initial. Via VIA3C_32 count = 15008
Initial. Via VIA4A count = 7245
Initial. Via VIA5B count = 4501
Initial. Via VIA6A44 count = 3323
Initial. Via VIA7F count = 1426
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:13 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    5  Proc    0 
[End of Phase1 Routing] Total (MB): Used  271  Alloctr  292  Proc 1245 
phase1. Routing result:
phase1. Both Dirs: Overflow = 31415 Max = 4 GRCs = 27168 (2.35%)
phase1. H routing: Overflow = 30841 Max = 4 (GRCs =  1) GRCs = 26343 (4.56%)
phase1. V routing: Overflow =   574 Max = 3 (GRCs =  1) GRCs =   825 (0.14%)
phase1. m0         Overflow =     9 Max = 1 (GRCs =  9) GRCs =    10 (0.00%)
phase1. m1         Overflow =   320 Max = 3 (GRCs =  1) GRCs =   574 (0.10%)
phase1. m2         Overflow =    73 Max = 1 (GRCs =  5) GRCs =   107 (0.02%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =   491 Max = 3 (GRCs =  9) GRCs =   407 (0.07%)
phase1. m7         Overflow =   254 Max = 2 (GRCs =  3) GRCs =   251 (0.04%)
phase1. m8         Overflow = 30267 Max = 4 (GRCs =  1) GRCs = 25819 (4.47%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.8 0.55 0.04 0.07 0.00 0.26 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.3 3.46 0.84 2.09 0.00 2.62 0.37 0.03 0.00 0.00 2.20 0.00 0.00 0.04
m2       60.9 11.4 1.96 12.1 0.00 4.81 5.78 0.84 1.76 0.00 0.26 0.00 0.00 0.00
m3       61.8 13.5 7.04 8.51 2.19 4.24 1.87 0.37 0.37 0.00 0.04 0.00 0.00 0.00
m4       75.3 16.6 0.00 6.37 0.00 1.15 0.38 0.00 0.03 0.00 0.00 0.00 0.00 0.00
m5       89.9 8.62 0.81 0.46 0.04 0.07 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       82.2 3.25 3.88 6.45 0.00 1.10 1.62 0.51 0.10 0.00 0.77 0.00 0.02 0.05
m7       77.4 0.00 6.52 6.47 0.00 5.06 2.19 0.81 0.00 0.00 1.41 0.00 0.01 0.04
m8       92.0 0.00 0.00 0.00 0.00 3.04 0.00 0.00 0.00 0.00 2.63 0.00 0.00 2.28
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 5.93 2.18 4.39 0.23 2.31 1.26 0.26 0.23 0.00 0.78 0.00 0.00 0.25


phase1. Total Wire Length = 493262.80
phase1. Layer m0 wire length = 2757.00
phase1. Layer m1 wire length = 30363.40
phase1. Layer m2 wire length = 147529.74
phase1. Layer m3 wire length = 156456.30
phase1. Layer m4 wire length = 73785.04
phase1. Layer m5 wire length = 24040.62
phase1. Layer m6 wire length = 19349.32
phase1. Layer m7 wire length = 25403.91
phase1. Layer m8 wire length = 13577.47
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 346789
phase1. Via VIA0AX count = 10058
phase1. Via VIA1A count = 190657
phase1. Via VIA2A count = 108648
phase1. Via VIA3C_32 count = 18244
phase1. Via VIA4A count = 8743
phase1. Via VIA5B count = 5143
phase1. Via VIA6A44 count = 3829
phase1. Via VIA7F count = 1467
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:13
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:13 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  273  Alloctr  293  Proc 1245 
phase2. Routing result:
phase2. Both Dirs: Overflow = 26922 Max = 3 GRCs = 19422 (1.68%)
phase2. H routing: Overflow = 26369 Max = 3 (GRCs =  7) GRCs = 18791 (3.25%)
phase2. V routing: Overflow =   552 Max = 2 (GRCs =  4) GRCs =   631 (0.11%)
phase2. m0         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. m1         Overflow =   323 Max = 2 (GRCs =  1) GRCs =   405 (0.07%)
phase2. m2         Overflow =    58 Max = 1 (GRCs =  8) GRCs =    73 (0.01%)
phase2. m3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =   393 Max = 3 (GRCs =  7) GRCs =   343 (0.06%)
phase2. m7         Overflow =   228 Max = 2 (GRCs =  3) GRCs =   225 (0.04%)
phase2. m8         Overflow = 25911 Max = 2 (GRCs = 10623) GRCs = 18368 (3.18%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.8 0.56 0.05 0.07 0.00 0.26 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.4 3.45 0.84 2.09 0.00 2.60 0.36 0.03 0.00 0.00 2.13 0.00 0.00 0.04
m2       60.8 11.4 1.94 12.2 0.00 4.86 5.80 0.85 1.77 0.00 0.26 0.00 0.00 0.00
m3       61.7 13.5 7.09 8.53 2.19 4.21 1.85 0.37 0.36 0.00 0.04 0.00 0.00 0.00
m4       75.2 16.8 0.00 6.38 0.00 1.14 0.36 0.00 0.03 0.00 0.00 0.00 0.00 0.00
m5       89.7 8.87 0.86 0.46 0.04 0.07 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       80.9 3.63 3.99 7.00 0.00 1.20 1.70 0.53 0.12 0.00 0.79 0.00 0.02 0.04
m7       77.1 0.00 6.77 6.53 0.00 5.06 2.17 0.82 0.00 0.00 1.42 0.00 0.00 0.04
m8       93.2 0.00 0.00 0.00 0.00 3.23 0.00 0.00 0.00 0.00 1.38 0.00 0.00 2.12
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.3 5.58 2.06 4.14 0.21 2.16 1.17 0.25 0.22 0.00 0.60 0.00 0.00 0.21


phase2. Total Wire Length = 493227.31
phase2. Layer m0 wire length = 2770.33
phase2. Layer m1 wire length = 30141.55
phase2. Layer m2 wire length = 146535.81
phase2. Layer m3 wire length = 155692.85
phase2. Layer m4 wire length = 73788.89
phase2. Layer m5 wire length = 24494.56
phase2. Layer m6 wire length = 23187.69
phase2. Layer m7 wire length = 26067.71
phase2. Layer m8 wire length = 10547.92
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 348050
phase2. Via VIA0AX count = 10056
phase2. Via VIA1A count = 190445
phase2. Via VIA2A count = 108974
phase2. Via VIA3C_32 count = 18748
phase2. Via VIA4A count = 9142
phase2. Via VIA5B count = 5398
phase2. Via VIA6A44 count = 4069
phase2. Via VIA7F count = 1218
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  273  Alloctr  293  Proc 1245 
phase3. Routing result:
phase3. Both Dirs: Overflow = 25923 Max = 3 GRCs = 17694 (1.53%)
phase3. H routing: Overflow = 25416 Max = 3 (GRCs =  7) GRCs = 17110 (2.96%)
phase3. V routing: Overflow =   507 Max = 2 (GRCs =  4) GRCs =   584 (0.10%)
phase3. m0         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. m1         Overflow =   286 Max = 2 (GRCs =  1) GRCs =   366 (0.06%)
phase3. m2         Overflow =    33 Max = 1 (GRCs =  2) GRCs =    45 (0.01%)
phase3. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m6         Overflow =   352 Max = 3 (GRCs =  7) GRCs =   313 (0.05%)
phase3. m7         Overflow =   221 Max = 2 (GRCs =  3) GRCs =   218 (0.04%)
phase3. m8         Overflow = 25028 Max = 2 (GRCs = 10622) GRCs = 16749 (2.90%)
phase3. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
m0       98.8 0.56 0.05 0.07 0.00 0.26 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00
m1       88.4 3.45 0.83 2.09 0.00 2.60 0.36 0.03 0.00 0.00 2.13 0.00 0.00 0.03
m2       60.8 11.4 1.95 12.2 0.00 4.86 5.80 0.85 1.76 0.00 0.26 0.00 0.00 0.00
m3       61.7 13.5 7.10 8.54 2.20 4.21 1.84 0.37 0.36 0.00 0.04 0.00 0.00 0.00
m4       75.1 16.9 0.00 6.38 0.00 1.14 0.37 0.00 0.03 0.00 0.00 0.00 0.00 0.00
m5       89.7 8.85 0.86 0.47 0.04 0.07 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
m6       80.8 3.62 3.99 7.11 0.00 1.21 1.73 0.54 0.13 0.00 0.80 0.00 0.02 0.04
m7       77.1 0.00 6.84 6.53 0.00 5.08 2.19 0.81 0.00 0.00 1.40 0.00 0.00 0.04
m8       93.5 0.00 0.00 0.00 0.00 3.28 0.00 0.00 0.00 0.00 1.09 0.00 0.00 2.10
m9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
tm1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
c4       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    83.4 5.56 2.06 4.14 0.21 2.16 1.17 0.25 0.22 0.00 0.56 0.00 0.00 0.21


phase3. Total Wire Length = 493255.57
phase3. Layer m0 wire length = 2765.59
phase3. Layer m1 wire length = 30101.86
phase3. Layer m2 wire length = 146434.88
phase3. Layer m3 wire length = 155683.39
phase3. Layer m4 wire length = 73827.78
phase3. Layer m5 wire length = 24537.30
phase3. Layer m6 wire length = 23831.18
phase3. Layer m7 wire length = 26143.33
phase3. Layer m8 wire length = 9930.25
phase3. Layer m9 wire length = 0.00
phase3. Layer tm1 wire length = 0.00
phase3. Layer c4 wire length = 0.00
phase3. Total Number of Contacts = 348178
phase3. Via VIA0AX count = 10043
phase3. Via VIA1A count = 190408
phase3. Via VIA2A count = 109046
phase3. Via VIA3C_32 count = 18808
phase3. Via VIA4A count = 9173
phase3. Via VIA5B count = 5423
phase3. Via VIA6A44 count = 4119
phase3. Via VIA7F count = 1158
phase3. Via VIA8A count = 0
phase3. Via VIA9A count = 0
phase3. Via TV1A count = 0
phase3. completed.
Number of multi gcell level routed nets = 15
[End of Whole Chip Routing] Elapsed real time: 0:00:56 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:02
[End of Whole Chip Routing] Stage (MB): Used  114  Alloctr  124  Proc  179 
[End of Whole Chip Routing] Total (MB): Used  273  Alloctr  293  Proc 1245 

Congestion utilization per direction:
Average vertical track utilization   =  6.56 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.63 %
Peak    horizontal track utilization = 93.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -44  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  258  Alloctr  273  Proc 1245 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:57 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:03 total=0:01:04
[GR: Done] Stage (MB): Used  109  Alloctr  115  Proc  183 
[GR: Done] Total (MB): Used  258  Alloctr  273  Proc 1245 
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:59 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:07 total=0:01:07
[End of Global Routing] Stage (MB): Used   44  Alloctr   44  Proc  183 
[End of Global Routing] Total (MB): Used  193  Alloctr  203  Proc 1245 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-default                                                :        false               
-timing_driven                                          :        true                

Information: Using 4 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 207160 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used   39  Alloctr   34  Proc    0 
[Track Assign: Read routes] Total (MB): Used  233  Alloctr  238  Proc 1245 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 0
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Number of wires with overlap after iteration 0 = 319696 of 546883


[Track Assign: Iteration 0] Elapsed real time: 0:02:24 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:57 total=0:01:57
[Track Assign: Iteration 0] Stage (MB): Used   42  Alloctr   43  Proc  138 
[Track Assign: Iteration 0] Total (MB): Used  236  Alloctr  246  Proc 1384 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

Assign Vertical partitions, iteration 1
Routed partition 1/29      
Routed partition 2/29      
Routed partition 3/29      
Routed partition 4/29      
Routed partition 5/29      
Routed partition 6/29      
Routed partition 7/29      
Routed partition 8/29      
Routed partition 9/29      
Routed partition 10/29     
Routed partition 11/29     
Routed partition 12/29     
Routed partition 13/29     
Routed partition 14/29     
Routed partition 15/29     
Routed partition 16/29     
Routed partition 17/29     
Routed partition 18/29     
Routed partition 19/29     
Routed partition 20/29     
Routed partition 21/29     
Routed partition 22/29     
Routed partition 23/29     
Routed partition 24/29     
Routed partition 25/29     
Routed partition 26/29     
Routed partition 27/29     
Routed partition 28/29     
Routed partition 29/29     

[Track Assign: Iteration 1] Elapsed real time: 0:04:54 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:04:13 total=0:04:14
[Track Assign: Iteration 1] Stage (MB): Used   43  Alloctr   45  Proc  146 
[Track Assign: Iteration 1] Total (MB): Used  236  Alloctr  248  Proc 1391 

Number of wires with overlap after iteration 1 = 199344 of 388553


Wire length and via report:
---------------------------
Number of m0 wires: 3242                 VCNAX: 0
Number of m1 wires: 90109                VIA0AX: 24021
Number of m2 wires: 182749               VIA1A: 215394
Number of m3 wires: 77527                VIA2A: 130096
Number of m4 wires: 16469                VIA3C_32: 29918
Number of m5 wires: 9215                 VIA4A: 14482
Number of m6 wires: 5509                 VIA5B: 7055
Number of m7 wires: 3072                 VIA6A44: 4804
Number of m8 wires: 661                  VIA7F: 1060
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 388553            vias: 426830

Total m0 wire length: 2216.1
Total m1 wire length: 23639.4
Total m2 wire length: 143102.8
Total m3 wire length: 145898.2
Total m4 wire length: 83496.9
Total m5 wire length: 40750.0
Total m6 wire length: 25514.5
Total m7 wire length: 23400.5
Total m8 wire length: 8719.9
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 496738.3

Longest m0 wire length: 11.7
Longest m1 wire length: 38.7
Longest m2 wire length: 75.5
Longest m3 wire length: 124.4
Longest m4 wire length: 113.9
Longest m5 wire length: 92.2
Longest m6 wire length: 70.9
Longest m7 wire length: 221.8
Longest m8 wire length: 81.2
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0

Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:04:56 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:04:18 total=0:04:18
[Track Assign: Done] Stage (MB): Used   30  Alloctr   27  Proc  146 
[Track Assign: Done] Total (MB): Used  224  Alloctr  230  Proc 1391 
Updating the database ...
[DBOUT] Elapsed real time: 0:00:02 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DBOUT] Stage (MB): Used -209  Alloctr -215  Proc    0 
[DBOUT] Total (MB): Used   14  Alloctr   15  Proc 1391 
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.
ROPT:    Stage 2 Eco Route Done             Tue Mar 31 04:31:35 2015

  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 04:34:34 2015
****************************************


  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        103.24
  Critical Path Slack:        -319.91
  Critical Path Clk Period:    500.00
  Total Negative Slack:       -639.39
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:        393.81
  Critical Path Slack:        -355.48
  Critical Path Clk Period:    500.00
  Total Negative Slack:   -6397032.00
  No. of Violating Paths:    33669.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:        126.50
  Critical Path Slack:        -251.23
  Critical Path Clk Period:    500.00
  Total Negative Slack:      -5200.08
  No. of Violating Paths:       92.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:        437.76
  Critical Path Slack:         -76.22
  Critical Path Clk Period:    500.00
  Total Negative Slack:     -13888.38
  No. of Violating Paths:      441.00
  Worst Hold Violation:        -25.77
  Total Hold Violation:      -1379.04
  No. of Hold Violations:      571.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        335.96
  Critical Path Slack:           7.28
  Critical Path Clk Period:    500.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:       2634
  Leaf Cell Count:              58978
  Buf/Inv Cell Count:           26814
  Buf Cell Count:               24183
  Inv Cell Count:                2631
  CT Buf/Inv Cell Count:          534
  Combinational Cell Count:     44174
  Sequential Cell Count:        14804
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11052.850591
  Noncombinational Area: 15932.221405
  Buf/Inv Area:           6232.886765
  Total Buffer Area:          5731.74
  Total Inverter Area:         501.15
  Macro/Black Box Area:     13.406399
  Net Area:                  0.000000
  Net XLength        :      292083.47
  Net YLength        :      274808.94
  -----------------------------------
  Cell Area:             26998.478395
  Design Area:           26998.478395
  Net Length        :       566892.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         59102
  Nets With Violations:           585
  Max Trans Violations:             0
  Max Cap Violations:              25
  Max Fanout Violations:          574
  -----------------------------------


  Hostname: chlr16420

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:             8785.54
  -----------------------------------------
  Overall Compile Time:             9283.68
  Overall Compile Wall Clock Time: 1427794560.00

  --------------------------------------------------------------------

  Design  WNS: 355.48  TNS: 6415645.50  Number of Violating Paths: 34164  (with Crosstalk delta delays)


  Design (Hold)  WNS: 25.77  TNS: 1379.04  Number of Violating Paths: 571  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 355.4790 TNS: 6415645.5000  Number of Violating Path: 34164
ROPT:    (HOLD) WNS: 25.7663 TNS: 1379.0386  Number of Violating Path: 571
ROPT:    Number of DRC Violating Nets: 25
ROPT:    Number of Route Violation: 0 
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex_fdksave_initialTrackAssign. (UIG-5)
==>INFORMATION: P_source_if_exists: route_trackassign.tcl : END Tue Mar 31 04:34:44 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 01:21:16 hrs : CPU RUNTIME in (hh:mm:ss) : 02:14:56 hrs : MEMORY : 3534544 KB
#INFO-MSG==>  Time to run substep route_trackassign in (hh:mm:ss) : 01:21:16 hrs
#INFO-MSG==>  Executing substep add_pg_hookup
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/add_pg_hookup.tcl : START Tue Mar 31 04:34:45 MST 2015
#INFO-MSG==>  Start stdcell power hookup
::dtDfm::fill_metal_icv_init -cellname fdkex -techname p1273 -layer_map_for_mw /p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap -save_workdir -icv_options -norscache
Warning: write_stream will always output the first same name cell. (MWSTRM-035)
write_stream -cells fdkex /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/input/fdkex.stm
The layer map file </p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap> specified through -map_layer is used during stream out!
Outputting Cell d04cgc01nd0b0.CEL
Outputting Cell d04cgc01nd0c0.CEL
Outputting Cell d04gbf00nd0b0.CEL
Outputting Cell d04gbf00nd0c0.CEL
Outputting Cell d04cgc01nd0d0.CEL
Outputting Cell d04gbf00nd0d0.CEL
Outputting Cell d04cgc01nd0e0.CEL
Outputting Cell d04gbf10nd0c0.CEL
Outputting Cell d04cab11nn0b0.CEL
Outputting Cell d04cak01nd0d0.CEL
Outputting Cell d04gbf00nd0e0.CEL
Outputting Cell d04cgc01nd0f0.CEL
Outputting Cell d04gbf10nd0d0.CEL
Outputting Cell d04gbf00nd0f0.CEL
Outputting Cell d04cgc01nd0g0.CEL
Outputting Cell d04cab13nn0b0.CEL
Outputting Cell d04gbf00nd0b5.CEL
Outputting Cell d04gbf00nd0g0.CEL
Outputting Cell d04gbf10nd0f0.CEL
Outputting Cell d04cgc01nd0h0.CEL
Outputting Cell d04bfn00ld0b0.CEL
Outputting Cell d04can03nd0b0.CEL
Outputting Cell d04gbf00nd0h0.CEL
Outputting Cell d04gbf00nd0c5.CEL
Outputting Cell d04cgc01nd0i0.CEL
Outputting Cell d04gbf10nd0g0.CEL
Outputting Cell d04bfn00ld0c0.CEL
Outputting Cell d04nab02ld0d3.CEL
Outputting Cell d04gbf00nd0d5.CEL
Outputting Cell d04cgc01nd0j0.CEL
Outputting Cell d04gbf10nd0h0.CEL
Outputting Cell d04gbf00nd0i0.CEL
Outputting Cell d04bfn00ld0b3.CEL
Outputting Cell d04gbf00nd0e5.CEL
Outputting Cell d04gbf30nd0b5.CEL
Outputting Cell d04gbf10nd0d5.CEL
Outputting Cell d04gbf00nd0j0.CEL
Outputting Cell d04nab02nd0g0.CEL
Outputting Cell d04cak01ln0b0.CEL
Outputting Cell d04cak01nd0c7.CEL
Outputting Cell d04nab02nd0d3.CEL
Outputting Cell d04gbf00nd0f5.CEL
Outputting Cell d04bfn00ld0b4.CEL
Outputting Cell d04cak01nd0f5.CEL
Outputting Cell d04bfn00nd0b3.CEL
Outputting Cell d04can03ld0c5.CEL
Outputting Cell d04gbf10nd0f5.CEL
Outputting Cell d04gbf00nd0l0.CEL
Outputting Cell d04gbf00nd0g5.CEL
Outputting Cell d04nab02ld0f5.CEL
Outputting Cell d04cak01nn0b0.CEL
Outputting Cell d04can03nd0b5.CEL
Outputting Cell d04bfn00ld0h0.CEL
Outputting Cell d04gbf00nd0h5.CEL
Outputting Cell d04gbf30nd0e5.CEL
Outputting Cell d04bfn00ld0c5.CEL
Outputting Cell d04bfn00nd0b4.CEL
Outputting Cell d04nab02ln0b0.CEL
Outputting Cell d04bfn00ld0i0.CEL
Outputting Cell d04can03ld0c7.CEL
Outputting Cell d04cak02nn0b0.CEL
Outputting Cell d04cak01nn0c0.CEL
Outputting Cell d04gbf00nd0i5.CEL
Outputting Cell d04gbf20nd0l0.CEL
Outputting Cell d04bfn00ld0c7.CEL
Outputting Cell d04cak01nd0i5.CEL
Outputting Cell d04cak02nn0c0.CEL
Outputting Cell d04bfn00nd0c5.CEL
Outputting Cell d04gbf00nd0j5.CEL
Outputting Cell d04nab02nd0f5.CEL
Outputting Cell d04can03nd0c7.CEL
Outputting Cell d04bfn00nd0i0.CEL
Outputting Cell d04nab02nn0b0.CEL
Outputting Cell d04cak04nn0b0.CEL
Outputting Cell d04cab11yn0b0.CEL
Outputting Cell d04bfn00ld0k0.CEL
Outputting Cell d04cob13nd0b5.CEL
Outputting Cell d04can03ln0b0.CEL
Outputting Cell d04bfn00nd0c7.CEL
Outputting Cell d04nab02nn0c0.CEL
Outputting Cell d04cak01nn0f0.CEL
Outputting Cell d04cab11yn0c0.CEL
Outputting Cell d04can03ln0c0.CEL
Outputting Cell d04can03nn0b0.CEL
Outputting Cell d04nab02nn0d0.CEL
Outputting Cell d04cak01nn0b5.CEL
Outputting Cell d04cab13yn0b0.CEL
Outputting Cell d04bfn00ln0c0.CEL
Outputting Cell d04qbf00nd0h0.CEL
Outputting Cell d04cak01wd0b7.CEL
Outputting Cell d04cab13yn0c0.CEL
Outputting Cell d04can03nn0c0.CEL
Outputting Cell d04cob11nn0b0.CEL
Outputting Cell d04nan02nd0c0.CEL
Outputting Cell d04bfn00nn0b0.CEL
Outputting Cell d04bfn00ln0d0.CEL
Outputting Cell d04can03nn0d0.CEL
Outputting Cell d04can03wd0b3.CEL
Outputting Cell d04nab02nn0f0.CEL
Outputting Cell d04can03ln0a5.CEL
Outputting Cell d04cob11nn0c0.CEL
Outputting Cell d04bfn00nn0c0.CEL
Outputting Cell d04cak01yd0c5.CEL
Outputting Cell d04nan02ld0c3.CEL
Outputting Cell d04cab13yn0d0.CEL
Outputting Cell d04nan02nd0d0.CEL
Outputting Cell d04bfn00yd0b0.CEL
Outputting Cell d04bfn00ld0o0.CEL
Outputting Cell d04bfn00nn0d0.CEL
Outputting Cell d04bfn00ln0a5.CEL
Outputting Cell d04bfn00ln0f0.CEL
Outputting Cell d04cob13nn0b0.CEL
Outputting Cell d04ann02ld0d3.CEL
Outputting Cell d04kak01nn0b0.CEL
Outputting Cell d04bfn00wd0b3.CEL
Outputting Cell d04can03ln0b5.CEL
Outputting Cell d04nan02ld0b5.CEL
Outputting Cell d04bfn00yd0c0.CEL
Outputting Cell d04nab02yd0g0.CEL
Outputting Cell d04cob13nn0c0.CEL
Outputting Cell d04can03nn0a5.CEL
Outputting Cell d04cak01yd0c7.CEL
Outputting Cell d04can16nn0b0.CEL
Outputting Cell d04bfn00nn0e0.CEL
Outputting Cell d04nab02yd0d3.CEL
Outputting Cell d04nan03nd0e0.CEL
Outputting Cell d04can03nn0b4.CEL
Outputting Cell d04cak01wn0b0.CEL
Outputting Cell d04bfn00wd0a5.CEL
Outputting Cell d04can03yd0b3.CEL
Outputting Cell d04can03wd0b5.CEL
Outputting Cell d04cab13yn0f0.CEL
Outputting Cell d04nan02nd0c3.CEL
Outputting Cell d04bfn00nn0a5.CEL
Outputting Cell d04cob13nn0d0.CEL
Outputting Cell d04bfn00nn0f0.CEL
Outputting Cell d04can03nn0b5.CEL
Outputting Cell d04bfn00yd0b3.CEL
Outputting Cell d04can03wd0c5.CEL
Outputting Cell d04bfn00wd0b5.CEL
Outputting Cell d04ann02nd0d3.CEL
Outputting Cell d04nan02nd0b5.CEL
Outputting Cell d04nan02ld0b7.CEL
Outputting Cell d04nab02yd0i0.CEL
Outputting Cell d04cak01yn0b0.CEL
Outputting Cell d04qna03nd0d0.CEL
Outputting Cell d04bfn00yd0a5.CEL
Outputting Cell d04can03yd0b5.CEL
Outputting Cell d04con01ld0c5.CEL
Outputting Cell d04nan02nd0b6.CEL
Outputting Cell d04nab02wd0f5.CEL
Outputting Cell d04bfn00yd0b4.CEL
Outputting Cell d04bfn00wd0h0.CEL
Outputting Cell d04bfn00wd0c5.CEL
Outputting Cell d04bfn00nn0b5.CEL
Outputting Cell d04ann04ld0b7.CEL
Outputting Cell d04nan04ld0b7.CEL
Outputting Cell d04nab02wn0b0.CEL
Outputting Cell d04bfn00wd0i0.CEL
Outputting Cell d04can03wd0c7.CEL
Outputting Cell d04qbf00nd0o0.CEL
Outputting Cell d04cak01yn0c0.CEL
Outputting Cell d04con01nd0b5.CEL
Outputting Cell d04can03nn0b7.CEL
Outputting Cell d04can03yd0c5.CEL
Outputting Cell d04bfn00yd0b5.CEL
Outputting Cell d04bfn00nn0c5.CEL
Outputting Cell d04ann02nd0b7.CEL
Outputting Cell d04nan02nd0b7.CEL
Outputting Cell d04bfn00wd0c7.CEL
Outputting Cell d04cak01yd0i5.CEL
Outputting Cell d04ann04nd0c5.CEL
Outputting Cell d04nab02wn0c0.CEL
Outputting Cell d04con01ld0c7.CEL
Outputting Cell d04bfn00yd0h0.CEL
Outputting Cell d04cak01yn0d0.CEL
Outputting Cell d04cak02yn0c0.CEL
Outputting Cell d04nab02yd0f5.CEL
Outputting Cell d04con01nd0c5.CEL
Outputting Cell d04nan03nd0b7.CEL
Outputting Cell d04bfn00yd0c5.CEL
Outputting Cell d04nan04ld0c7.CEL
Outputting Cell d04nan02nd0c7.CEL
Outputting Cell d04nab02wn0d0.CEL
Outputting Cell d04nan02ln0c0.CEL
Outputting Cell d04bfn00yd0i0.CEL
Outputting Cell d04can03wn0b0.CEL
Outputting Cell d04nan04nd0b7.CEL
Outputting Cell d04nan04ld0d7.CEL
Outputting Cell d04nab02yn0b0.CEL
Outputting Cell d04nab03yd0f5.CEL
Outputting Cell d04con01ld0d7.CEL
Outputting Cell d04can16nn0b5.CEL
Outputting Cell d04cak04yn0b0.CEL
Outputting Cell d04cob13yd0b5.CEL
Outputting Cell d04ann02ln0c0.CEL
Outputting Cell d04inn00ld0b5.CEL
Outputting Cell d04con03nd0b5.CEL
Outputting Cell d04fky00ld0b0.CEL
Outputting Cell d04ann04nd0b7.CEL
Outputting Cell d04ann03ln0b0.CEL
Outputting Cell d04nan04nd0i0.CEL
Outputting Cell d04nab02yn0c0.CEL
Outputting Cell d04cak01yn0f0.CEL
Outputting Cell d04nan02ln0d0.CEL
Outputting Cell d04bfn00yd0c7.CEL
Outputting Cell d04nob02ln0b0.CEL
Outputting Cell d04con01nd0c7.CEL
Outputting Cell d04oan01nn0b0.CEL
Outputting Cell d04nan02wd0c0.CEL
Outputting Cell d04nak24ln0c0.CEL
Outputting Cell d04ann02nn0b0.CEL
Outputting Cell d04nak24ld0f7.CEL
Outputting Cell d04cob11yd0c7.CEL
Outputting Cell d04bfn00yd0k0.CEL
Outputting Cell d04nab02yn0d0.CEL
Outputting Cell d04nan02nn0c0.CEL
Outputting Cell d04cak01yn0b5.CEL
Outputting Cell d04fyj03ld0b0.CEL
Outputting Cell d04nan04nd0d7.CEL
Outputting Cell d04ann02nd0f7.CEL
Outputting Cell d04ann04nd0d7.CEL
Outputting Cell d04con01ln0c0.CEL
Outputting Cell d04nab03yn0c0.CEL
Outputting Cell d04nob03ln0b0.CEL
Outputting Cell d04qna02nd0c7.CEL
Outputting Cell d04can03yn0b0.CEL
Outputting Cell d04bfn00wn0c0.CEL
Outputting Cell d04ann02ln0b3.CEL
Outputting Cell d04nan02wd0d0.CEL
Outputting Cell d04ann02nn0c0.CEL
Outputting Cell d04fky00nd0b0.CEL
Outputting Cell d04nan03ln0d0.CEL
Outputting Cell d04cob11yd0d7.CEL
Outputting Cell d04cak04yn0d0.CEL
Outputting Cell d04nan02nn0d0.CEL
Outputting Cell d04nob02nn0b0.CEL
Outputting Cell d04fyj03ld0c0.CEL
Outputting Cell d04kak01wn0b0.CEL
Outputting Cell d04ann02nn0d0.CEL
Outputting Cell d04ann02ln0a5.CEL
Outputting Cell d04nan02yd0c0.CEL
Outputting Cell d04can03yn0c0.CEL
Outputting Cell d04bfn00yn0b0.CEL
Outputting Cell d04con03ln0b0.CEL
Outputting Cell d04ann02ln0b4.CEL
Outputting Cell d04cob11yn0b0.CEL
Outputting Cell d04nan04ln0d0.CEL
Outputting Cell d04nan02wd0e0.CEL
Outputting Cell d04inn00nd0c5.CEL
Outputting Cell d04nab02wn0b5.CEL
Outputting Cell d04nab03yd0i5.CEL
Outputting Cell d04con03nd0c7.CEL
Outputting Cell d04bfn11wn0b0.CEL
Outputting Cell d04nak24nn0c0.CEL
Outputting Cell d04nab02yn0f0.CEL
Outputting Cell d04con03nd0d7.CEL
Outputting Cell d04nan02ln0b5.CEL
Outputting Cell d04fyj03nd0b0.CEL
Outputting Cell d04nan03nn0d0.CEL
Outputting Cell d04fky00ld0a5.CEL
Outputting Cell d04ann02ln0b5.CEL
Outputting Cell d04can03wn0a5.CEL
Outputting Cell d04oan01ln0b5.CEL
Outputting Cell d04con01nn0c0.CEL
Outputting Cell d04cob11yn0c0.CEL
Outputting Cell d04con02nn0b0.CEL
Outputting Cell d04bfn00yn0c0.CEL
Outputting Cell d04nan02yd0d0.CEL
Outputting Cell d04can03yn0d0.CEL
Outputting Cell d04nan02wd0c3.CEL
Outputting Cell d04ann02nn0b3.CEL
Outputting Cell d04nob02nn0c0.CEL
Outputting Cell d04nan04nn0c0.CEL
Outputting Cell d04aon03nn0c0.CEL
Outputting Cell d04bfn11wn0c0.CEL
Outputting Cell d04bfn12wn0b0.CEL
Outputting Cell d04can03wn0b4.CEL
Outputting Cell d04ann04nn0c0.CEL
Outputting Cell d04non02ld0c0.CEL
Outputting Cell d04nak24nn0d0.CEL
Outputting Cell d04nan02yd0e0.CEL
Outputting Cell d04cob13yn0b0.CEL
Outputting Cell d04con01nn0d0.CEL
Outputting Cell d04bfn00wn0a5.CEL
Outputting Cell d04fyj03nd0c0.CEL
Outputting Cell d04bfn00yn0d0.CEL
Outputting Cell d04con03nn0b0.CEL
Outputting Cell d04ann02nn0a5.CEL
Outputting Cell d04bfn00wn0f0.CEL
Outputting Cell d04kak01yn0b0.CEL
Outputting Cell d04nan03yd0d0.CEL
Outputting Cell d04nab02yn0b5.CEL
Outputting Cell d04con02nn0c0.CEL
Outputting Cell d04can03yn0e0.CEL
Outputting Cell d04nan02ln0b6.CEL
Outputting Cell d04non02ld0d0.CEL
Outputting Cell d04ann02ln0b6.CEL
Outputting Cell d04can03yn0b3.CEL
Outputting Cell d04ann02nn0b4.CEL
Outputting Cell d04mbn22nn0d0.CEL
Outputting Cell d04nan04nn0d0.CEL
Outputting Cell d04can03wn0b5.CEL
Outputting Cell d04aon03ln0a5.CEL
Outputting Cell d04bfn12wn0c0.CEL
Outputting Cell d04bfn13wn0b0.CEL
Outputting Cell d04nan02wd0b5.CEL
Outputting Cell d04nab03yn0f0.CEL
Outputting Cell d04cob13yn0c0.CEL
Outputting Cell d04inn00ld0f7.CEL
Outputting Cell d04nob02ln0b5.CEL
Outputting Cell d04nan04nn0e0.CEL
Outputting Cell d04can03yn0a5.CEL
Outputting Cell d04ann02nn0b5.CEL
Outputting Cell d04nan02nn0b5.CEL
Outputting Cell d04ann03nn0a5.CEL
Outputting Cell d04con02nn0d0.CEL
Outputting Cell d04con03nn0c0.CEL
Outputting Cell d04bfn00yn0e0.CEL
Outputting Cell d04bfn00yd0o0.CEL
Outputting Cell d04nan02yd0c3.CEL
Outputting Cell d04nan02yd0f0.CEL
Outputting Cell d04nan03yd0e0.CEL
Outputting Cell d04can03yn0b4.CEL
Outputting Cell d04nan04yd0d0.CEL
Outputting Cell d04can03yn0f0.CEL
Outputting Cell d04nan02wd0b6.CEL
Outputting Cell d04nan04ln0b5.CEL
Outputting Cell d04bfn13wn0c0.CEL
Outputting Cell d04con02yd0c0.CEL
Outputting Cell d04bfn00wn0b5.CEL
Outputting Cell d04bfn00yn0f0.CEL
Outputting Cell d04bfn00yn0a5.CEL
Outputting Cell d04non02ld0f0.CEL
Outputting Cell d04can03yn0b5.CEL
Outputting Cell d04nan02yd0g0.CEL
Outputting Cell d04nan03nn0b5.CEL
Outputting Cell d04ann02yd0d3.CEL
Outputting Cell d04ann02wd0b7.CEL
Outputting Cell d04nob02wd0d3.CEL
Outputting Cell d04ann02nn0e3.CEL
Outputting Cell d04con01wd0b5.CEL
Outputting Cell d04aon03yd0b3.CEL
Outputting Cell d04qin00nd0i0.CEL
Outputting Cell d04con03nn0d0.CEL
Outputting Cell d04nan04yd0e0.CEL
Outputting Cell d04nan02yd0b5.CEL
Outputting Cell d04cob13yn0d0.CEL
Outputting Cell d04nan02nn0b6.CEL
Outputting Cell d04mkn22ld0d5.CEL
Outputting Cell d04fyj03ld0g0.CEL
Outputting Cell d04non02nd0d0.CEL
Outputting Cell d04cob11yn0f0.CEL
Outputting Cell d04nan02wd0b7.CEL
Outputting Cell d04mbn22nn0b4.CEL
Outputting Cell d04kok01wd0b0.CEL
Outputting Cell d04bfn11wn0a5.CEL
Outputting Cell d04inn00ln0d0.CEL
Outputting Cell d04can03wn0b7.CEL
Outputting Cell d04nan02nn0d5.CEL
Outputting Cell d04nan04yd0f0.CEL
Outputting Cell d04can03yn0e3.CEL
Outputting Cell d04ann03yd0d3.CEL
Outputting Cell d04nob02nn0b5.CEL
Outputting Cell d04kok01nn0b0.CEL
Outputting Cell d04ann02yd0c5.CEL
Outputting Cell d04nan02yd0h0.CEL
Outputting Cell d04con01yd0c3.CEL
Outputting Cell d04inn00ln0b3.CEL
Outputting Cell d04inn00nd0f7.CEL
Outputting Cell d04nan02yd0b6.CEL
Outputting Cell d04mkn22ld0c7.CEL
Outputting Cell d04nan04nn0b5.CEL
Outputting Cell d04bfn00yn0b5.CEL
Outputting Cell d04bfn12wn0a5.CEL
Outputting Cell d04bfn11wn0b5.CEL
Outputting Cell d04inn00ln0a5.CEL
Outputting Cell d04nan02yd0i0.CEL
Outputting Cell d04non02nd0f0.CEL
Outputting Cell d04nob02yd0g0.CEL
Outputting Cell d04nan04wd0b7.CEL
Outputting Cell d04fyj03nd0g0.CEL
Outputting Cell d04bfn00yn0e3.CEL
Outputting Cell d04con01yd0b5.CEL
Outputting Cell d04nan02yd0b7.CEL
Outputting Cell d04nob02yd0d3.CEL
Outputting Cell d04ann02yd0b7.CEL
Outputting Cell d04can03yn0b7.CEL
Outputting Cell d04inn00nn0d0.CEL
Outputting Cell d04cob13yn0f0.CEL
Outputting Cell d04non02ld0c5.CEL
Outputting Cell d04bfn00yn0c5.CEL
Outputting Cell d04bfn12wn0b5.CEL
Outputting Cell d04bfn13wn0a5.CEL
Outputting Cell d04inn00ln0b5.CEL
Outputting Cell d04xob03ld0c7.CEL
Outputting Cell d04nan02yd0c7.CEL
Outputting Cell d04ann04yd0c5.CEL
Outputting Cell d04con01yd0c5.CEL
Outputting Cell d04bfn00yn0d5.CEL
Outputting Cell d04can03yn8b0.CEL
Outputting Cell d04non02nd0g0.CEL
Outputting Cell d04oan01wn0b0.CEL
Outputting Cell d04xnb02ln0b0.CEL
Outputting Cell d04mkn22nd0c7.CEL
Outputting Cell d04nan03yd0b7.CEL
Outputting Cell d04aon11yd0d5.CEL
Outputting Cell d04nan03wd0d7.CEL
Outputting Cell d04bfn13wn0b5.CEL
Outputting Cell d04non02ld0c7.CEL
Outputting Cell d04inn00nn0a5.CEL
Outputting Cell d04nan02wn0c0.CEL
Outputting Cell d04nan04yd0b7.CEL
Outputting Cell d04aon11wn0b0.CEL
Outputting Cell d04qno03nd0d0.CEL
Outputting Cell d04nob02yd0i0.CEL
Outputting Cell d04ann04yd0b7.CEL
Outputting Cell d04inn00ln0c5.CEL
Outputting Cell d04ann02yd0k0.CEL
Outputting Cell d04mkn22ln0c0.CEL
Outputting Cell d04con03yd0b5.CEL
Outputting Cell d04ann02wn0c0.CEL
Outputting Cell d04xnb03nd0c7.CEL
Outputting Cell d04inn00wd0b5.CEL
Outputting Cell d04inn00yd0b3.CEL
Outputting Cell d04xob03nd0c7.CEL
Outputting Cell d04xnb02ln0d0.CEL
Outputting Cell d04mkn22nn0b0.CEL
Outputting Cell d04inn00nn0b5.CEL
Outputting Cell d04nan03yd0f5.CEL
Outputting Cell d04nak24wn0c0.CEL
Outputting Cell d04nan03yd0d7.CEL
Outputting Cell d04nob02wn0b0.CEL
Outputting Cell d04con01yd0c7.CEL
Outputting Cell d04oan01yn0b0.CEL
Outputting Cell d04ann02yn0b0.CEL
Outputting Cell d04nan04yd0c7.CEL
Outputting Cell d04nan03yd0k0.CEL
Outputting Cell d04aon11yd0f5.CEL
Outputting Cell d04non02nd0i0.CEL
Outputting Cell d04mkn22ln0d0.CEL
Outputting Cell d04inn00nd0q0.CEL
Outputting Cell d04inn00wd0c5.CEL
Outputting Cell d04non02ld0f5.CEL
Outputting Cell d04nan02wn0d0.CEL
Outputting Cell d04con10wn0b0.CEL
Outputting Cell d04nan02yn0c0.CEL
Outputting Cell d04nan04yd0d7.CEL
Outputting Cell d04nob02yd0f5.CEL
Outputting Cell d04fyj03wd0b0.CEL
Outputting Cell d04ltn80ld0c0.CEL
Outputting Cell d04aon11yn0b0.CEL
Outputting Cell d04con01wn0c0.CEL
Outputting Cell d04qfd02ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04ann02yn0c0.CEL
Outputting Cell d04fky00yd0b0.CEL
Outputting Cell d04ann02yd0f7.CEL
Outputting Cell d04ann04yd0d7.CEL
Outputting Cell d04con01yd0d7.CEL
Outputting Cell d04inn00yd0b5.CEL
Outputting Cell d04oan01yn0c0.CEL
Outputting Cell d04non02nd0c7.CEL
Outputting Cell d04inn00nn0c5.CEL
Outputting Cell d04nan04yd0f5.CEL
Outputting Cell d04ann02wn0b3.CEL
Outputting Cell d04xnb02nn0d0.CEL
Outputting Cell d04nan02yn0d0.CEL
Outputting Cell d04xob03ln0d0.CEL
Outputting Cell d04xnb02ln0a5.CEL
Outputting Cell d04mkn22nn0d0.CEL
Outputting Cell d04fyj03wd0c0.CEL
Outputting Cell d04mbn22yn0b0.CEL
Outputting Cell d04nob02yn0b0.CEL
Outputting Cell d04ann02wn0a5.CEL
Outputting Cell d04aon03yn0b0.CEL
Outputting Cell d04ann02yn0d0.CEL
Outputting Cell d04aon01yn0d0.CEL
Outputting Cell d04inn00yd0c5.CEL
Outputting Cell d04con03yd0c7.CEL
Outputting Cell d04nak24yn0c0.CEL
Outputting Cell d04ann03yd0f7.CEL
Outputting Cell d04ann03yn0c0.CEL
Outputting Cell d04non02ln0c0.CEL
Outputting Cell d04oan01wn0a5.CEL
Outputting Cell d04xob03nn0b0.CEL
Outputting Cell d04mkn22ln0a5.CEL
Outputting Cell d04nak23yn0d0.CEL
Outputting Cell d04con04yd0b7.CEL
Outputting Cell d04nan03yn0c0.CEL
Won't output fdkex's fill cell, since FILL view is non-existent.
Outputting Cell fdkex.CEL
Warning: Please close or open the cell (fdkex) in read-only mode. (MWSTRM-023)
Outputting Cell d04nan03yn0d0.CEL
Outputting Cell d04xnb02ln0b5.CEL
Outputting Cell d04mkn22ln0b5.CEL
Outputting Cell d04fyj03yd0b0.CEL
Outputting Cell d04con01yn0c0.CEL
Outputting Cell d04con03wn0c0.CEL
Outputting Cell d04ann02yd0h7.CEL
Outputting Cell d04rrb22ln0b5.CEL
Outputting Cell d04fky00wd0a5.CEL
Outputting Cell d04nob03yn0b0.CEL
Outputting Cell d04xob02ln0a5.CEL
Outputting Cell d04nob02yn0c0.CEL
Outputting Cell d04con03yd0d7.CEL
Outputting Cell d04ltn80ld0e0.CEL
Outputting Cell d04ann02wn0b5.CEL
Outputting Cell d04con02yn0b0.CEL
Outputting Cell d04inn00yd0i0.CEL
Outputting Cell d04qin00nd0q0.CEL
Outputting Cell d04ann02yn0e0.CEL
Outputting Cell d04nan04yn0c0.CEL
Outputting Cell d04ann03yn0d0.CEL
Outputting Cell d04ann04yn0c0.CEL
Outputting Cell d04nan02wn0b5.CEL
Outputting Cell d04ann02yn0b3.CEL
Outputting Cell d04non02wd0c0.CEL
Outputting Cell d04xnb02nn0b3.CEL
Outputting Cell d04nob02yn0d0.CEL
Outputting Cell d04xob03nn0d0.CEL
Outputting Cell d04xnb02nn0a5.CEL
Outputting Cell d04nan03yn0e0.CEL
Outputting Cell d04non02nn0c0.CEL
Outputting Cell d04con03yn0b0.CEL
Outputting Cell d04mkn22nn0a5.CEL
Outputting Cell d04nan02wn0b6.CEL
Outputting Cell d04fyj03yd0c0.CEL
Outputting Cell d04non02nd0h5.CEL
Outputting Cell d04con02yn0c0.CEL
Outputting Cell d04ann02yn0a5.CEL
Outputting Cell d04xob02ln0b5.CEL
Outputting Cell d04con01yn0d0.CEL
Outputting Cell d04qno02nd0c7.CEL
Outputting Cell d04oan01yn0a5.CEL
Outputting Cell d04ann02yn0b4.CEL
Outputting Cell d04nan02yn0f0.CEL
Outputting Cell d04aon01yn0a5.CEL
Outputting Cell d04mbn22yn0d0.CEL
Outputting Cell d04nan04yn0d0.CEL
Outputting Cell d04fky00yd0e0.CEL
Outputting Cell d04aon03yn0d0.CEL
Outputting Cell d04non02ln0b3.CEL
Outputting Cell d04ann02yn0f0.CEL
Outputting Cell d04ann02wn0b6.CEL
Outputting Cell d04xnb02nn0b4.CEL
Outputting Cell d04xob03ln0a5.CEL
Outputting Cell d04aon03wn0a5.CEL
Outputting Cell d04inn00yd0c7.CEL
Outputting Cell d04inn00ln0h5.CEL
Outputting Cell d04xnb02nn0b5.CEL
Outputting Cell d04xob02nn0a5.CEL
Outputting Cell d04non02nn0d0.CEL
Outputting Cell d04nan04yn0e0.CEL
Outputting Cell d04oan01yn0b5.CEL
Outputting Cell d04nan02yn0b5.CEL
Outputting Cell d04con03yn0c0.CEL
Outputting Cell d04con02yn0d0.CEL
Outputting Cell d04nan03yn0f0.CEL
Outputting Cell d04kok01wn0b0.CEL
Outputting Cell d04ann02yn0b5.CEL
Outputting Cell d04mkn22nn0b5.CEL
Outputting Cell d04ann03yn0a5.CEL
Outputting Cell d04aon01yn0b5.CEL
Outputting Cell d04gnc01lnz00.CEL
Outputting Cell d04non02yd0c0.CEL
Outputting Cell d04nak24yn0f0.CEL
Outputting Cell d04nob03yn0d0.CEL
Outputting Cell d04inn00wd0f7.CEL
Outputting Cell d04ann03yn0f0.CEL
Outputting Cell d04nan04wn0b5.CEL
Outputting Cell d04fky00yd0a5.CEL
Outputting Cell d04nan03yd0k5.CEL
Outputting Cell d04xob02nn0b5.CEL
Outputting Cell d04xob03nn0a5.CEL
Outputting Cell d04nob02yn0f0.CEL
Outputting Cell d04ann02yn0e3.CEL
Outputting Cell d04nan03yn0b5.CEL
Outputting Cell d04aon03yn0a5.CEL
Outputting Cell d04mbn22yn0a5.CEL
Outputting Cell d04con01yn0f0.CEL
Outputting Cell d04ann02yn0b6.CEL
Outputting Cell d04nan02yn0b6.CEL
Outputting Cell d04non02yd0d0.CEL
Outputting Cell d04fky00yd0g0.CEL
Outputting Cell d04inn00wn0d0.CEL
Outputting Cell d04ann03yn0b5.CEL
Outputting Cell d04con03yn0d0.CEL
Outputting Cell d04non02ln0b5.CEL
Outputting Cell d04non02nn0b3.CEL
Outputting Cell d04non02wd0f0.CEL
Outputting Cell d04non02nn0e0.CEL
Outputting Cell d04aon03yn0f0.CEL
Outputting Cell d04nan04yn0f0.CEL
Outputting Cell d04non02nn0f0.CEL
Outputting Cell d04con04yn0d0.CEL
Outputting Cell d04xob03nn0b5.CEL
Outputting Cell d04nan02yn0d5.CEL
Outputting Cell d04orn02nn0b0.CEL
Outputting Cell d04nob02yn0b5.CEL
Outputting Cell d04kok01yn0b0.CEL
Outputting Cell d04inn00yd0f7.CEL
Outputting Cell d04xnb02yd0h0.CEL
Outputting Cell d04nan04yn0b5.CEL
Outputting Cell d04fyj43yd0b0.CEL
Outputting Cell d04mkn22wd0c7.CEL
Outputting Cell d04aon03yn0b5.CEL
Outputting Cell d04inn00wn0b3.CEL
Outputting Cell d04xob02yd0h0.CEL
Outputting Cell d04non02yd0f0.CEL
Outputting Cell d04non02ln0b7.CEL
Outputting Cell d04fyj03yd0g0.CEL
Outputting Cell d04inn00wn0a5.CEL
Outputting Cell d04fyj43yd0c0.CEL
Outputting Cell d04nob03yn0b5.CEL
Outputting Cell d04non03nn0f0.CEL
Outputting Cell d04inn00yn0d0.CEL
Outputting Cell d04xnb02yd0i0.CEL
Outputting Cell d04mkn22yd0d5.CEL
Outputting Cell d04non02nn0b5.CEL
Outputting Cell d04xnk04ld0f5.CEL
Outputting Cell d04non02wd0c5.CEL
Outputting Cell d04orn02nn0c0.CEL
Outputting Cell d04non02ln0d5.CEL
Outputting Cell d04non03nn0b5.CEL
Outputting Cell d04inn00wn0b5.CEL
Outputting Cell d04con04yn0f0.CEL
Outputting Cell d04mkn22yd0c7.CEL
Outputting Cell d04non02yd0g0.CEL
Outputting Cell d04inn00yn0b3.CEL
Outputting Cell d04kok01yn0d0.CEL
Outputting Cell d04xnk04ln0b0.CEL
Outputting Cell d04non02nn0c5.CEL
Outputting Cell d04orn02ln0a5.CEL
Outputting Cell d04inn00yn0a5.CEL
Outputting Cell d04non02nn0d5.CEL
Outputting Cell d04non02nn0b7.CEL
Outputting Cell d04non04nn0b5.CEL
Outputting Cell d04xnk04ln0c0.CEL
Outputting Cell d04xnb03yd0c7.CEL
Outputting Cell d04xnb03yd0g3.CEL
Outputting Cell d04xob02yd0c7.CEL
Outputting Cell d04non02yd0c5.CEL
Outputting Cell d04non03yd0g0.CEL
Outputting Cell d04inn00wn0c5.CEL
Outputting Cell d04nan04yn0e5.CEL
Outputting Cell d04con04yn0b5.CEL
Outputting Cell d04xob03yd0c7.CEL
Outputting Cell d04xnk04ln0d0.CEL
Outputting Cell d04inn00yn0b5.CEL
Outputting Cell d04mkn22yn0b0.CEL
Outputting Cell d04xnb02yn0b0.CEL
Outputting Cell d04non02yd0i0.CEL
Outputting Cell d04kok01yn0f0.CEL
Outputting Cell d04inn00yd0q0.CEL
Outputting Cell d04xnk04nn0b0.CEL
Outputting Cell d04orn02nn0a5.CEL
Outputting Cell d04xnb02wn0d0.CEL
Outputting Cell d04xnk04nn0c0.CEL
Outputting Cell d04fyj43yd0g0.CEL
Outputting Cell d04non02nn0f5.CEL
Outputting Cell d04orn02wd0c5.CEL
Outputting Cell d04inn00yn0c5.CEL
Outputting Cell d04xob02yn0b0.CEL
Outputting Cell d04non02yd0c7.CEL
Outputting Cell d04xnb02yn0c0.CEL
Outputting Cell d04xnb03yn0b0.CEL
Outputting Cell d04inn00yn0e3.CEL
Outputting Cell d04mkn22yn0c0.CEL
Outputting Cell d04xnk04ln0e0.CEL
Outputting Cell d04xob02wn0d0.CEL
Outputting Cell d04xnk04nn0d0.CEL
Outputting Cell d04xnb02wn0a5.CEL
Outputting Cell d04rrb22wn0a5.CEL
Outputting Cell d04xnb02yn0d0.CEL
Outputting Cell d04non02yd0f5.CEL
Outputting Cell d04xob03yd0g5.CEL
Outputting Cell d04mkn22yn0d0.CEL
Outputting Cell d04xob03yn0b0.CEL
Outputting Cell d04xnk04ln0a5.CEL
Outputting Cell d04xob02yn0c0.CEL
Outputting Cell d04non02wd0h5.CEL
Outputting Cell d04mkn22wn0a5.CEL
Outputting Cell d04non02wn0c0.CEL
Outputting Cell d04inn00wn0f5.CEL
Outputting Cell d04non02wd0f7.CEL
Outputting Cell d04xnb02wn0b5.CEL
Outputting Cell d04rrb22wn0b5.CEL
Outputting Cell d04xob02wn0a5.CEL
Outputting Cell d04xnb02yn0e0.CEL
Outputting Cell d04tap02ldz05.CEL
Outputting Cell d04bar01nnz64.CEL
Outputting Cell d04xnb03yn0d0.CEL
Outputting Cell d04xob02yn0d0.CEL
Outputting Cell d04orn02yd0c5.CEL
Outputting Cell d04xnb02yn0b3.CEL
Outputting Cell d04xob03yn0c0.CEL
Outputting Cell d04mkn22wn0b5.CEL
Outputting Cell d04xnk04ln0b5.CEL
Outputting Cell d04xnk04nn0e0.CEL
Outputting Cell d04xnb02yn0a5.CEL
Outputting Cell d04non02yd0h5.CEL
Outputting Cell d04xob03yn0d0.CEL
Outputting Cell d04non02yd0f7.CEL
Outputting Cell d04xob02yn0e0.CEL
Outputting Cell d04non02wn0b3.CEL
Outputting Cell d04non02yn0c0.CEL
Outputting Cell d04orn02yd0i0.CEL
Outputting Cell d04rrb22yn0a5.CEL
Outputting Cell d04mkn22yn0a5.CEL
Outputting Cell d04xnb02yn0b4.CEL
Outputting Cell d04xnb03yn0e0.CEL
Outputting Cell d04orn02yd0d5.CEL
Outputting Cell d04xnk04nn0a5.CEL
Outputting Cell d04xnb02yn0f0.CEL
Outputting Cell d04inn00wn0h5.CEL
Outputting Cell d04xnb02yn0b5.CEL
Outputting Cell d04xob02yn0a5.CEL
Outputting Cell d04xob03yn0e0.CEL
Outputting Cell d04xnb02yn0g0.CEL
Outputting Cell d04ltn80yd0e0.CEL
Outputting Cell d04non02yn0d0.CEL
Outputting Cell d04orn02wn0b0.CEL
Outputting Cell d04mkn22yn0b5.CEL
Outputting Cell d04inn00yd0o7.CEL
Outputting Cell d04xob02yn0b4.CEL
Outputting Cell d04xnk04nn0b5.CEL
Outputting Cell d04xob02yn0f0.CEL
Outputting Cell d04rrb22yn0b5.CEL
Outputting Cell d04xob02yn0b5.CEL
Outputting Cell d04xob03yn0a5.CEL
Outputting Cell d04non02yn0e0.CEL
Outputting Cell d04ltn80yd0a5.CEL
Outputting Cell d04xnb03yn0b5.CEL
Outputting Cell d04xok04nn0b5.CEL
Outputting Cell d04xob02yn0g0.CEL
Outputting Cell d04non02yn0b3.CEL
Outputting Cell d04non02wn0b5.CEL
Outputting Cell d04tih00lnz00.CEL
Outputting Cell d04non04yn0c0.CEL
Outputting Cell d04inn00yn0h5.CEL
Outputting Cell d04xob03yn0b5.CEL
Outputting Cell d04orn02yn0b0.CEL
Outputting Cell d04xob03yn0g0.CEL
Outputting Cell d04non02yn0f0.CEL
Outputting Cell d04xnb02yn0b7.CEL
Outputting Cell d04ltn80yd0g0.CEL
Outputting Cell d04inn00yn0i5.CEL
Outputting Cell d04non02wn0b7.CEL
Outputting Cell d04orn02yd0f7.CEL
Outputting Cell d04orn02yn0c0.CEL
Outputting Cell d04non02yn0b5.CEL
Outputting Cell d04orn04wn0c0.CEL
Outputting Cell d04xob02yn0b7.CEL
Outputting Cell d04xnk04yd0e5.CEL
Outputting Cell d04non02yn0c5.CEL
Outputting Cell d04orn02yn0d0.CEL
Outputting Cell d04orn02wn0a5.CEL
Outputting Cell d04non02yn0b7.CEL
Outputting Cell d04orn02wn0b5.CEL
Outputting Cell d04non02yn0d5.CEL
Outputting Cell d04xnk04yd0f5.CEL
Outputting Cell d04orn04yn0c0.CEL
Outputting Cell fdk73d84_asic_halo_hhb.CEL
Outputting Cell d04xnk04yn0b0.CEL
Outputting Cell d04non02yn0e5.CEL
Outputting Cell d04orn02yn0a5.CEL
Outputting Cell d04orn02yn0f0.CEL
Outputting Cell d04xnk04yn0c0.CEL
Outputting Cell d04non02yn0f5.CEL
Outputting Cell fdk73d84_asic_halo_hib.CEL
Outputting Cell fdk73d84_asic_halo_hhc.CEL
Outputting Cell d04orn02yn0b5.CEL
Outputting Cell d04xnk04yn0d0.CEL
Outputting Cell fdk73d84_asic_halo_hic.CEL
Outputting Cell d04xok04yn0c0.CEL
Outputting Cell d04xnk04yn0e0.CEL
Outputting Cell d04xnk04wn0b5.CEL
Outputting Cell d04xnk04yn0a5.CEL
Outputting Cell d04xnk04yn0f0.CEL
Outputting Cell d04xnk04yn0b5.CEL
Outputting Cell d04bfn00lduk0.CEL
Outputting Cell d04bfn00nduk0.CEL
Outputting Cell fdk73d84_asic_halo_hvn.CEL
Outputting Cell d04bfn00lnuc0.CEL
Outputting Cell d04bfn00nnuc0.CEL
Outputting Cell d04bfn00nduo0.CEL
Outputting Cell d04bfn00nnub4.CEL
Outputting Cell d04bfn00nnub5.CEL
Outputting Cell d04bfn00lnud5.CEL
Outputting Cell d04bfn00wduh0.CEL
Outputting Cell d04bfn00nnue3.CEL
Outputting Cell d04bfn00nnud5.CEL
Outputting Cell d04bfn00yduh0.CEL
Outputting Cell d04bfn00wduk0.CEL
Outputting Cell d04bfn00yduk0.CEL
Outputting Cell d04inn00ldui0.CEL
Outputting Cell d04nan03nnuc0.CEL
Outputting Cell d04inn00ndui0.CEL
Outputting Cell d04bfn00ynuc0.CEL
Outputting Cell d04bfn00wnub4.CEL
Outputting Cell d04bfn00wnub5.CEL
Outputting Cell d04bfn00yduo0.CEL
Outputting Cell d04inn00lnud0.CEL
Outputting Cell d04bfn00wnue3.CEL
Outputting Cell d04bfn00ynub4.CEL
Outputting Cell d04bfn00ynub5.CEL
Outputting Cell d04bfn00wnud5.CEL
Outputting Cell d04inn00nnud0.CEL
Outputting Cell d04bfn00ynue3.CEL
Outputting Cell d04bfn00ynud5.CEL
Outputting Cell d04inn00nduq0.CEL
Outputting Cell d04inn00nnuc5.CEL
Outputting Cell d04inn00nnue3.CEL
Outputting Cell d04inn00wdui0.CEL
Outputting Cell d04nan03ynuc0.CEL
Outputting Cell d04inn00lnuf5.CEL
Outputting Cell d04inn00ydui0.CEL
Outputting Cell d04inn00nnuf5.CEL
Outputting Cell d04inn00nduo7.CEL
Outputting Cell d04inn00nnuh5.CEL
Outputting Cell d04inn00wnud0.CEL
Outputting Cell d04inn00wnub3.CEL
Outputting Cell d04inn00ynud0.CEL
Outputting Cell d04inn00wduq0.CEL
Outputting Cell d04inn00ynub3.CEL
Outputting Cell d04inn00wnuc5.CEL
Outputting Cell d04inn00wnue3.CEL
Outputting Cell d04inn00yduq0.CEL
Outputting Cell d04inn00ynuc5.CEL
Outputting Cell d04inn00ynue3.CEL
Outputting Cell d04inn00ynuf5.CEL
Outputting Cell d04inn00yduo7.CEL
Outputting Cell d04inn00ynuh5.CEL
Outputting Cell d04inn00ynui5.CEL
====> TOTAL CELLS OUTPUT: 832 <====
write_gds completed successfully!
Warning: No voltage_area objects matched '*' (SEL-004)
#WARNING-MSG==>  ::pwr::create_stdcell_powerhookup powerhookup_empty_area option is ignored since it is not valid for this process
::dtDfm::powerhookup -powerhookup_grid_count 4 -powerhookup_cells_area true -powerhookup_all_segments false -write_def_file_prefix /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup -power_name vcc -ground_name vss -ground_rail_y_start 0.798 -powerhookup_avoid_drv false -power_voltage_areas pwr_va_area -ground_voltage_areas gnd_va_area -dsn_core_areas core_area -dh_bonus_cells_list {c04bfy??????? d04bfy???????} -hookup_cell_names_list {*c04?????[^grx]???? *d04?????[^grx]????} -hookup_cell_names_list_xn *d04?????x????
/p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/flexfill/templates/fillflow.pl fdkex                                 powerhookup72                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/input                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss                                 /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss                                 /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv                                 /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/PXL                                 "-norscache -D DR_DFM_PROCESS=1273"                                 false                                 false                                 local                                 "null"                                                                  SLES10_EM64T_16G                                 null >& /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss/spalutla.fdkex.powerhookup72.iss/spalutla.fdkex.powerhookup72.log  &
::dtDfm::fill_metal_icv_end
mfill succeded for via1
saving /tmp/spalutla_fdkex_51074/spalutla.fdkex.51074.iss
#INFO-MSG==>  Loading power hookup def file  /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup.def
Information: The preferred wire track direction hasn't been set in main library, set it according to the wire direction of the "unitTile" in main library or reference library. (DDEFR-054)
Reading Def file '/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/powerhookup/fdkex_powerhookup.def'. 
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing VIAS section (DDEFR-038)
Information: Completed VIAS section (DDEFR-040)
Information: Parsing SPECIALNETS section (DDEFR-038)
Information: Completed SPECIALNETS section (DDEFR-040)
GRC reference (-399,-399), dimensions (399, 399)

Summary:
No. of Rows annotated/total number              : 0/0
No. of Tracks annotated/total number            : 0/0
No. of Gcell grids annotated/total number       : 0/0
No. of Vias annotated/total number              : 4/4
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 0/0
No. of Pins annotated/total number              : 0/0
No. of Nets annotated/total number              : 0/0
No. of Special Nets annotated/total number      : 2/2
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 0/0
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 0/0
Total of physical objects & wiring : 433218
#INFO-MSG==>  
#INFO-MSG==>   Stdcell Power Hookup SUMMARY <vcc>  - Added 240516 Vias / 35510 Shapes (6281 gcn shapes, 15364 tcn shapes, 80126 vcn vias, 13865 m0 shapes, 80195 v0 vias, 0 m1 shapes, 80195 v1 vias)
#INFO-MSG==>   Stdcell Power Hookup SUMMARY <vss>  - Added 156046 Vias / 1142 Shapes (838 gcn shapes, 0 tcn shapes, 42478 vcn vias, 304 m0 shapes, 56784 v0 vias, 0 m1 shapes, 56784 v1 vias)
#INFO-MSG==>  
#INFO-MSG==>  
#INFO-MSG==>  Completed stdcell power hookup at Tue Mar 31 04:38:30 MST 2015. Added 396562 total powerhookup vias and 36652 powerhookup net_shapes in 00:03:45
#INFO-MSG==>  
==>INFORMATION: P_source_if_exists: add_pg_hookup.tcl : END Tue Mar 31 04:38:31 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:03:45 hrs : CPU RUNTIME in (hh:mm:ss) : 00:02:35 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep add_pg_hookup in (hh:mm:ss) : 00:03:46 hrs
#INFO-MSG==>  Executing substep initial_detailroute
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/initial_detailroute.tcl : START Tue Mar 31 04:38:31 MST 2015
#INFO-MSG==>  Running initial detail route
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 10 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.26V) above low
                                   0.35 (0.26V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Warning: Design 'fdkex' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.043 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Limited std master d04bfn00wd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00ld0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Tue Mar 31 04:41:42 2015

  Beginning initial routing 
  --------------------------

Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Note - message 'ZRT-032' limit (10) exceeded.  Remainder will be suppressed.
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:16 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DBIn Done] Stage (MB): Used  193  Alloctr  202  Proc  327 
[DBIn Done] Total (MB): Used  194  Alloctr  203  Proc 1155 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


        There were 0 out of 207160 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:18 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Dr init] Stage (MB): Used  239  Alloctr  245  Proc  332 
[Dr init] Total (MB): Used  240  Alloctr  246  Proc 1160 
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/5776 Partitions, Violations = 0
Routed  28/5776 Partitions, Violations =        75
Routed  56/5776 Partitions, Violations =        154
Routed  84/5776 Partitions, Violations =        216
Routed  112/5776 Partitions, Violations =       345
Routed  140/5776 Partitions, Violations =       318
Routed  168/5776 Partitions, Violations =       393
Routed  196/5776 Partitions, Violations =       391
Routed  224/5776 Partitions, Violations =       483
Routed  252/5776 Partitions, Violations =       469
Routed  280/5776 Partitions, Violations =       489
Routed  310/5776 Partitions, Violations =       543
Routed  336/5776 Partitions, Violations =       658
Routed  366/5776 Partitions, Violations =       658
Routed  392/5776 Partitions, Violations =       705
Routed  420/5776 Partitions, Violations =       808
Routed  448/5776 Partitions, Violations =       887
Routed  476/5776 Partitions, Violations =       873
Routed  504/5776 Partitions, Violations =       887
Routed  532/5776 Partitions, Violations =       973
Routed  560/5776 Partitions, Violations =       894
Routed  589/5776 Partitions, Violations =       1036
Routed  616/5776 Partitions, Violations =       1082
Routed  644/5776 Partitions, Violations =       995
Routed  672/5776 Partitions, Violations =       1015
Routed  703/5776 Partitions, Violations =       1167
Routed  728/5776 Partitions, Violations =       1178
Routed  756/5776 Partitions, Violations =       1131
Routed  784/5776 Partitions, Violations =       1104
Routed  814/5776 Partitions, Violations =       1227
Routed  840/5776 Partitions, Violations =       1257
Routed  868/5776 Partitions, Violations =       1208
Routed  897/5776 Partitions, Violations =       1194
Routed  924/5776 Partitions, Violations =       1255
Routed  952/5776 Partitions, Violations =       1231
Routed  980/5776 Partitions, Violations =       1303
Routed  1008/5776 Partitions, Violations =      1283
Routed  1036/5776 Partitions, Violations =      1269
Routed  1064/5776 Partitions, Violations =      1276
Routed  1092/5776 Partitions, Violations =      1333
Routed  1128/5776 Partitions, Violations =      1390
Routed  1148/5776 Partitions, Violations =      1425
Routed  1176/5776 Partitions, Violations =      1431
Routed  1204/5776 Partitions, Violations =      1562
Routed  1232/5776 Partitions, Violations =      1682
Routed  1260/5776 Partitions, Violations =      1550
Routed  1288/5776 Partitions, Violations =      1570
Routed  1316/5776 Partitions, Violations =      1651
Routed  1344/5776 Partitions, Violations =      1687
Routed  1382/5776 Partitions, Violations =      1804
Routed  1400/5776 Partitions, Violations =      1752
Routed  1436/5776 Partitions, Violations =      1716
Routed  1456/5776 Partitions, Violations =      1756
Routed  1489/5776 Partitions, Violations =      1789
Routed  1512/5776 Partitions, Violations =      1816
Routed  1547/5776 Partitions, Violations =      1882
Routed  1568/5776 Partitions, Violations =      1887
Routed  1602/5776 Partitions, Violations =      1877
Routed  1624/5776 Partitions, Violations =      1915
Routed  1657/5776 Partitions, Violations =      1927
Routed  1680/5776 Partitions, Violations =      1961
Routed  1712/5776 Partitions, Violations =      1967
Routed  1736/5776 Partitions, Violations =      2040
Routed  1771/5776 Partitions, Violations =      2056
Routed  1792/5776 Partitions, Violations =      2051
Routed  1820/5776 Partitions, Violations =      2131
Routed  1848/5776 Partitions, Violations =      2159
Routed  1876/5776 Partitions, Violations =      2228
Routed  1904/5776 Partitions, Violations =      2204
Routed  1932/5776 Partitions, Violations =      2211
Routed  1962/5776 Partitions, Violations =      2164
Routed  1988/5776 Partitions, Violations =      2239
Routed  2024/5776 Partitions, Violations =      2289
Routed  2044/5776 Partitions, Violations =      2296
Routed  2090/5776 Partitions, Violations =      2265
Routed  2100/5776 Partitions, Violations =      2266
Routed  2128/5776 Partitions, Violations =      2320
Routed  2158/5776 Partitions, Violations =      2327
Routed  2184/5776 Partitions, Violations =      2364
Routed  2212/5776 Partitions, Violations =      2322
Routed  2240/5776 Partitions, Violations =      2321
Routed  2286/5776 Partitions, Violations =      2335
Routed  2296/5776 Partitions, Violations =      2335
Routed  2350/5776 Partitions, Violations =      2393
Routed  2355/5776 Partitions, Violations =      2393
Routed  2380/5776 Partitions, Violations =      2430
Routed  2427/5776 Partitions, Violations =      2444
Routed  2436/5776 Partitions, Violations =      2445
Routed  2464/5776 Partitions, Violations =      2412
Routed  2496/5776 Partitions, Violations =      2424
Routed  2520/5776 Partitions, Violations =      2402
Routed  2571/5776 Partitions, Violations =      2475
Routed  2576/5776 Partitions, Violations =      2475
Routed  2604/5776 Partitions, Violations =      2495
Routed  2641/5776 Partitions, Violations =      2498
Routed  2660/5776 Partitions, Violations =      2534
Routed  2712/5776 Partitions, Violations =      2551
Routed  2716/5776 Partitions, Violations =      2551
Routed  2744/5776 Partitions, Violations =      2515
Routed  2790/5776 Partitions, Violations =      2512
Routed  2800/5776 Partitions, Violations =      2524
Routed  2864/5776 Partitions, Violations =      2551
Routed  2866/5776 Partitions, Violations =      2551
Routed  2884/5776 Partitions, Violations =      2560
Routed  2942/5776 Partitions, Violations =      2596
Routed  2943/5776 Partitions, Violations =      2596
Routed  2968/5776 Partitions, Violations =      2663
Routed  3015/5776 Partitions, Violations =      2677
Routed  3024/5776 Partitions, Violations =      2674
Routed  3052/5776 Partitions, Violations =      2624
Routed  3091/5776 Partitions, Violations =      2632
Routed  3108/5776 Partitions, Violations =      2673
Routed  3161/5776 Partitions, Violations =      2734
Routed  3166/5776 Partitions, Violations =      2734
Routed  3228/5776 Partitions, Violations =      2715
Routed  3229/5776 Partitions, Violations =      2715
Routed  3248/5776 Partitions, Violations =      2683
Routed  3307/5776 Partitions, Violations =      2722
Routed  3308/5776 Partitions, Violations =      2722
Routed  3332/5776 Partitions, Violations =      2769
Routed  3379/5776 Partitions, Violations =      2846
Routed  3388/5776 Partitions, Violations =      2859
Routed  3443/5776 Partitions, Violations =      2867
Routed  3444/5776 Partitions, Violations =      2867
Routed  3472/5776 Partitions, Violations =      2854
Routed  3514/5776 Partitions, Violations =      2846
Routed  3528/5776 Partitions, Violations =      2825
Routed  3569/5776 Partitions, Violations =      2829
Routed  3584/5776 Partitions, Violations =      2833
Routed  3646/5776 Partitions, Violations =      2873
Routed  3647/5776 Partitions, Violations =      2873
Routed  3668/5776 Partitions, Violations =      2893
Routed  3714/5776 Partitions, Violations =      2954
Routed  3724/5776 Partitions, Violations =      2968
Routed  3764/5776 Partitions, Violations =      3010
Routed  3780/5776 Partitions, Violations =      2943
Routed  3824/5776 Partitions, Violations =      2968
Routed  3836/5776 Partitions, Violations =      2966
Routed  3864/5776 Partitions, Violations =      3008
Routed  3902/5776 Partitions, Violations =      3023
Routed  3920/5776 Partitions, Violations =      2986
Routed  3958/5776 Partitions, Violations =      3003
Routed  3976/5776 Partitions, Violations =      3057
Routed  4016/5776 Partitions, Violations =      3015
Routed  4032/5776 Partitions, Violations =      2980
Routed  4072/5776 Partitions, Violations =      3002
Routed  4088/5776 Partitions, Violations =      3047
Routed  4130/5776 Partitions, Violations =      3050
Routed  4144/5776 Partitions, Violations =      3082
Routed  4189/5776 Partitions, Violations =      3127
Routed  4200/5776 Partitions, Violations =      3143
Routed  4239/5776 Partitions, Violations =      3171
Routed  4257/5776 Partitions, Violations =      3166
Routed  4293/5776 Partitions, Violations =      3190
Routed  4337/5776 Partitions, Violations =      3168
Routed  4341/5776 Partitions, Violations =      3168
Routed  4373/5776 Partitions, Violations =      3168
Routed  4396/5776 Partitions, Violations =      3144
Routed  4443/5776 Partitions, Violations =      3152
Routed  4454/5776 Partitions, Violations =      3135
Routed  4486/5776 Partitions, Violations =      3135
Routed  4521/5776 Partitions, Violations =      3135
Routed  4556/5776 Partitions, Violations =      3150
Routed  4564/5776 Partitions, Violations =      3141
Routed  4592/5776 Partitions, Violations =      3192
Routed  4635/5776 Partitions, Violations =      3200
Routed  4670/5776 Partitions, Violations =      3207
Routed  4704/5776 Partitions, Violations =      3207
Routed  4705/5776 Partitions, Violations =      3207
Routed  4738/5776 Partitions, Violations =      3207
Routed  4760/5776 Partitions, Violations =      3232
Routed  4812/5776 Partitions, Violations =      3255
Routed  4816/5776 Partitions, Violations =      3253
Routed  4850/5776 Partitions, Violations =      3253
Routed  4884/5776 Partitions, Violations =      3241
Routed  4900/5776 Partitions, Violations =      3232
Routed  4928/5776 Partitions, Violations =      3232
Routed  4956/5776 Partitions, Violations =      3280
Routed  4984/5776 Partitions, Violations =      3280
Routed  5017/5776 Partitions, Violations =      3280
Routed  5055/5776 Partitions, Violations =      3288
Routed  5072/5776 Partitions, Violations =      3288
Routed  5097/5776 Partitions, Violations =      3276
Routed  5127/5776 Partitions, Violations =      3278
Routed  5162/5776 Partitions, Violations =      3278
Routed  5196/5776 Partitions, Violations =      3278
Routed  5229/5776 Partitions, Violations =      3278
Routed  5236/5776 Partitions, Violations =      3278
Routed  5267/5776 Partitions, Violations =      3290
Routed  5292/5776 Partitions, Violations =      3283
Routed  5323/5776 Partitions, Violations =      3283
Routed  5352/5776 Partitions, Violations =      3283
Routed  5380/5776 Partitions, Violations =      3246
Routed  5407/5776 Partitions, Violations =      3246
Routed  5433/5776 Partitions, Violations =      3246
Routed  5462/5776 Partitions, Violations =      3246
Routed  5488/5776 Partitions, Violations =      3263
Routed  5529/5776 Partitions, Violations =      3263
Routed  5550/5776 Partitions, Violations =      3250
Routed  5572/5776 Partitions, Violations =      3253
Routed  5607/5776 Partitions, Violations =      3248
Routed  5638/5776 Partitions, Violations =      3248
Routed  5666/5776 Partitions, Violations =      3248
Routed  5745/5776 Partitions, Violations =      3262
Routed  5746/5776 Partitions, Violations =      3266
Routed  5747/5776 Partitions, Violations =      3288
Routed  5768/5776 Partitions, Violations =      3221

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3188
        Diff net spacing : 89
        Diff net var rule spacing : 31
        Same net spacing : 2
        Diff net via-cut spacing : 109
        Same net via-cut spacing : 45
        Less than minimum length : 185
        Less than minimum edge length : 88
        Needs fat contact : 2
        Enclosed via spacing : 293
        Short : 161
        Off-grid : 37
        Non-preferred direction route : 8
        Illegal width route : 9
        Illegal MSR : 22
        Illegal track route : 66
        Multiple pin connections : 1008
        Internal-only types : 1033

[Iter 0] Elapsed real time: 0:02:07 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:05:43 total=0:05:44
[Iter 0] Stage (MB): Used  247  Alloctr  254  Proc  537 
[Iter 0] Total (MB): Used  248  Alloctr  255  Proc 1365 

End DR iteration 0 with 5776 parts

Start DR iteration 1: non-uniform partition
Routed  1/1461 Partitions, Violations = 3142
Routed  7/1461 Partitions, Violations = 3100
Routed  14/1461 Partitions, Violations =        3044
Routed  21/1461 Partitions, Violations =        3017
Routed  28/1461 Partitions, Violations =        2963
Routed  35/1461 Partitions, Violations =        2907
Routed  42/1461 Partitions, Violations =        2883
Routed  49/1461 Partitions, Violations =        2861
Routed  56/1461 Partitions, Violations =        2826
Routed  63/1461 Partitions, Violations =        2797
Routed  70/1461 Partitions, Violations =        2769
Routed  77/1461 Partitions, Violations =        2753
Routed  84/1461 Partitions, Violations =        2739
Routed  91/1461 Partitions, Violations =        2721
Routed  98/1461 Partitions, Violations =        2649
Routed  105/1461 Partitions, Violations =       2623
Routed  112/1461 Partitions, Violations =       2585
Routed  119/1461 Partitions, Violations =       2563
Routed  126/1461 Partitions, Violations =       2532
Routed  133/1461 Partitions, Violations =       2500
Routed  140/1461 Partitions, Violations =       2482
Routed  147/1461 Partitions, Violations =       2448
Routed  154/1461 Partitions, Violations =       2439
Routed  161/1461 Partitions, Violations =       2429
Routed  168/1461 Partitions, Violations =       2427
Routed  175/1461 Partitions, Violations =       2419
Routed  182/1461 Partitions, Violations =       2410
Routed  189/1461 Partitions, Violations =       2393
Routed  196/1461 Partitions, Violations =       2383
Routed  203/1461 Partitions, Violations =       2374
Routed  210/1461 Partitions, Violations =       2356
Routed  217/1461 Partitions, Violations =       2341
Routed  224/1461 Partitions, Violations =       2327
Routed  231/1461 Partitions, Violations =       2321
Routed  238/1461 Partitions, Violations =       2309
Routed  245/1461 Partitions, Violations =       2295
Routed  252/1461 Partitions, Violations =       2290
Routed  259/1461 Partitions, Violations =       2245
Routed  266/1461 Partitions, Violations =       2195
Routed  273/1461 Partitions, Violations =       2186
Routed  280/1461 Partitions, Violations =       2135
Routed  287/1461 Partitions, Violations =       2089
Routed  294/1461 Partitions, Violations =       2053
Routed  301/1461 Partitions, Violations =       2016
Routed  308/1461 Partitions, Violations =       1967
Routed  315/1461 Partitions, Violations =       1935
Routed  322/1461 Partitions, Violations =       1910
Routed  329/1461 Partitions, Violations =       1882
Routed  336/1461 Partitions, Violations =       1838
Routed  343/1461 Partitions, Violations =       1805
Routed  350/1461 Partitions, Violations =       1783
Routed  357/1461 Partitions, Violations =       1760
Routed  364/1461 Partitions, Violations =       1725
Routed  371/1461 Partitions, Violations =       1705
Routed  378/1461 Partitions, Violations =       1685
Routed  385/1461 Partitions, Violations =       1660
Routed  392/1461 Partitions, Violations =       1636
Routed  399/1461 Partitions, Violations =       1611
Routed  406/1461 Partitions, Violations =       1583
Routed  413/1461 Partitions, Violations =       1561
Routed  420/1461 Partitions, Violations =       1535
Routed  427/1461 Partitions, Violations =       1523
Routed  434/1461 Partitions, Violations =       1500
Routed  441/1461 Partitions, Violations =       1481
Routed  448/1461 Partitions, Violations =       1470
Routed  455/1461 Partitions, Violations =       1452
Routed  462/1461 Partitions, Violations =       1435
Routed  469/1461 Partitions, Violations =       1422
Routed  476/1461 Partitions, Violations =       1404
Routed  483/1461 Partitions, Violations =       1392
Routed  490/1461 Partitions, Violations =       1380
Routed  497/1461 Partitions, Violations =       1365
Routed  504/1461 Partitions, Violations =       1350
Routed  511/1461 Partitions, Violations =       1334
Routed  518/1461 Partitions, Violations =       1315
Routed  525/1461 Partitions, Violations =       1308
Routed  532/1461 Partitions, Violations =       1293
Routed  539/1461 Partitions, Violations =       1284
Routed  546/1461 Partitions, Violations =       1261
Routed  553/1461 Partitions, Violations =       1250
Routed  560/1461 Partitions, Violations =       1228
Routed  567/1461 Partitions, Violations =       1208
Routed  574/1461 Partitions, Violations =       1193
Routed  581/1461 Partitions, Violations =       1177
Routed  588/1461 Partitions, Violations =       1161
Routed  595/1461 Partitions, Violations =       1141
Routed  602/1461 Partitions, Violations =       1130
Routed  609/1461 Partitions, Violations =       1113
Routed  616/1461 Partitions, Violations =       1094
Routed  623/1461 Partitions, Violations =       1077
Routed  630/1461 Partitions, Violations =       1063
Routed  637/1461 Partitions, Violations =       1047
Routed  644/1461 Partitions, Violations =       1025
Routed  651/1461 Partitions, Violations =       1013
Routed  658/1461 Partitions, Violations =       1007
Routed  665/1461 Partitions, Violations =       999
Routed  672/1461 Partitions, Violations =       993
Routed  679/1461 Partitions, Violations =       982
Routed  686/1461 Partitions, Violations =       972
Routed  693/1461 Partitions, Violations =       965
Routed  700/1461 Partitions, Violations =       963
Routed  707/1461 Partitions, Violations =       955
Routed  714/1461 Partitions, Violations =       948
Routed  721/1461 Partitions, Violations =       940
Routed  728/1461 Partitions, Violations =       931
Routed  735/1461 Partitions, Violations =       924
Routed  742/1461 Partitions, Violations =       917
Routed  749/1461 Partitions, Violations =       910
Routed  756/1461 Partitions, Violations =       901
Routed  763/1461 Partitions, Violations =       893
Routed  770/1461 Partitions, Violations =       885
Routed  777/1461 Partitions, Violations =       879
Routed  784/1461 Partitions, Violations =       871
Routed  791/1461 Partitions, Violations =       864
Routed  798/1461 Partitions, Violations =       858
Routed  805/1461 Partitions, Violations =       851
Routed  812/1461 Partitions, Violations =       843
Routed  819/1461 Partitions, Violations =       833
Routed  826/1461 Partitions, Violations =       827
Routed  833/1461 Partitions, Violations =       820
Routed  840/1461 Partitions, Violations =       812
Routed  847/1461 Partitions, Violations =       805
Routed  854/1461 Partitions, Violations =       796
Routed  861/1461 Partitions, Violations =       791
Routed  868/1461 Partitions, Violations =       784
Routed  875/1461 Partitions, Violations =       778
Routed  882/1461 Partitions, Violations =       771
Routed  889/1461 Partitions, Violations =       761
Routed  896/1461 Partitions, Violations =       753
Routed  903/1461 Partitions, Violations =       746
Routed  910/1461 Partitions, Violations =       740
Routed  917/1461 Partitions, Violations =       733
Routed  924/1461 Partitions, Violations =       723
Routed  931/1461 Partitions, Violations =       718
Routed  938/1461 Partitions, Violations =       710
Routed  945/1461 Partitions, Violations =       700
Routed  952/1461 Partitions, Violations =       693
Routed  959/1461 Partitions, Violations =       685
Routed  966/1461 Partitions, Violations =       677
Routed  973/1461 Partitions, Violations =       669
Routed  980/1461 Partitions, Violations =       663
Routed  987/1461 Partitions, Violations =       649
Routed  994/1461 Partitions, Violations =       641
Routed  1001/1461 Partitions, Violations =      632
Routed  1008/1461 Partitions, Violations =      623
Routed  1015/1461 Partitions, Violations =      617
Routed  1022/1461 Partitions, Violations =      608
Routed  1029/1461 Partitions, Violations =      600
Routed  1036/1461 Partitions, Violations =      594
Routed  1043/1461 Partitions, Violations =      587
Routed  1050/1461 Partitions, Violations =      580
Routed  1057/1461 Partitions, Violations =      571
Routed  1064/1461 Partitions, Violations =      565
Routed  1071/1461 Partitions, Violations =      557
Routed  1078/1461 Partitions, Violations =      551
Routed  1085/1461 Partitions, Violations =      544
Routed  1092/1461 Partitions, Violations =      537
Routed  1099/1461 Partitions, Violations =      529
Routed  1106/1461 Partitions, Violations =      521
Routed  1113/1461 Partitions, Violations =      512
Routed  1120/1461 Partitions, Violations =      505
Routed  1127/1461 Partitions, Violations =      498
Routed  1134/1461 Partitions, Violations =      489
Routed  1141/1461 Partitions, Violations =      480
Routed  1148/1461 Partitions, Violations =      468
Routed  1155/1461 Partitions, Violations =      463
Routed  1162/1461 Partitions, Violations =      455
Routed  1169/1461 Partitions, Violations =      448
Routed  1176/1461 Partitions, Violations =      440
Routed  1183/1461 Partitions, Violations =      433
Routed  1190/1461 Partitions, Violations =      423
Routed  1197/1461 Partitions, Violations =      418
Routed  1204/1461 Partitions, Violations =      409
Routed  1211/1461 Partitions, Violations =      402
Routed  1218/1461 Partitions, Violations =      394
Routed  1225/1461 Partitions, Violations =      388
Routed  1232/1461 Partitions, Violations =      378
Routed  1239/1461 Partitions, Violations =      371
Routed  1246/1461 Partitions, Violations =      363
Routed  1253/1461 Partitions, Violations =      355
Routed  1260/1461 Partitions, Violations =      348
Routed  1267/1461 Partitions, Violations =      340
Routed  1274/1461 Partitions, Violations =      329
Routed  1281/1461 Partitions, Violations =      323
Routed  1288/1461 Partitions, Violations =      310
Routed  1295/1461 Partitions, Violations =      305
Routed  1302/1461 Partitions, Violations =      298
Routed  1309/1461 Partitions, Violations =      292
Routed  1316/1461 Partitions, Violations =      285
Routed  1323/1461 Partitions, Violations =      277
Routed  1330/1461 Partitions, Violations =      271
Routed  1337/1461 Partitions, Violations =      261
Routed  1344/1461 Partitions, Violations =      252
Routed  1351/1461 Partitions, Violations =      244
Routed  1358/1461 Partitions, Violations =      235
Routed  1365/1461 Partitions, Violations =      229
Routed  1372/1461 Partitions, Violations =      222
Routed  1379/1461 Partitions, Violations =      214
Routed  1386/1461 Partitions, Violations =      205
Routed  1393/1461 Partitions, Violations =      196
Routed  1400/1461 Partitions, Violations =      190
Routed  1407/1461 Partitions, Violations =      180
Routed  1414/1461 Partitions, Violations =      172
Routed  1421/1461 Partitions, Violations =      167
Routed  1428/1461 Partitions, Violations =      158
Routed  1435/1461 Partitions, Violations =      150
Routed  1442/1461 Partitions, Violations =      144
Routed  1449/1461 Partitions, Violations =      129
Routed  1456/1461 Partitions, Violations =      124

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      120
        Diff net spacing : 4
        Diff net var rule spacing : 1
        Same net spacing : 1
        Diff net via-cut spacing : 7
        Same net via-cut spacing : 3
        Less than minimum length : 7
        Less than minimum edge length : 12
        Enclosed via spacing : 14
        Illegal MSR : 1
        Illegal track route : 3
        Multiple pin connections : 19
        Internal-only types : 48

[Iter 1] Elapsed real time: 0:02:14 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:06:00 total=0:06:02
[Iter 1] Stage (MB): Used  247  Alloctr  255  Proc  537 
[Iter 1] Total (MB): Used  248  Alloctr  255  Proc 1365 

End DR iteration 1 with 1461 parts

Updating the database ...
[DBOUT] Elapsed real time: 0:00:04 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DBOUT] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DBOUT] Total (MB): Used  254  Alloctr  262  Proc 1365 
Saving cell fdkex.CEL;1 as fdkex_INIT_RT_itr1.
fdkex_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/50 Partitions, Violations =   112
Routed  2/50 Partitions, Violations =   104
Routed  3/50 Partitions, Violations =   104
Routed  4/50 Partitions, Violations =   100
Routed  5/50 Partitions, Violations =   100
Routed  6/50 Partitions, Violations =   82
Routed  7/50 Partitions, Violations =   82
Routed  8/50 Partitions, Violations =   82
Routed  9/50 Partitions, Violations =   81
Routed  10/50 Partitions, Violations =  78
Routed  11/50 Partitions, Violations =  78
Routed  12/50 Partitions, Violations =  69
Routed  13/50 Partitions, Violations =  63
Routed  14/50 Partitions, Violations =  57
Routed  15/50 Partitions, Violations =  60
Routed  16/50 Partitions, Violations =  60
Routed  17/50 Partitions, Violations =  56
Routed  18/50 Partitions, Violations =  50
Routed  19/50 Partitions, Violations =  47
Routed  20/50 Partitions, Violations =  41
Routed  21/50 Partitions, Violations =  41
Routed  22/50 Partitions, Violations =  37
Routed  23/50 Partitions, Violations =  37
Routed  24/50 Partitions, Violations =  34
Routed  25/50 Partitions, Violations =  28
Routed  26/50 Partitions, Violations =  25
Routed  27/50 Partitions, Violations =  25
Routed  28/50 Partitions, Violations =  25
Routed  29/50 Partitions, Violations =  22
Routed  30/50 Partitions, Violations =  22
Routed  31/50 Partitions, Violations =  22
Routed  32/50 Partitions, Violations =  22
Routed  33/50 Partitions, Violations =  20
Routed  34/50 Partitions, Violations =  19
Routed  35/50 Partitions, Violations =  18
Routed  36/50 Partitions, Violations =  16
Routed  37/50 Partitions, Violations =  15
Routed  38/50 Partitions, Violations =  14
Routed  39/50 Partitions, Violations =  14
Routed  40/50 Partitions, Violations =  14
Routed  41/50 Partitions, Violations =  13
Routed  42/50 Partitions, Violations =  12
Routed  43/50 Partitions, Violations =  10
Routed  44/50 Partitions, Violations =  8
Routed  45/50 Partitions, Violations =  8
Routed  46/50 Partitions, Violations =  8
Routed  47/50 Partitions, Violations =  9
Routed  48/50 Partitions, Violations =  8
Routed  49/50 Partitions, Violations =  7
Routed  50/50 Partitions, Violations =  6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Enclosed via spacing : 1
        Illegal MSR : 1
        Multiple pin connections : 1
        Internal-only types : 3

[Iter 2] Elapsed real time: 0:02:44 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:06:05 total=0:06:07
[Iter 2] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 2] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 2 with 50 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    2
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    2
Routed  4/4 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Enclosed via spacing : 1
        Illegal MSR : 1
        Multiple pin connections : 1

[Iter 3] Elapsed real time: 0:02:44 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:06:05 total=0:06:07
[Iter 3] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 3] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Enclosed via spacing : 1
        Multiple pin connections : 1

[Iter 4] Elapsed real time: 0:02:44 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:07
[Iter 4] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 4] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 4 with 3 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Enclosed via spacing : 1
        Multiple pin connections : 1

[Iter 5] Elapsed real time: 0:02:44 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:07
[Iter 5] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 5] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Enclosed via spacing : 1
        Multiple pin connections : 1

[Iter 6] Elapsed real time: 0:02:45 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[Iter 6] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 6] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Enclosed via spacing : 1
        Multiple pin connections : 1

[Iter 7] Elapsed real time: 0:02:45 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[Iter 7] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 7] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1

[Iter 8] Elapsed real time: 0:02:45 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[Iter 8] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 8] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1

[Iter 9] Elapsed real time: 0:02:45 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[Iter 9] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 9] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1

[Iter 10] Elapsed real time: 0:02:45 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[Iter 10] Stage (MB): Used  247  Alloctr  255  Proc  582 
[Iter 10] Total (MB): Used  248  Alloctr  255  Proc 1410 

End DR iteration 10 with 1 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:02:45 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:06:06 total=0:06:08
[DR] Stage (MB): Used  237  Alloctr  244  Proc  582 
[DR] Total (MB): Used  238  Alloctr  245  Proc 1410 

DR finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1


Total Wire Length =                    564792 micron
Total Number of Contacts =             518851
Total Number of Wires =                406598
Total Number of PtConns =              16878
Total Number of Routed Wires =       406598
Total Routed Wire Length =           564121 micron
Total Number of Routed Contacts =       518851
        Layer          m0 :       4959 micron
        Layer          m1 :      18318 micron
        Layer          m2 :     136679 micron
        Layer          m3 :     158464 micron
        Layer          m4 :      89899 micron
        Layer          m5 :      37105 micron
        Layer          m6 :      50095 micron
        Layer          m7 :      56751 micron
        Layer          m8 :      12521 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :       1542
        Via      VIA7F_DA :        217
        Via      VIA7F_DC :        354
        Via       VIA6A44 :       6441
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        180
        Via    VIA6A44_DC :      20330
        Via         VIA5B :       8849
        Via      VIA5B_44 :        105
        Via      VIA5B_DA :         85
        Via      VIA5B_DC :      15067
        Via   VIA5B_44_DC :          2
        Via         VIA4C :        488
        Via      VIA4A_32 :      14863
        Via   VIA4A_32_DA :        151
        Via   VIA4A_32_DC :      14672
        Via      VIA4C_DC :          2
        Via         VIA3S :          1
        Via         VIA3O :          1
        Via         VIA3C :        913
        Via      VIA3C_32 :      38094
        Via      VIA3C_DC :          2
        Via   VIA3C_32_DC :      14606
        Via         VIA2A :     145122
        Via         VIA2O :         51
        Via         VIA2C :       3701
        Via      VIA2A_DC :      14591
        Via      VIA2C_DC :          2
        Via         VIA1A :     193147
        Via         VIA1F :         61
        Via      VIA1A_DB :          6
        Via      VIA1A_DC :       1253
        Via        VIA0AX :      17251
        Via        VIA0CX :       1015
        Via         VIA0A :       5545
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 15.74% (81642 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         =  0.65% (1259   / 194467  vias)
        Weight 30    =  0.64% (1253    vias)
        Weight 10    =  0.00% (6       vias)
        Un-optimized = 99.35% (193208  vias)
    Layer v2         =  8.93% (14593  / 163467  vias)
        Weight 30    =  8.93% (14593   vias)
        Un-optimized = 91.07% (148874  vias)
    Layer v3         = 27.25% (14608  / 53617   vias)
        Weight 30    = 27.25% (14608   vias)
        Un-optimized = 72.75% (39009   vias)
    Layer v4         = 49.13% (14825  / 30176   vias)
        Weight 30    = 48.63% (14674   vias)
        Weight 10    =  0.50% (151     vias)
        Un-optimized = 50.87% (15351   vias)
    Layer v5         = 62.86% (15154  / 24108   vias)
        Weight 30    = 62.51% (15069   vias)
        Weight 10    =  0.35% (85      vias)
        Un-optimized = 37.14% (8954    vias)
    Layer v6         = 76.21% (20632  / 27073   vias)
        Weight 30    = 75.09% (20330   vias)
        Weight 10    =  1.12% (302     vias)
        Un-optimized = 23.79% (6441    vias)
    Layer v7         = 27.02% (571    / 2113    vias)
        Weight 30    = 16.75% (354     vias)
        Weight 10    = 10.27% (217     vias)
        Un-optimized = 72.98% (1542    vias)
 
  Total double via conversion rate    =  0.00% (0 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
    Layer v1         =  0.00% (0      / 194467  vias)
    Layer v2         =  0.00% (0      / 163467  vias)
    Layer v3         =  0.00% (0      / 53617   vias)
    Layer v4         =  0.00% (0      / 30176   vias)
    Layer v5         =  0.00% (0      / 24108   vias)
    Layer v6         =  0.00% (0      / 27073   vias)
    Layer v7         =  0.00% (0      / 2113    vias)
 
  The optimized via conversion rate based on total routed via count = 15.74% (81642 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         =  0.65% (1259   / 194467  vias)
        Weight 30    =  0.64% (1253    vias)
        Weight 10    =  0.00% (6       vias)
        Un-optimized = 99.35% (193208  vias)
    Layer v2         =  8.93% (14593  / 163467  vias)
        Weight 30    =  8.93% (14593   vias)
        Un-optimized = 91.07% (148874  vias)
    Layer v3         = 27.25% (14608  / 53617   vias)
        Weight 30    = 27.25% (14608   vias)
        Un-optimized = 72.75% (39009   vias)
    Layer v4         = 49.13% (14825  / 30176   vias)
        Weight 30    = 48.63% (14674   vias)
        Weight 10    =  0.50% (151     vias)
        Un-optimized = 50.87% (15351   vias)
    Layer v5         = 62.86% (15154  / 24108   vias)
        Weight 30    = 62.51% (15069   vias)
        Weight 10    =  0.35% (85      vias)
        Un-optimized = 37.14% (8954    vias)
    Layer v6         = 76.21% (20632  / 27073   vias)
        Weight 30    = 75.09% (20330   vias)
        Weight 10    =  1.12% (302     vias)
        Un-optimized = 23.79% (6441    vias)
    Layer v7         = 27.02% (571    / 2113    vias)
        Weight 30    = 16.75% (354     vias)
        Weight 10    = 10.27% (217     vias)
        Un-optimized = 72.98% (1542    vias)
 

Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  246  Alloctr  253  Proc 1411 

Redundant via optimization will attempt to replace the following vias: 

       VIA1A    ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A    ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA1A(r) ->   VIA1A_DC      VIA1A_DC(r)

       VIA1A(r) ->   VIA1A_DB      VIA1A_DA      VIA1A_DB(r)   VIA1A_DA(r)

       VIA2A    ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A    ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA2A(r) ->   VIA2A_DC      VIA2A_DC(r)

       VIA2A(r) ->   VIA2A_DB      VIA2A_DA      VIA2A_DB(r)   VIA2A_DA(r)

       VIA5B    ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B    ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

       VIA5B(r) ->   VIA5B_DC      VIA5B_DC(r)

       VIA5B(r) ->   VIA5B_DB      VIA5B_DA      VIA5B_DB(r)   VIA5B_DA(r)

     VIA6A44    -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44    -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

     VIA6A44(r) -> VIA6A44_DC    VIA6A44_DC(r)

     VIA6A44(r) -> VIA6A44_DB    VIA6A44_DA    VIA6A44_DB(r) VIA6A44_DA(r)

    VIA5B_44    -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44    -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

    VIA5B_44(r) -> VIA5B_44_DC    VIA5B_44_DC(r)

    VIA5B_44(r) -> VIA5B_44_DB    VIA5B_44_DA    VIA5B_44_DB(r) VIA5B_44_DA(r)

       VIA2C    ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C    ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA2C(r) ->   VIA2C_DC      VIA2C_DC(r)

       VIA2C(r) ->   VIA2C_DB      VIA2C_DA      VIA2C_DB(r)   VIA2C_DA(r)

       VIA4C    ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C    ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA4C(r) ->   VIA4C_DC      VIA4C_DC(r)

       VIA4C(r) ->   VIA4C_DB      VIA4C_DA      VIA4C_DB(r)   VIA4C_DA(r)

       VIA3C    ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C    ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

       VIA3C(r) ->   VIA3C_DC      VIA3C_DC(r)

       VIA3C(r) ->   VIA3C_DB      VIA3C_DA      VIA3C_DB(r)   VIA3C_DA(r)

    VIA3C_32    -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32    -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

    VIA3C_32(r) -> VIA3C_32_DC    VIA3C_32_DC(r)

    VIA3C_32(r) -> VIA3C_32_DB    VIA3C_32_DA    VIA3C_32_DB(r) VIA3C_32_DA(r)

       VIA7F    ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F    ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

       VIA7F(r) ->   VIA7F_DC      VIA7F_DC(r)

       VIA7F(r) ->   VIA7F_DB      VIA7F_DA      VIA7F_DB(r)   VIA7F_DA(r)

    VIA4A_32    -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32    -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)

    VIA4A_32(r) -> VIA4A_32_DC    VIA4A_32_DC(r)

    VIA4A_32(r) -> VIA4A_32_DB    VIA4A_32_DA    VIA4A_32_DB(r) VIA4A_32_DA(r)



        There were 0 out of 207160 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Technology Processing] Total (MB): Used  252  Alloctr  259  Proc 1411 

Begin Redundant via insertion ...

Routed  1/400 Partitions, Violations =  11
Routed  2/400 Partitions, Violations =  11
Routed  15/400 Partitions, Violations = 14
Routed  16/400 Partitions, Violations = 14
Routed  17/400 Partitions, Violations = 15
Routed  18/400 Partitions, Violations = 16
Routed  19/400 Partitions, Violations = 16
Routed  20/400 Partitions, Violations = 16
Routed  31/400 Partitions, Violations = 21
Routed  32/400 Partitions, Violations = 21
Routed  33/400 Partitions, Violations = 15
Routed  34/400 Partitions, Violations = 12
Routed  35/400 Partitions, Violations = 14
Routed  36/400 Partitions, Violations = 12
Routed  37/400 Partitions, Violations = 12
Routed  38/400 Partitions, Violations = 12
Routed  39/400 Partitions, Violations = 11
Routed  40/400 Partitions, Violations = 14
Routed  41/400 Partitions, Violations = 14
Routed  42/400 Partitions, Violations = 16
Routed  43/400 Partitions, Violations = 14
Routed  44/400 Partitions, Violations = 18
Routed  45/400 Partitions, Violations = 14
Routed  55/400 Partitions, Violations = 18
Routed  56/400 Partitions, Violations = 23
Routed  57/400 Partitions, Violations = 23
Routed  58/400 Partitions, Violations = 24
Routed  59/400 Partitions, Violations = 30
Routed  60/400 Partitions, Violations = 33
Routed  61/400 Partitions, Violations = 32
Routed  62/400 Partitions, Violations = 26
Routed  63/400 Partitions, Violations = 26
Routed  64/400 Partitions, Violations = 18
Routed  75/400 Partitions, Violations = 19
Routed  76/400 Partitions, Violations = 20
Routed  77/400 Partitions, Violations = 26
Routed  78/400 Partitions, Violations = 28
Routed  79/400 Partitions, Violations = 34
Routed  80/400 Partitions, Violations = 39
Routed  81/400 Partitions, Violations = 43
Routed  82/400 Partitions, Violations = 43
Routed  83/400 Partitions, Violations = 44
Routed  84/400 Partitions, Violations = 44
Routed  86/400 Partitions, Violations = 44
Routed  88/400 Partitions, Violations = 44
Routed  95/400 Partitions, Violations = 40
Routed  96/400 Partitions, Violations = 41
Routed  97/400 Partitions, Violations = 47
Routed  98/400 Partitions, Violations = 43
Routed  99/400 Partitions, Violations = 44
Routed  100/400 Partitions, Violations =        47
Routed  102/400 Partitions, Violations =        45
Routed  104/400 Partitions, Violations =        41
Routed  106/400 Partitions, Violations =        32
Routed  108/400 Partitions, Violations =        32
Routed  116/400 Partitions, Violations =        24
Routed  117/400 Partitions, Violations =        26
Routed  118/400 Partitions, Violations =        29
Routed  119/400 Partitions, Violations =        28
Routed  120/400 Partitions, Violations =        26
Routed  121/400 Partitions, Violations =        30
Routed  122/400 Partitions, Violations =        30
Routed  124/400 Partitions, Violations =        27
Routed  126/400 Partitions, Violations =        29
Routed  128/400 Partitions, Violations =        29
Routed  130/400 Partitions, Violations =        29
Routed  136/400 Partitions, Violations =        29
Routed  138/400 Partitions, Violations =        33
Routed  139/400 Partitions, Violations =        33
Routed  140/400 Partitions, Violations =        33
Routed  141/400 Partitions, Violations =        37
Routed  142/400 Partitions, Violations =        38
Routed  144/400 Partitions, Violations =        34
Routed  146/400 Partitions, Violations =        34
Routed  148/400 Partitions, Violations =        34
Routed  155/400 Partitions, Violations =        34
Routed  156/400 Partitions, Violations =        34
Routed  157/400 Partitions, Violations =        34
Routed  158/400 Partitions, Violations =        34
Routed  159/400 Partitions, Violations =        34
Routed  160/400 Partitions, Violations =        38
Routed  162/400 Partitions, Violations =        35
Routed  164/400 Partitions, Violations =        35
Routed  166/400 Partitions, Violations =        39
Routed  168/400 Partitions, Violations =        37
Routed  170/400 Partitions, Violations =        33
Routed  178/400 Partitions, Violations =        33
Routed  179/400 Partitions, Violations =        38
Routed  180/400 Partitions, Violations =        38
Routed  181/400 Partitions, Violations =        40
Routed  182/400 Partitions, Violations =        40
Routed  183/400 Partitions, Violations =        61
Routed  184/400 Partitions, Violations =        62
Routed  186/400 Partitions, Violations =        66
Routed  188/400 Partitions, Violations =        54
Routed  195/400 Partitions, Violations =        58
Routed  196/400 Partitions, Violations =        58
Routed  197/400 Partitions, Violations =        59
Routed  198/400 Partitions, Violations =        61
Routed  199/400 Partitions, Violations =        64
Routed  200/400 Partitions, Violations =        64
Routed  202/400 Partitions, Violations =        67
Routed  204/400 Partitions, Violations =        68
Routed  212/400 Partitions, Violations =        67
Routed  213/400 Partitions, Violations =        70
Routed  214/400 Partitions, Violations =        70
Routed  215/400 Partitions, Violations =        61
Routed  216/400 Partitions, Violations =        64
Routed  217/400 Partitions, Violations =        64
Routed  218/400 Partitions, Violations =        75
Routed  220/400 Partitions, Violations =        71
Routed  222/400 Partitions, Violations =        71
Routed  224/400 Partitions, Violations =        79
Routed  226/400 Partitions, Violations =        80
Routed  228/400 Partitions, Violations =        83
Routed  235/400 Partitions, Violations =        84
Routed  236/400 Partitions, Violations =        87
Routed  237/400 Partitions, Violations =        76
Routed  238/400 Partitions, Violations =        72
Routed  239/400 Partitions, Violations =        72
Routed  240/400 Partitions, Violations =        72
Routed  242/400 Partitions, Violations =        74
Routed  244/400 Partitions, Violations =        79
Routed  246/400 Partitions, Violations =        79
Routed  253/400 Partitions, Violations =        90
Routed  254/400 Partitions, Violations =        90
Routed  255/400 Partitions, Violations =        90
Routed  256/400 Partitions, Violations =        82
Routed  257/400 Partitions, Violations =        78
Routed  258/400 Partitions, Violations =        77
Routed  260/400 Partitions, Violations =        76
Routed  262/400 Partitions, Violations =        79
Routed  264/400 Partitions, Violations =        89
Routed  266/400 Partitions, Violations =        89
Routed  268/400 Partitions, Violations =        85
Routed  270/400 Partitions, Violations =        80
Routed  277/400 Partitions, Violations =        80
Routed  278/400 Partitions, Violations =        82
Routed  279/400 Partitions, Violations =        82
Routed  280/400 Partitions, Violations =        84
Routed  281/400 Partitions, Violations =        86
Routed  282/400 Partitions, Violations =        86
Routed  284/400 Partitions, Violations =        93
Routed  286/400 Partitions, Violations =        102
Routed  288/400 Partitions, Violations =        102
Routed  290/400 Partitions, Violations =        102
Routed  295/400 Partitions, Violations =        102
Routed  296/400 Partitions, Violations =        102
Routed  297/400 Partitions, Violations =        106
Routed  298/400 Partitions, Violations =        108
Routed  300/400 Partitions, Violations =        105
Routed  302/400 Partitions, Violations =        106
Routed  304/400 Partitions, Violations =        100
Routed  306/400 Partitions, Violations =        104
Routed  308/400 Partitions, Violations =        102
Routed  310/400 Partitions, Violations =        102
Routed  319/400 Partitions, Violations =        102
Routed  320/400 Partitions, Violations =        102
Routed  321/400 Partitions, Violations =        103
Routed  322/400 Partitions, Violations =        103
Routed  323/400 Partitions, Violations =        103
Routed  324/400 Partitions, Violations =        103
Routed  336/400 Partitions, Violations =        103
Routed  337/400 Partitions, Violations =        103
Routed  338/400 Partitions, Violations =        104
Routed  339/400 Partitions, Violations =        104
Routed  340/400 Partitions, Violations =        104
Routed  341/400 Partitions, Violations =        104
Routed  342/400 Partitions, Violations =        104
Routed  343/400 Partitions, Violations =        104
Routed  344/400 Partitions, Violations =        105
Routed  358/400 Partitions, Violations =        105
Routed  359/400 Partitions, Violations =        105
Routed  361/400 Partitions, Violations =        105
Routed  362/400 Partitions, Violations =        105
Routed  363/400 Partitions, Violations =        106
Routed  364/400 Partitions, Violations =        107
Routed  378/400 Partitions, Violations =        107
Routed  379/400 Partitions, Violations =        107
Routed  381/400 Partitions, Violations =        109
Routed  382/400 Partitions, Violations =        109
Routed  383/400 Partitions, Violations =        109
Routed  384/400 Partitions, Violations =        108
Routed  385/400 Partitions, Violations =        108
Routed  389/400 Partitions, Violations =        109
Routed  390/400 Partitions, Violations =        112
Routed  391/400 Partitions, Violations =        112
Routed  392/400 Partitions, Violations =        107
Routed  393/400 Partitions, Violations =        107
Routed  394/400 Partitions, Violations =        102
Routed  395/400 Partitions, Violations =        100
Routed  396/400 Partitions, Violations =        100
Routed  397/400 Partitions, Violations =        105
Routed  398/400 Partitions, Violations =        107
Routed  399/400 Partitions, Violations =        100
Routed  400/400 Partitions, Violations =        100

RedundantVia finished with 100 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100
        Less than minimum length : 55
        Less than minimum edge length : 7
        Non-preferred direction route : 2
        Illegal track route : 6
        Multiple pin connections : 1
        Internal-only types : 29


Total Wire Length =                    563968 micron
Total Number of Contacts =             518851
Total Number of Wires =                398839
Total Number of PtConns =              7273
Total Number of Routed Wires =       398839
Total Routed Wire Length =           563611 micron
Total Number of Routed Contacts =       518851
        Layer            m0 :       4959 micron
        Layer            m1 :      18310 micron
        Layer            m2 :     136248 micron
        Layer            m3 :     158384 micron
        Layer            m4 :      89769 micron
        Layer            m5 :      37050 micron
        Layer            m6 :      49992 micron
        Layer            m7 :      56733 micron
        Layer            m8 :      12522 micron
        Layer            m9 :          0 micron
        Layer           tm1 :          0 micron
        Layer            c4 :          0 micron
        Via           VIA7F :        191
        Via        VIA7F_DA :        229
        Via        VIA7F_DB :          1
        Via        VIA7F_DC :       1692
        Via         VIA6A44 :        307
        Via      VIA6A44_DA :        123
        Via      VIA6A44_DB :        322
        Via      VIA6A44_DC :      26321
        Via           VIA5B :          1
        Via        VIA5B_DA :        214
        Via        VIA5B_DB :          5
        Via        VIA5B_DC :      23781
        Via     VIA5B_44_DA :          1
        Via     VIA5B_44_DC :        106
        Via        VIA4A_32 :          3
        Via     VIA4A_32_DA :        152
        Via     VIA4A_32_DB :         12
        Via     VIA4A_32_DC :      29519
        Via        VIA4C_DC :        490
        Via           VIA3S :          1
        Via           VIA3O :          1
        Via        VIA3C_32 :          2
        Via        VIA3C_DB :          1
        Via        VIA3C_DC :        914
        Via     VIA3C_32_DC :      52698
        Via           VIA2A :          2
        Via           VIA2O :         51
        Via        VIA2A_DB :       1632
        Via        VIA2A_DC :     158079
        Via        VIA2C_DA :          1
        Via        VIA2C_DB :         98
        Via        VIA2C_DC :       3604
        Via           VIA1A :         72
        Via           VIA1F :         61
        Via        VIA1A_DA :       6400
        Via        VIA1A_DB :       1430
        Via        VIA1A_DC :     186503
        Via   VIA1A_DC(rot) :          1
        Via          VIA0AX :      17251
        Via          VIA0CX :       1015
        Via           VIA0A :       5545
        Via           VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.27% (494329 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194334 / 194467  vias)
        Weight 30    = 95.91% (186504  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (133     vias)
    Layer v2         = 99.97% (163414 / 163467  vias)
        Weight 30    = 98.91% (161683  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (53      vias)
    Layer v3         = 99.99% (53613  / 53617   vias)
        Weight 30    = 99.99% (53612   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 
  Total double via conversion rate    =  0.00% (0 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
    Layer v1         =  0.00% (0      / 194467  vias)
    Layer v2         =  0.00% (0      / 163467  vias)
    Layer v3         =  0.00% (0      / 53617   vias)
    Layer v4         =  0.00% (0      / 30176   vias)
    Layer v5         =  0.00% (0      / 24108   vias)
    Layer v6         =  0.00% (0      / 27073   vias)
    Layer v7         =  0.00% (0      / 2113    vias)
 
  The optimized via conversion rate based on total routed via count = 95.27% (494329 / 518851 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194334 / 194467  vias)
        Weight 30    = 95.91% (186504  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (133     vias)
    Layer v2         = 99.97% (163414 / 163467  vias)
        Weight 30    = 98.91% (161683  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (53      vias)
    Layer v3         = 99.99% (53613  / 53617   vias)
        Weight 30    = 99.99% (53612   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 

[RedundantVia] Elapsed real time: 0:00:50 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:02:15 total=0:02:16
[RedundantVia] Stage (MB): Used   23  Alloctr   23  Proc   16 
[RedundantVia] Total (MB): Used  261  Alloctr  269  Proc 1427 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:03:35 
[Dr init] Elapsed cpu  time: sys=0:00:02 usr=0:08:22 total=0:08:24
[Dr init] Stage (MB): Used  260  Alloctr  268  Proc  599 
[Dr init] Total (MB): Used  261  Alloctr  269  Proc 1427 
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/79 Partitions, Violations =   81
Routed  2/79 Partitions, Violations =   80
Routed  3/79 Partitions, Violations =   78
Routed  4/79 Partitions, Violations =   76
Routed  5/79 Partitions, Violations =   76
Routed  6/79 Partitions, Violations =   76
Routed  7/79 Partitions, Violations =   73
Routed  8/79 Partitions, Violations =   71
Routed  9/79 Partitions, Violations =   68
Routed  10/79 Partitions, Violations =  68
Routed  11/79 Partitions, Violations =  62
Routed  12/79 Partitions, Violations =  62
Routed  13/79 Partitions, Violations =  62
Routed  14/79 Partitions, Violations =  60
Routed  15/79 Partitions, Violations =  58
Routed  16/79 Partitions, Violations =  57
Routed  17/79 Partitions, Violations =  56
Routed  18/79 Partitions, Violations =  55
Routed  19/79 Partitions, Violations =  55
Routed  20/79 Partitions, Violations =  53
Routed  21/79 Partitions, Violations =  53
Routed  22/79 Partitions, Violations =  53
Routed  23/79 Partitions, Violations =  51
Routed  24/79 Partitions, Violations =  51
Routed  25/79 Partitions, Violations =  51
Routed  26/79 Partitions, Violations =  50
Routed  27/79 Partitions, Violations =  50
Routed  28/79 Partitions, Violations =  47
Routed  29/79 Partitions, Violations =  47
Routed  30/79 Partitions, Violations =  46
Routed  31/79 Partitions, Violations =  46
Routed  32/79 Partitions, Violations =  46
Routed  33/79 Partitions, Violations =  44
Routed  34/79 Partitions, Violations =  44
Routed  35/79 Partitions, Violations =  42
Routed  36/79 Partitions, Violations =  42
Routed  37/79 Partitions, Violations =  41
Routed  38/79 Partitions, Violations =  40
Routed  39/79 Partitions, Violations =  39
Routed  40/79 Partitions, Violations =  38
Routed  41/79 Partitions, Violations =  37
Routed  42/79 Partitions, Violations =  35
Routed  43/79 Partitions, Violations =  35
Routed  44/79 Partitions, Violations =  35
Routed  45/79 Partitions, Violations =  35
Routed  46/79 Partitions, Violations =  34
Routed  47/79 Partitions, Violations =  33
Routed  48/79 Partitions, Violations =  33
Routed  49/79 Partitions, Violations =  31
Routed  50/79 Partitions, Violations =  31
Routed  51/79 Partitions, Violations =  31
Routed  52/79 Partitions, Violations =  29
Routed  53/79 Partitions, Violations =  27
Routed  54/79 Partitions, Violations =  27
Routed  55/79 Partitions, Violations =  25
Routed  56/79 Partitions, Violations =  23
Routed  57/79 Partitions, Violations =  22
Routed  58/79 Partitions, Violations =  22
Routed  59/79 Partitions, Violations =  20
Routed  60/79 Partitions, Violations =  19
Routed  61/79 Partitions, Violations =  19
Routed  62/79 Partitions, Violations =  18
Routed  63/79 Partitions, Violations =  17
Routed  64/79 Partitions, Violations =  17
Routed  65/79 Partitions, Violations =  16
Routed  66/79 Partitions, Violations =  16
Routed  67/79 Partitions, Violations =  16
Routed  68/79 Partitions, Violations =  15
Routed  69/79 Partitions, Violations =  15
Routed  70/79 Partitions, Violations =  12
Routed  71/79 Partitions, Violations =  12
Routed  72/79 Partitions, Violations =  11
Routed  73/79 Partitions, Violations =  9
Routed  75/79 Partitions, Violations =  9
Routed  75/79 Partitions, Violations =  9
Routed  76/79 Partitions, Violations =  8
Routed  77/79 Partitions, Violations =  7
Routed  78/79 Partitions, Violations =  6
Routed  79/79 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Multiple pin connections : 1
        Internal-only types : 4

[Iter 1] Elapsed real time: 0:03:36 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:08:23 total=0:08:25
[Iter 1] Stage (MB): Used  262  Alloctr  270  Proc  601 
[Iter 1] Total (MB): Used  263  Alloctr  271  Proc 1429 

End DR iteration 1 with 79 parts

Updating the database ...
[DBOUT] Elapsed real time: 0:00:03 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DBOUT] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DBOUT] Total (MB): Used  269  Alloctr  277  Proc 1429 
Start DR iteration 2: non-uniform partition
Routed  1/5 Partitions, Violations =    4
Routed  2/5 Partitions, Violations =    3
Routed  3/5 Partitions, Violations =    3
Routed  4/5 Partitions, Violations =    2
Routed  5/5 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1

[Iter 2] Elapsed real time: 0:03:39 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:08:26 total=0:08:28
[Iter 2] Stage (MB): Used  262  Alloctr  270  Proc  601 
[Iter 2] Total (MB): Used  263  Alloctr  271  Proc 1429 

End DR iteration 2 with 5 parts

[DR] Elapsed real time: 0:03:39 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:08:26 total=0:08:28
[DR] Stage (MB): Used  252  Alloctr  260  Proc  601 
[DR] Total (MB): Used  253  Alloctr  261  Proc 1429 
[DR: Done] Elapsed real time: 0:03:39 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:08:26 total=0:08:28
[DR: Done] Stage (MB): Used  250  Alloctr  258  Proc  601 
[DR: Done] Total (MB): Used  251  Alloctr  259  Proc 1429 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Multiple pin connections : 1



Total Wire Length =                    563972 micron
Total Number of Contacts =             518849
Total Number of Wires =                398840
Total Number of PtConns =              7328
Total Number of Routed Wires =       398840
Total Routed Wire Length =           563611 micron
Total Number of Routed Contacts =       518849
        Layer          m0 :       4959 micron
        Layer          m1 :      18310 micron
        Layer          m2 :     136249 micron
        Layer          m3 :     158384 micron
        Layer          m4 :      89769 micron
        Layer          m5 :      37050 micron
        Layer          m6 :      49996 micron
        Layer          m7 :      56733 micron
        Layer          m8 :      12522 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        191
        Via      VIA7F_DA :        229
        Via      VIA7F_DB :          1
        Via      VIA7F_DC :       1692
        Via       VIA6A44 :        307
        Via    VIA6A44_DA :        123
        Via    VIA6A44_DB :        322
        Via    VIA6A44_DC :      26321
        Via         VIA5B :          1
        Via      VIA5B_DA :        214
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      23781
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        106
        Via      VIA4A_32 :          3
        Via   VIA4A_32_DA :        152
        Via   VIA4A_32_DB :         12
        Via   VIA4A_32_DC :      29519
        Via      VIA4C_DC :        490
        Via         VIA3S :          1
        Via         VIA3O :          1
        Via      VIA3C_32 :          2
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        914
        Via   VIA3C_32_DC :      52696
        Via         VIA2A :          3
        Via         VIA2O :         51
        Via      VIA2A_DB :       1632
        Via      VIA2A_DC :     158078
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         98
        Via      VIA2C_DC :       3604
        Via         VIA1A :         73
        Via         VIA1F :         61
        Via      VIA1A_DA :       6400
        Via      VIA1A_DB :       1430
        Via      VIA1A_DC :     186503
        Via        VIA0AX :      17251
        Via        VIA0CX :       1015
        Via         VIA0A :       5545
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.27% (494325 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194333 / 194467  vias)
        Weight 30    = 95.90% (186503  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (134     vias)
    Layer v2         = 99.97% (163413 / 163467  vias)
        Weight 30    = 98.91% (161682  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (54      vias)
    Layer v3         = 99.99% (53611  / 53615   vias)
        Weight 30    = 99.99% (53610   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 
  Total double via conversion rate    =  0.00% (0 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
    Layer v1         =  0.00% (0      / 194467  vias)
    Layer v2         =  0.00% (0      / 163467  vias)
    Layer v3         =  0.00% (0      / 53615   vias)
    Layer v4         =  0.00% (0      / 30176   vias)
    Layer v5         =  0.00% (0      / 24108   vias)
    Layer v6         =  0.00% (0      / 27073   vias)
    Layer v7         =  0.00% (0      / 2113    vias)
 
  The optimized via conversion rate based on total routed via count = 95.27% (494325 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194333 / 194467  vias)
        Weight 30    = 95.90% (186503  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (134     vias)
    Layer v2         = 99.97% (163413 / 163467  vias)
        Weight 30    = 98.91% (161682  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (54      vias)
    Layer v3         = 99.99% (53611  / 53615   vias)
        Weight 30    = 99.99% (53610   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 

Total number of nets = 58995
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[DBOUT] Elapsed real time: 0:00:03 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DBOUT] Stage (MB): Used -240  Alloctr -247  Proc    0 
[DBOUT] Total (MB): Used   10  Alloctr   11  Proc 1429 
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.
ROPT:    Initial Route Done             Tue Mar 31 04:47:45 2015
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex_fdksave_initialDetailRoute. (UIG-5)
==>INFORMATION: P_source_if_exists: initial_detailroute.tcl : END Tue Mar 31 04:47:53 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:09:22 hrs : CPU RUNTIME in (hh:mm:ss) : 00:12:39 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep initial_detailroute in (hh:mm:ss) : 00:09:22 hrs
#INFO-MSG==>  Executing substep incr_create_clock_shield
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/incr_create_clock_shield.tcl : START Tue Mar 31 04:47:53 MST 2015
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Note - message 'ZRT-032' limit (10) exceeded.  Remainder will be suppressed.
[DBIn Done] Elapsed real time: 0:00:12 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DBIn Done] Stage (MB): Used  170  Alloctr  179  Proc  226 
[DBIn Done] Total (MB): Used  171  Alloctr  180  Proc 1055 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  166  Alloctr  176  Proc 1055 
Total number of nets = 58995, of which 1 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[Shielding: End] Elapsed real time: 0:00:01 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Shielding: End] Stage (MB): Used   34  Alloctr   34  Proc   66 
[Shielding: End] Total (MB): Used  201  Alloctr  210  Proc 1121 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  201  Alloctr  210  Proc 1121 
[Shielding: End] Elapsed real time: 0:00:00 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: End] Stage (MB): Used    0  Alloctr   -1  Proc    0 
[Shielding: End] Total (MB): Used  201  Alloctr  209  Proc 1121 
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Note - message 'ZRT-032' limit (10) exceeded.  Remainder will be suppressed.
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:13 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[DBIn Done] Stage (MB): Used  170  Alloctr  179  Proc  226 
[DBIn Done] Total (MB): Used  171  Alloctr  180  Proc 1055 
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used  166  Alloctr  176  Proc 1055 

No nets with associated shielding were found
[ReportShielding: End] Elapsed real time: 0:00:00 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: End] Total (MB): Used  166  Alloctr  176  Proc 1055 
Router separate process finished successfully.
==>INFORMATION: P_source_if_exists: incr_create_clock_shield.tcl : END Tue Mar 31 04:51:33 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:03:39 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:21 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep incr_create_clock_shield in (hh:mm:ss) : 00:03:40 hrs
#INFO-MSG==>  Executing substep verify_zrt_route
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/verify_zrt_route.tcl : START Tue Mar 31 04:51:33 MST 2015
#INFO-MSG==>  Running verify_zrt_route - Antenna check enabled
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Warning: Invalid routing layer 'vcn' on path (ZRT-032)
Note - message 'ZRT-032' limit (10) exceeded.  Remainder will be suppressed.
Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:33 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DBIn Done] Stage (MB): Used  202  Alloctr  211  Proc  335 
[DBIn Done] Total (MB): Used  203  Alloctr  212  Proc 1164 


Start checking for open nets ... 

Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 58995 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  198  Alloctr  208  Proc 1164 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        false               
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        fdkex_INIT_RT       
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               


Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  0
Checked 14/361 Partitions, Violations = 0
Checked 35/361 Partitions, Violations = 12
Checked 48/361 Partitions, Violations = 20
Checked 56/361 Partitions, Violations = 26
Checked 71/361 Partitions, Violations = 36
Checked 87/361 Partitions, Violations = 60
Checked 98/361 Partitions, Violations = 72
Checked 112/361 Partitions, Violations =        78
Checked 126/361 Partitions, Violations =        82
Checked 140/361 Partitions, Violations =        100
Checked 154/361 Partitions, Violations =        100
Checked 169/361 Partitions, Violations =        124
Checked 182/361 Partitions, Violations =        142
Checked 196/361 Partitions, Violations =        158
Checked 210/361 Partitions, Violations =        164
Checked 225/361 Partitions, Violations =        174
Checked 243/361 Partitions, Violations =        184
Checked 252/361 Partitions, Violations =        194
Checked 266/361 Partitions, Violations =        208
Checked 283/361 Partitions, Violations =        212
Checked 299/361 Partitions, Violations =        214
Checked 308/361 Partitions, Violations =        216
Checked 323/361 Partitions, Violations =        216
Checked 347/361 Partitions, Violations =        216
Checked 350/361 Partitions, Violations =        216
[DRC CHECK] Elapsed real time: 0:00:16 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[DRC CHECK] Stage (MB): Used    1  Alloctr    1  Proc  110 
[DRC CHECK] Total (MB): Used  228  Alloctr  235  Proc 1277 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      214
        Multiple pin connections : 214



begin full chip DRC detailed report

EBox: m0-m0 [99855,146608..99925,146636] (din_rxc0[35],NULL) Multiple pin connections
EBox: m0-m0 [112155,149366..112294,149394] (n18026,NULL) Multiple pin connections
EBox: m0-m0 [107255,138992..107534,139020] (n13434,NULL) Multiple pin connections
EBox: m0-m0 [87276,138250..87415,138278] (n17883,NULL) Multiple pin connections
EBox: m0-m0 [70735,132664..70805,132692] (n3053,NULL) Multiple pin connections
EBox: m0-m0 [68335,62496..68474,62524] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m0-m0 [39466,77602..39605,77630] (fifo1/data_mem_298_,NULL) Multiple pin connections
EBox: m0-m0 [72395,41748..72604,41776] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m0-m0 [102635,245980..102774,246008] (fifo2/n4947,NULL) Multiple pin connections
EBox: m0-m0 [49665,38500..49735,38528] (fifo1/n1287,NULL) Multiple pin connections
EBox: m0-m0 [196295,211666..196504,211694] (fifo2/data_mem_3145_,NULL) Multiple pin connections
EBox: m0-m0 [124405,147084..124544,147112] (fifo2/data_mem_1018_,NULL) Multiple pin connections
EBox: m0-m0 [171305,151074..171514,151102] (fifo2/data_mem_3486_,NULL) Multiple pin connections
EBox: m0-m0 [162386,212464..162525,212492] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m0-m0 [127415,123088..127554,123116] (fifo2/n3559,NULL) Multiple pin connections
EBox: m0-m0 [100429,59066..100729,59108] (fifo0/n2643,NULL) Multiple pin connections
EBox: m1-m1 [90699,72597..90741,72639] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [90699,72708..90741,72760] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [128989,203793..129031,204036] (fifo2/n12566,NULL) Multiple pin connections
EBox: m1-m1 [128989,204262..129031,204314] (fifo2/n12566,NULL) Multiple pin connections
EBox: m1-m1 [98609,148407..98651,148449] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [98609,148570..98651,148622] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [71169,92547..71211,92589] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [71169,92658..71211,92710] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [86779,49334..86821,49386] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [86779,49455..86821,49497] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [95739,51849..95781,51891] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [95739,51960..95781,52012] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [75019,42273..75061,42315] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [75019,42546..75061,42945] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [10829,65294..10871,65346] (fifo1/n5648,NULL) Multiple pin connections
EBox: m1-m1 [10829,65415..10871,65457] (fifo1/n5648,NULL) Multiple pin connections
EBox: m1-m1 [56049,33495..56091,33537] (fifo1/n5432,NULL) Multiple pin connections
EBox: m1-m1 [56049,33658..56091,33710] (fifo1/n5432,NULL) Multiple pin connections
EBox: m1-m1 [38409,137912..38451,137964] (n9634,NULL) Multiple pin connections
EBox: m1-m1 [38409,138033..38451,138075] (n9634,NULL) Multiple pin connections
EBox: m1-m1 [71379,80577..71421,80619] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [71379,80740..71421,80792] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [44569,59031..44611,59073] (fifo1/n15703,NULL) Multiple pin connections
EBox: m1-m1 [44569,59246..44611,59298] (fifo1/n15703,NULL) Multiple pin connections
EBox: m1-m1 [56119,229526..56161,229578] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [56119,229803..56161,229845] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [156989,214641..157031,214683] (fifo2/n13702,NULL) Multiple pin connections
EBox: m1-m1 [156989,214804..157031,214856] (fifo2/n13702,NULL) Multiple pin connections
EBox: m1-m1 [83139,147609..83181,147651] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [83139,147876..83181,147928] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [98679,155589..98721,155631] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [98679,155700..98721,155752] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [58919,137235..58961,137277] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [58919,137346..58961,137398] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [102809,213722..102851,213774] (n3325,NULL) Multiple pin connections
EBox: m1-m1 [102809,213843..102851,213885] (n3325,NULL) Multiple pin connections
EBox: m1-m1 [99519,146690..99561,146742] (n677,NULL) Multiple pin connections
EBox: m1-m1 [99519,146811..99561,146853] (n677,NULL) Multiple pin connections
EBox: m1-m1 [92729,138831..92771,138873] (n687,NULL) Multiple pin connections
EBox: m1-m1 [92729,139098..92771,139150] (n687,NULL) Multiple pin connections
EBox: m1-m1 [959,168831..1001,168924] (n3502,NULL) Multiple pin connections
EBox: m1-m1 [959,169155..1001,169197] (n3502,NULL) Multiple pin connections
EBox: m1-m1 [99799,146811..99841,146853] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [84959,205863..85001,205905] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [84959,205974..85001,206026] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [112119,149205..112161,149247] (n18026,NULL) Multiple pin connections
EBox: m1-m1 [93009,138831..93051,138873] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [93009,138942..93051,138994] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [151319,136316..151361,136368] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [151319,136437..151361,136479] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [91749,132968..91791,133020] (n17780,NULL) Multiple pin connections
EBox: m1-m1 [91749,133245..91791,133287] (n17780,NULL) Multiple pin connections
EBox: m1-m1 [107219,138831..107261,138873] (n13434,NULL) Multiple pin connections
EBox: m1-m1 [60529,137756..60571,137808] (n17151,NULL) Multiple pin connections
EBox: m1-m1 [60529,138033..60571,138075] (n17151,NULL) Multiple pin connections
EBox: m1-m1 [65499,112497..65541,112539] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [65499,112608..65541,112660] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [31899,118881..31941,118923] (mask_in[197],NULL) Multiple pin connections
EBox: m1-m1 [31899,118992..31941,119044] (mask_in[197],NULL) Multiple pin connections
EBox: m1-m1 [158669,130626..158711,130678] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [158669,130851..158711,130893] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [74179,151074..74221,151317] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [74319,150801..74361,150843] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [22799,117285..22841,117327] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [22799,117396..22841,117448] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [34489,122871..34531,122913] (mask_in[332],NULL) Multiple pin connections
EBox: m1-m1 [34489,122982..34531,123034] (mask_in[332],NULL) Multiple pin connections
EBox: m1-m1 [130319,243369..130361,243411] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [130319,243532..130361,243584] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [109319,135414..109361,135466] (din_rxc0[57],NULL) Multiple pin connections
EBox: m1-m1 [109319,135639..109361,135681] (din_rxc0[57],NULL) Multiple pin connections
EBox: m1-m1 [81109,153669..81151,153762] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [81109,153993..81151,154035] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [87409,138033..87451,138075] (n17883,NULL) Multiple pin connections
EBox: m1-m1 [90279,153993..90321,154203] (n19588,NULL) Multiple pin connections
EBox: m1-m1 [90559,153993..90601,154035] (n19588,NULL) Multiple pin connections
EBox: m1-m1 [68019,155589..68061,155631] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [68019,155908..68061,155960] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [93919,45465..93961,45507] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [93919,45680..93961,45732] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [115969,244167..116011,244209] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [115969,244278..116011,244330] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [146769,94143..146811,94185] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [146769,94617..146811,94815] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [109739,98931..109781,98973] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [109739,99042..109781,99094] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102123..115941,102165] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102597..115941,102743] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [70819,132447..70861,132489] (n3053,NULL) Multiple pin connections
EBox: m1-m1 [158179,186711..158221,186753] (fifo2/n5843,NULL) Multiple pin connections
EBox: m1-m1 [158179,187180..158221,187232] (fifo2/n5843,NULL) Multiple pin connections
EBox: m1-m1 [114429,65415..114471,65457] (fifo0/n10600,NULL) Multiple pin connections
EBox: m1-m1 [114429,65578..114471,65630] (fifo0/n10600,NULL) Multiple pin connections
EBox: m1-m1 [174699,140150..174741,140202] (fifo2/n4387,NULL) Multiple pin connections
EBox: m1-m1 [174699,140427..174741,140469] (fifo2/n4387,NULL) Multiple pin connections
EBox: m1-m1 [158669,189903..158711,189945] (fifo2/n5877,NULL) Multiple pin connections
EBox: m1-m1 [158669,190170..158711,190222] (fifo2/n5877,NULL) Multiple pin connections
EBox: m1-m1 [55279,65415..55321,65457] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [55279,65682..55321,65734] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [52129,17535..52171,17577] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [52129,18009..52171,18103] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [69279,29505..69321,29547] (fifo1/data_mem_1478_,NULL) Multiple pin connections
EBox: m1-m1 [69279,29616..69321,29668] (fifo1/data_mem_1478_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62223..68341,62265] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [52479,23919..52521,23961] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [52479,24030..52521,24082] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [39599,77385..39641,77427] (fifo1/data_mem_298_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12747..35231,12789] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12910..35231,12962] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [44779,59031..44821,59073] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [44779,59142..44821,59194] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [72359,41475..72401,41517] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70203..57071,70245] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70314..57071,70366] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15141..39431,15183] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15414..39431,15507] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [20349,35889..20391,35931] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [20349,36000..20391,36052] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35091..11851,35133] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35565..11851,35966] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [70959,19929..71001,19971] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [70959,20144..71001,20196] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [22029,69405..22071,69447] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [22029,69568..22071,69620] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [16779,42273..16821,42315] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [16779,42546..16821,42893] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [189889,243890..189931,243942] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [189889,244167..189931,244209] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [158739,214317..158781,214410] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [158739,214641..158781,214683] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [102599,245763..102641,245805] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [49609,38283..49651,38325] (fifo1/n1287,NULL) Multiple pin connections
EBox: m1-m1 [71169,19929..71211,19971] (fifo1/n1287,NULL) Multiple pin connections
EBox: m1-m1 [71169,20144..71211,20196] (fifo1/n1287,NULL) Multiple pin connections
EBox: m1-m1 [143619,126063..143661,126105] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [143619,126226..143661,126278] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [150829,206661..150871,206703] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [150829,206772..150871,206824] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [116669,198681..116711,198723] (fifo2/data_mem_4285_,NULL) Multiple pin connections
EBox: m1-m1 [116669,199000..116711,199052] (fifo2/data_mem_4285_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212247..116641,212289] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212410..116641,212462] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [144459,146013..144501,146055] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m1-m1 [144459,146176..144501,146228] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m1-m1 [22589,36462..22631,36514] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [22589,36687..22631,36729] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [196259,211449..196301,211491] (fifo2/data_mem_3145_,NULL) Multiple pin connections
EBox: m1-m1 [76279,48484..76321,48536] (fifo1/n2479,NULL) Multiple pin connections
EBox: m1-m1 [76279,48657..76321,48699] (fifo1/n2479,NULL) Multiple pin connections
EBox: m1-m1 [190449,169155..190491,169197] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [190449,169266..190491,169318] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [163569,240975..163611,241017] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [163569,241086..163611,241138] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217035..125251,217077] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217509..125251,217655] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [25669,37260..25711,37312] (fifo1/n2309,NULL) Multiple pin connections
EBox: m1-m1 [25669,37485..25711,37527] (fifo1/n2309,NULL) Multiple pin connections
EBox: m1-m1 [156709,161175..156751,161217] (fifo2/n3402,NULL) Multiple pin connections
EBox: m1-m1 [156709,161390..156751,161442] (fifo2/n3402,NULL) Multiple pin connections
EBox: m1-m1 [154749,188984..154791,189036] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [154749,189105..154791,189147] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [154959,189105..155001,189147] (fifo2/addr_wr[0],NULL) Multiple pin connections
EBox: m1-m1 [154959,189372..155001,189424] (fifo2/addr_wr[0],NULL) Multiple pin connections
EBox: m1-m1 [166159,185913..166201,185955] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [166159,186024..166201,186076] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [127099,193893..127141,193935] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [127099,194004..127141,194056] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [14189,46038..14231,46090] (fifo1/n2506,NULL) Multiple pin connections
EBox: m1-m1 [14189,46263..14231,46305] (fifo1/n2506,NULL) Multiple pin connections
EBox: m1-m1 [107219,59031..107261,59073] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [107219,59142..107261,59194] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [124369,146811..124411,146853] (fifo2/data_mem_1018_,NULL) Multiple pin connections
EBox: m1-m1 [21259,58858..21301,58910] (n11087,NULL) Multiple pin connections
EBox: m1-m1 [21259,59031..21301,59073] (n11087,NULL) Multiple pin connections
EBox: m1-m1 [171269,150801..171311,150843] (fifo2/data_mem_3486_,NULL) Multiple pin connections
EBox: m1-m1 [143619,221025..143661,221067] (fifo2/data_mem_684_,NULL) Multiple pin connections
EBox: m1-m1 [143619,221136..143661,221188] (fifo2/data_mem_684_,NULL) Multiple pin connections
EBox: m1-m1 [144389,222621..144431,222663] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [144389,223095..144431,223345] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [162519,212247..162561,212289] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m1-m1 [128009,82173..128051,82215] (fifo0/n2443,NULL) Multiple pin connections
EBox: m1-m1 [128009,82388..128051,82440] (fifo0/n2443,NULL) Multiple pin connections
EBox: m1-m1 [157409,200277..157451,200319] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200388..157451,200440] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [127379,122871..127421,122913] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [156499,161175..156541,161217] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [156499,161448..156541,162593] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [100919,59031..100961,59073] (fifo0/n2641,NULL) Multiple pin connections
EBox: m1-m1 [100919,59246..100961,59298] (fifo0/n2641,NULL) Multiple pin connections
EBox: m1-m1 [100709,59031..100751,59073] (fifo0/n2643,NULL) Multiple pin connections
EBox: m1-m1 [38339,96260..38381,96312] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [38339,96537..38381,96579] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [130669,23798..130711,23850] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [130669,23919..130711,23961] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [50589,209853..50631,209895] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [50589,209964..50631,210016] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [15169,192297..15211,192339] (check_ecc_alu0/n1907,NULL) Multiple pin connections
EBox: m1-m1 [15169,192564..15211,192616] (check_ecc_alu0/n1907,NULL) Multiple pin connections

end full chip DRC detailed report


Total Wire Length =                    563973 micron
Total Number of Contacts =             518849
Total Number of Wires =                398783
Total Number of PtConns =              7335
Total Number of Routed Wires =       398783
Total Routed Wire Length =           563612 micron
Total Number of Routed Contacts =       518849
        Layer          m0 :       4959 micron
        Layer          m1 :      18310 micron
        Layer          m2 :     136249 micron
        Layer          m3 :     158384 micron
        Layer          m4 :      89769 micron
        Layer          m5 :      37050 micron
        Layer          m6 :      49996 micron
        Layer          m7 :      56733 micron
        Layer          m8 :      12522 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        191
        Via      VIA7F_DA :        229
        Via      VIA7F_DB :          1
        Via      VIA7F_DC :       1692
        Via       VIA6A44 :        307
        Via    VIA6A44_DA :        123
        Via    VIA6A44_DB :        322
        Via    VIA6A44_DC :      26321
        Via         VIA5B :          1
        Via      VIA5B_DA :        214
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      23781
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        106
        Via      VIA4A_32 :          3
        Via   VIA4A_32_DA :        152
        Via   VIA4A_32_DB :         12
        Via   VIA4A_32_DC :      29519
        Via      VIA4C_DC :        490
        Via         VIA3S :          1
        Via         VIA3O :          1
        Via      VIA3C_32 :          2
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        914
        Via   VIA3C_32_DC :      52696
        Via         VIA2A :          3
        Via         VIA2O :         51
        Via      VIA2A_DB :       1632
        Via      VIA2A_DC :     158078
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         98
        Via      VIA2C_DC :       3604
        Via         VIA1A :         73
        Via         VIA1F :         61
        Via      VIA1A_DA :       6400
        Via      VIA1A_DB :       1430
        Via      VIA1A_DC :     186503
        Via        VIA0AX :      17251
        Via        VIA0CX :       1015
        Via         VIA0A :       5545
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.27% (494325 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194333 / 194467  vias)
        Weight 30    = 95.90% (186503  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (134     vias)
    Layer v2         = 99.97% (163413 / 163467  vias)
        Weight 30    = 98.91% (161682  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (54      vias)
    Layer v3         = 99.99% (53611  / 53615   vias)
        Weight 30    = 99.99% (53610   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 
  Total double via conversion rate    =  0.00% (0 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
    Layer v1         =  0.00% (0      / 194467  vias)
    Layer v2         =  0.00% (0      / 163467  vias)
    Layer v3         =  0.00% (0      / 53615   vias)
    Layer v4         =  0.00% (0      / 30176   vias)
    Layer v5         =  0.00% (0      / 24108   vias)
    Layer v6         =  0.00% (0      / 27073   vias)
    Layer v7         =  0.00% (0      / 2113    vias)
 
  The optimized via conversion rate based on total routed via count = 95.27% (494325 / 518849 vias)
 
    Layer v0         =  0.00% (0      / 23830   vias)
        Un-optimized = 100.00% (23830   vias)
    Layer v1         = 99.93% (194333 / 194467  vias)
        Weight 30    = 95.90% (186503  vias)
        Weight 10    =  4.03% (7830    vias)
        Un-optimized =  0.07% (134     vias)
    Layer v2         = 99.97% (163413 / 163467  vias)
        Weight 30    = 98.91% (161682  vias)
        Weight 10    =  1.06% (1731    vias)
        Un-optimized =  0.03% (54      vias)
    Layer v3         = 99.99% (53611  / 53615   vias)
        Weight 30    = 99.99% (53610   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (4       vias)
    Layer v4         = 99.99% (30173  / 30176   vias)
        Weight 30    = 99.45% (30009   vias)
        Weight 10    =  0.54% (164     vias)
        Un-optimized =  0.01% (3       vias)
    Layer v5         = 100.00% (24107  / 24108   vias)
        Weight 30    = 99.08% (23887   vias)
        Weight 10    =  0.91% (220     vias)
        Un-optimized =  0.00% (1       vias)
    Layer v6         = 98.87% (26766  / 27073   vias)
        Weight 30    = 97.22% (26321   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.13% (307     vias)
    Layer v7         = 90.96% (1922   / 2113    vias)
        Weight 30    = 80.08% (1692    vias)
        Weight 10    = 10.88% (230     vias)
        Un-optimized =  9.04% (191     vias)
 


Verify Summary:

Total number of nets = 58995, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 214
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Router separate process finished successfully.
==>INFORMATION: P_source_if_exists: verify_zrt_route.tcl : END Tue Mar 31 04:53:58 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:02:25 hrs : CPU RUNTIME in (hh:mm:ss) : 00:01:00 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep verify_zrt_route in (hh:mm:ss) : 00:02:25 hrs
#INFO-MSG==>  Executing substep derive_pg
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/derive_pg.tcl : START Tue Mar 31 04:53:58 MST 2015
Information: connected 6294 power ports and 6294 ground ports
==>INFORMATION: P_source_if_exists: derive_pg.tcl : END Tue Mar 31 04:54:00 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep derive_pg in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep change_names
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/change_names.tcl : START Tue Mar 31 04:54:00 MST 2015
==>INFORMATION: Running default verilog rule , check log file ./logs/route.change_names.log
==>INFORMATION: Running name rule 'standard_netnames_verilog', check log file ./logs/route.change_names.log
==>INFORMATION: P_source_if_exists: change_names.tcl : END Tue Mar 31 04:55:00 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:01:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:16 hrs : MEMORY : 3679728 KB
#INFO-MSG==>  Time to run substep change_names in (hh:mm:ss) : 00:01:00 hrs
#INFO-MSG==>  Time to run step route in (hh:mm:ss) : 01:42:22 hrs
#INFO-MSG==>  Saving design fdkex ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex. (UIG-5)
==>INFORMATION: Generating all_violators report...
==>INFORMATION: Generating timing_setup report...
==>INFORMATION: Generating timing_hold report...
==>INFORMATION: Generating qor report...
==>INFORMATION: Generating threshold_voltage_group report...
==>INFORMATION: Generating logic_levels report...
==>INFORMATION: Generating vars report...
==>INFORMATION: Generating physical report...
==>INFORMATION: Generating lvs report...
#INFO-MSG==>  Runtime for reports: 3.51666666667 minutes
==>INFORMATION: Generating an output verilog_pg
Generating description for top level cell.
Processing module check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137
Processing module fifo_width_data137
Processing module fifo_width_data72_0
Processing module fifo_width_data72_1
Processing module fdkex
Elapsed =    0:00:02, CPU =    0:00:01
Write verilog completed successfully.
==>INFORMATION: Output file: outputs/fdkex.route_lvs.vg
==>INFORMATION: Generating an output oas
All the options are reset to default value
Warning: write_stream will always output the first same name cell. (MWSTRM-035)
The layer map file </p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap> specified through -map_layer is used during stream out!
Outputting Cell d04cgc01nd0b0.CEL
Outputting Cell d04cgc01nd0c0.CEL
Outputting Cell d04gbf00nd0b0.CEL
Outputting Cell d04gbf00nd0c0.CEL
Outputting Cell d04cgc01nd0d0.CEL
Outputting Cell d04gbf00nd0d0.CEL
Outputting Cell d04cgc01nd0e0.CEL
Outputting Cell d04gbf10nd0c0.CEL
Outputting Cell d04cab11nn0b0.CEL
Outputting Cell d04cak01nd0d0.CEL
Outputting Cell d04gbf00nd0e0.CEL
Outputting Cell d04cgc01nd0f0.CEL
Outputting Cell d04gbf10nd0d0.CEL
Outputting Cell d04gbf00nd0f0.CEL
Outputting Cell d04cgc01nd0g0.CEL
Outputting Cell d04cab13nn0b0.CEL
Outputting Cell d04gbf00nd0b5.CEL
Outputting Cell d04gbf00nd0g0.CEL
Outputting Cell d04gbf10nd0f0.CEL
Outputting Cell d04cgc01nd0h0.CEL
Outputting Cell d04bfn00ld0b0.CEL
Outputting Cell d04can03nd0b0.CEL
Outputting Cell d04gbf00nd0h0.CEL
Outputting Cell d04gbf00nd0c5.CEL
Outputting Cell d04cgc01nd0i0.CEL
Outputting Cell d04gbf10nd0g0.CEL
Outputting Cell d04bfn00ld0c0.CEL
Outputting Cell d04nab02ld0d3.CEL
Outputting Cell d04gbf00nd0d5.CEL
Outputting Cell d04cgc01nd0j0.CEL
Outputting Cell d04gbf10nd0h0.CEL
Outputting Cell d04gbf00nd0i0.CEL
Outputting Cell d04bfn00ld0b3.CEL
Outputting Cell d04gbf00nd0e5.CEL
Outputting Cell d04gbf30nd0b5.CEL
Outputting Cell d04gbf10nd0d5.CEL
Outputting Cell d04gbf00nd0j0.CEL
Outputting Cell d04nab02nd0g0.CEL
Outputting Cell d04cak01ln0b0.CEL
Outputting Cell d04cak01nd0c7.CEL
Outputting Cell d04nab02nd0d3.CEL
Outputting Cell d04gbf00nd0f5.CEL
Outputting Cell d04bfn00ld0b4.CEL
Outputting Cell d04cak01nd0f5.CEL
Outputting Cell d04bfn00nd0b3.CEL
Outputting Cell d04can03ld0c5.CEL
Outputting Cell d04gbf10nd0f5.CEL
Outputting Cell d04gbf00nd0l0.CEL
Outputting Cell d04gbf00nd0g5.CEL
Outputting Cell d04nab02ld0f5.CEL
Outputting Cell d04cak01nn0b0.CEL
Outputting Cell d04can03nd0b5.CEL
Outputting Cell d04bfn00ld0h0.CEL
Outputting Cell d04gbf00nd0h5.CEL
Outputting Cell d04gbf30nd0e5.CEL
Outputting Cell d04bfn00ld0c5.CEL
Outputting Cell d04bfn00nd0b4.CEL
Outputting Cell d04nab02ln0b0.CEL
Outputting Cell d04bfn00ld0i0.CEL
Outputting Cell d04can03ld0c7.CEL
Outputting Cell d04cak02nn0b0.CEL
Outputting Cell d04cak01nn0c0.CEL
Outputting Cell d04gbf00nd0i5.CEL
Outputting Cell d04gbf20nd0l0.CEL
Outputting Cell d04bfn00ld0c7.CEL
Outputting Cell d04cak01nd0i5.CEL
Outputting Cell d04cak02nn0c0.CEL
Outputting Cell d04bfn00nd0c5.CEL
Outputting Cell d04gbf00nd0j5.CEL
Outputting Cell d04nab02nd0f5.CEL
Outputting Cell d04can03nd0c7.CEL
Outputting Cell d04bfn00nd0i0.CEL
Outputting Cell d04nab02nn0b0.CEL
Outputting Cell d04cak04nn0b0.CEL
Outputting Cell d04cab11yn0b0.CEL
Outputting Cell d04bfn00ld0k0.CEL
Outputting Cell d04cob13nd0b5.CEL
Outputting Cell d04can03ln0b0.CEL
Outputting Cell d04bfn00nd0c7.CEL
Outputting Cell d04nab02nn0c0.CEL
Outputting Cell d04cak01nn0f0.CEL
Outputting Cell d04cab11yn0c0.CEL
Outputting Cell d04can03ln0c0.CEL
Outputting Cell d04can03nn0b0.CEL
Outputting Cell d04nab02nn0d0.CEL
Outputting Cell d04cak01nn0b5.CEL
Outputting Cell d04cab13yn0b0.CEL
Outputting Cell d04bfn00ln0c0.CEL
Outputting Cell d04qbf00nd0h0.CEL
Outputting Cell d04cak01wd0b7.CEL
Outputting Cell d04cab13yn0c0.CEL
Outputting Cell d04can03nn0c0.CEL
Outputting Cell d04cob11nn0b0.CEL
Outputting Cell d04nan02nd0c0.CEL
Outputting Cell d04bfn00nn0b0.CEL
Outputting Cell d04bfn00ln0d0.CEL
Outputting Cell d04can03nn0d0.CEL
Outputting Cell d04can03wd0b3.CEL
Outputting Cell d04nab02nn0f0.CEL
Outputting Cell d04can03ln0a5.CEL
Outputting Cell d04cob11nn0c0.CEL
Outputting Cell d04bfn00nn0c0.CEL
Outputting Cell d04cak01yd0c5.CEL
Outputting Cell d04nan02ld0c3.CEL
Outputting Cell d04cab13yn0d0.CEL
Outputting Cell d04nan02nd0d0.CEL
Outputting Cell d04bfn00yd0b0.CEL
Outputting Cell d04bfn00ld0o0.CEL
Outputting Cell d04bfn00nn0d0.CEL
Outputting Cell d04bfn00ln0a5.CEL
Outputting Cell d04bfn00ln0f0.CEL
Outputting Cell d04cob13nn0b0.CEL
Outputting Cell d04ann02ld0d3.CEL
Outputting Cell d04kak01nn0b0.CEL
Outputting Cell d04bfn00wd0b3.CEL
Outputting Cell d04can03ln0b5.CEL
Outputting Cell d04nan02ld0b5.CEL
Outputting Cell d04bfn00yd0c0.CEL
Outputting Cell d04nab02yd0g0.CEL
Outputting Cell d04cob13nn0c0.CEL
Outputting Cell d04can03nn0a5.CEL
Outputting Cell d04cak01yd0c7.CEL
Outputting Cell d04can16nn0b0.CEL
Outputting Cell d04bfn00nn0e0.CEL
Outputting Cell d04nab02yd0d3.CEL
Outputting Cell d04nan03nd0e0.CEL
Outputting Cell d04can03nn0b4.CEL
Outputting Cell d04cak01wn0b0.CEL
Outputting Cell d04bfn00wd0a5.CEL
Outputting Cell d04can03yd0b3.CEL
Outputting Cell d04can03wd0b5.CEL
Outputting Cell d04cab13yn0f0.CEL
Outputting Cell d04nan02nd0c3.CEL
Outputting Cell d04bfn00nn0a5.CEL
Outputting Cell d04cob13nn0d0.CEL
Outputting Cell d04bfn00nn0f0.CEL
Outputting Cell d04can03nn0b5.CEL
Outputting Cell d04bfn00yd0b3.CEL
Outputting Cell d04can03wd0c5.CEL
Outputting Cell d04bfn00wd0b5.CEL
Outputting Cell d04ann02nd0d3.CEL
Outputting Cell d04nan02nd0b5.CEL
Outputting Cell d04nan02ld0b7.CEL
Outputting Cell d04nab02yd0i0.CEL
Outputting Cell d04cak01yn0b0.CEL
Outputting Cell d04qna03nd0d0.CEL
Outputting Cell d04bfn00yd0a5.CEL
Outputting Cell d04can03yd0b5.CEL
Outputting Cell d04con01ld0c5.CEL
Outputting Cell d04nan02nd0b6.CEL
Outputting Cell d04nab02wd0f5.CEL
Outputting Cell d04bfn00yd0b4.CEL
Outputting Cell d04bfn00wd0h0.CEL
Outputting Cell d04bfn00wd0c5.CEL
Outputting Cell d04bfn00nn0b5.CEL
Outputting Cell d04ann04ld0b7.CEL
Outputting Cell d04nan04ld0b7.CEL
Outputting Cell d04nab02wn0b0.CEL
Outputting Cell d04bfn00wd0i0.CEL
Outputting Cell d04can03wd0c7.CEL
Outputting Cell d04qbf00nd0o0.CEL
Outputting Cell d04cak01yn0c0.CEL
Outputting Cell d04con01nd0b5.CEL
Outputting Cell d04can03nn0b7.CEL
Outputting Cell d04can03yd0c5.CEL
Outputting Cell d04bfn00yd0b5.CEL
Outputting Cell d04bfn00nn0c5.CEL
Outputting Cell d04ann02nd0b7.CEL
Outputting Cell d04nan02nd0b7.CEL
Outputting Cell d04bfn00wd0c7.CEL
Outputting Cell d04cak01yd0i5.CEL
Outputting Cell d04ann04nd0c5.CEL
Outputting Cell d04nab02wn0c0.CEL
Outputting Cell d04con01ld0c7.CEL
Outputting Cell d04bfn00yd0h0.CEL
Outputting Cell d04cak01yn0d0.CEL
Outputting Cell d04cak02yn0c0.CEL
Outputting Cell d04nab02yd0f5.CEL
Outputting Cell d04con01nd0c5.CEL
Outputting Cell d04nan03nd0b7.CEL
Outputting Cell d04bfn00yd0c5.CEL
Outputting Cell d04nan04ld0c7.CEL
Outputting Cell d04nan02nd0c7.CEL
Outputting Cell d04nab02wn0d0.CEL
Outputting Cell d04nan02ln0c0.CEL
Outputting Cell d04bfn00yd0i0.CEL
Outputting Cell d04can03wn0b0.CEL
Outputting Cell d04nan04nd0b7.CEL
Outputting Cell d04nan04ld0d7.CEL
Outputting Cell d04nab02yn0b0.CEL
Outputting Cell d04nab03yd0f5.CEL
Outputting Cell d04con01ld0d7.CEL
Outputting Cell d04can16nn0b5.CEL
Outputting Cell d04cak04yn0b0.CEL
Outputting Cell d04cob13yd0b5.CEL
Outputting Cell d04ann02ln0c0.CEL
Outputting Cell d04inn00ld0b5.CEL
Outputting Cell d04con03nd0b5.CEL
Outputting Cell d04fky00ld0b0.CEL
Outputting Cell d04ann04nd0b7.CEL
Outputting Cell d04ann03ln0b0.CEL
Outputting Cell d04nan04nd0i0.CEL
Outputting Cell d04nab02yn0c0.CEL
Outputting Cell d04cak01yn0f0.CEL
Outputting Cell d04nan02ln0d0.CEL
Outputting Cell d04bfn00yd0c7.CEL
Outputting Cell d04nob02ln0b0.CEL
Outputting Cell d04con01nd0c7.CEL
Outputting Cell d04oan01nn0b0.CEL
Outputting Cell d04nan02wd0c0.CEL
Outputting Cell d04nak24ln0c0.CEL
Outputting Cell d04ann02nn0b0.CEL
Outputting Cell d04nak24ld0f7.CEL
Outputting Cell d04cob11yd0c7.CEL
Outputting Cell d04bfn00yd0k0.CEL
Outputting Cell d04nab02yn0d0.CEL
Outputting Cell d04nan02nn0c0.CEL
Outputting Cell d04cak01yn0b5.CEL
Outputting Cell d04fyj03ld0b0.CEL
Outputting Cell d04nan04nd0d7.CEL
Outputting Cell d04ann02nd0f7.CEL
Outputting Cell d04ann04nd0d7.CEL
Outputting Cell d04con01ln0c0.CEL
Outputting Cell d04nab03yn0c0.CEL
Outputting Cell d04nob03ln0b0.CEL
Outputting Cell d04qna02nd0c7.CEL
Outputting Cell d04can03yn0b0.CEL
Outputting Cell d04bfn00wn0c0.CEL
Outputting Cell d04ann02ln0b3.CEL
Outputting Cell d04nan02wd0d0.CEL
Outputting Cell d04ann02nn0c0.CEL
Outputting Cell d04fky00nd0b0.CEL
Outputting Cell d04nan03ln0d0.CEL
Outputting Cell d04cob11yd0d7.CEL
Outputting Cell d04cak04yn0d0.CEL
Outputting Cell d04nan02nn0d0.CEL
Outputting Cell d04nob02nn0b0.CEL
Outputting Cell d04fyj03ld0c0.CEL
Outputting Cell d04kak01wn0b0.CEL
Outputting Cell d04ann02nn0d0.CEL
Outputting Cell d04ann02ln0a5.CEL
Outputting Cell d04nan02yd0c0.CEL
Outputting Cell d04can03yn0c0.CEL
Outputting Cell d04bfn00yn0b0.CEL
Outputting Cell d04con03ln0b0.CEL
Outputting Cell d04ann02ln0b4.CEL
Outputting Cell d04cob11yn0b0.CEL
Outputting Cell d04nan04ln0d0.CEL
Outputting Cell d04nan02wd0e0.CEL
Outputting Cell d04inn00nd0c5.CEL
Outputting Cell d04nab02wn0b5.CEL
Outputting Cell d04nab03yd0i5.CEL
Outputting Cell d04con03nd0c7.CEL
Outputting Cell d04bfn11wn0b0.CEL
Outputting Cell d04nak24nn0c0.CEL
Outputting Cell d04nab02yn0f0.CEL
Outputting Cell d04con03nd0d7.CEL
Outputting Cell d04nan02ln0b5.CEL
Outputting Cell d04fyj03nd0b0.CEL
Outputting Cell d04nan03nn0d0.CEL
Outputting Cell d04fky00ld0a5.CEL
Outputting Cell d04ann02ln0b5.CEL
Outputting Cell d04can03wn0a5.CEL
Outputting Cell d04oan01ln0b5.CEL
Outputting Cell d04con01nn0c0.CEL
Outputting Cell d04cob11yn0c0.CEL
Outputting Cell d04con02nn0b0.CEL
Outputting Cell d04bfn00yn0c0.CEL
Outputting Cell d04nan02yd0d0.CEL
Outputting Cell d04can03yn0d0.CEL
Outputting Cell d04nan02wd0c3.CEL
Outputting Cell d04ann02nn0b3.CEL
Outputting Cell d04nob02nn0c0.CEL
Outputting Cell d04nan04nn0c0.CEL
Outputting Cell d04aon03nn0c0.CEL
Outputting Cell d04bfn11wn0c0.CEL
Outputting Cell d04bfn12wn0b0.CEL
Outputting Cell d04can03wn0b4.CEL
Outputting Cell d04ann04nn0c0.CEL
Outputting Cell d04non02ld0c0.CEL
Outputting Cell d04nak24nn0d0.CEL
Outputting Cell d04nan02yd0e0.CEL
Outputting Cell d04cob13yn0b0.CEL
Outputting Cell d04con01nn0d0.CEL
Outputting Cell d04bfn00wn0a5.CEL
Outputting Cell d04fyj03nd0c0.CEL
Outputting Cell d04bfn00yn0d0.CEL
Outputting Cell d04con03nn0b0.CEL
Outputting Cell d04ann02nn0a5.CEL
Outputting Cell d04bfn00wn0f0.CEL
Outputting Cell d04kak01yn0b0.CEL
Outputting Cell d04nan03yd0d0.CEL
Outputting Cell d04nab02yn0b5.CEL
Outputting Cell d04con02nn0c0.CEL
Outputting Cell d04can03yn0e0.CEL
Outputting Cell d04nan02ln0b6.CEL
Outputting Cell d04non02ld0d0.CEL
Outputting Cell d04ann02ln0b6.CEL
Outputting Cell d04can03yn0b3.CEL
Outputting Cell d04ann02nn0b4.CEL
Outputting Cell d04mbn22nn0d0.CEL
Outputting Cell d04nan04nn0d0.CEL
Outputting Cell d04can03wn0b5.CEL
Outputting Cell d04aon03ln0a5.CEL
Outputting Cell d04bfn12wn0c0.CEL
Outputting Cell d04bfn13wn0b0.CEL
Outputting Cell d04nan02wd0b5.CEL
Outputting Cell d04nab03yn0f0.CEL
Outputting Cell d04cob13yn0c0.CEL
Outputting Cell d04inn00ld0f7.CEL
Outputting Cell d04nob02ln0b5.CEL
Outputting Cell d04nan04nn0e0.CEL
Outputting Cell d04can03yn0a5.CEL
Outputting Cell d04ann02nn0b5.CEL
Outputting Cell d04nan02nn0b5.CEL
Outputting Cell d04ann03nn0a5.CEL
Outputting Cell d04con02nn0d0.CEL
Outputting Cell d04con03nn0c0.CEL
Outputting Cell d04bfn00yn0e0.CEL
Outputting Cell d04bfn00yd0o0.CEL
Outputting Cell d04nan02yd0c3.CEL
Outputting Cell d04nan02yd0f0.CEL
Outputting Cell d04nan03yd0e0.CEL
Outputting Cell d04can03yn0b4.CEL
Outputting Cell d04nan04yd0d0.CEL
Outputting Cell d04can03yn0f0.CEL
Outputting Cell d04nan02wd0b6.CEL
Outputting Cell d04nan04ln0b5.CEL
Outputting Cell d04bfn13wn0c0.CEL
Outputting Cell d04con02yd0c0.CEL
Outputting Cell d04bfn00wn0b5.CEL
Outputting Cell d04bfn00yn0f0.CEL
Outputting Cell d04bfn00yn0a5.CEL
Outputting Cell d04non02ld0f0.CEL
Outputting Cell d04can03yn0b5.CEL
Outputting Cell d04nan02yd0g0.CEL
Outputting Cell d04nan03nn0b5.CEL
Outputting Cell d04ann02yd0d3.CEL
Outputting Cell d04ann02wd0b7.CEL
Outputting Cell d04nob02wd0d3.CEL
Outputting Cell d04ann02nn0e3.CEL
Outputting Cell d04con01wd0b5.CEL
Outputting Cell d04aon03yd0b3.CEL
Outputting Cell d04qin00nd0i0.CEL
Outputting Cell d04con03nn0d0.CEL
Outputting Cell d04nan04yd0e0.CEL
Outputting Cell d04nan02yd0b5.CEL
Outputting Cell d04cob13yn0d0.CEL
Outputting Cell d04nan02nn0b6.CEL
Outputting Cell d04mkn22ld0d5.CEL
Outputting Cell d04fyj03ld0g0.CEL
Outputting Cell d04non02nd0d0.CEL
Outputting Cell d04cob11yn0f0.CEL
Outputting Cell d04nan02wd0b7.CEL
Outputting Cell d04mbn22nn0b4.CEL
Outputting Cell d04kok01wd0b0.CEL
Outputting Cell d04bfn11wn0a5.CEL
Outputting Cell d04inn00ln0d0.CEL
Outputting Cell d04can03wn0b7.CEL
Outputting Cell d04nan02nn0d5.CEL
Outputting Cell d04nan04yd0f0.CEL
Outputting Cell d04can03yn0e3.CEL
Outputting Cell d04ann03yd0d3.CEL
Outputting Cell d04nob02nn0b5.CEL
Outputting Cell d04kok01nn0b0.CEL
Outputting Cell d04ann02yd0c5.CEL
Outputting Cell d04nan02yd0h0.CEL
Outputting Cell d04con01yd0c3.CEL
Outputting Cell d04inn00ln0b3.CEL
Outputting Cell d04inn00nd0f7.CEL
Outputting Cell d04nan02yd0b6.CEL
Outputting Cell d04mkn22ld0c7.CEL
Outputting Cell d04nan04nn0b5.CEL
Outputting Cell d04bfn00yn0b5.CEL
Outputting Cell d04bfn12wn0a5.CEL
Outputting Cell d04bfn11wn0b5.CEL
Outputting Cell d04inn00ln0a5.CEL
Outputting Cell d04nan02yd0i0.CEL
Outputting Cell d04non02nd0f0.CEL
Outputting Cell d04nob02yd0g0.CEL
Outputting Cell d04nan04wd0b7.CEL
Outputting Cell d04fyj03nd0g0.CEL
Outputting Cell d04bfn00yn0e3.CEL
Outputting Cell d04con01yd0b5.CEL
Outputting Cell d04nan02yd0b7.CEL
Outputting Cell d04nob02yd0d3.CEL
Outputting Cell d04ann02yd0b7.CEL
Outputting Cell d04can03yn0b7.CEL
Outputting Cell d04inn00nn0d0.CEL
Outputting Cell d04cob13yn0f0.CEL
Outputting Cell d04non02ld0c5.CEL
Outputting Cell d04bfn00yn0c5.CEL
Outputting Cell d04bfn12wn0b5.CEL
Outputting Cell d04bfn13wn0a5.CEL
Outputting Cell d04inn00ln0b5.CEL
Outputting Cell d04xob03ld0c7.CEL
Outputting Cell d04nan02yd0c7.CEL
Outputting Cell d04ann04yd0c5.CEL
Outputting Cell d04con01yd0c5.CEL
Outputting Cell d04bfn00yn0d5.CEL
Outputting Cell d04can03yn8b0.CEL
Outputting Cell d04non02nd0g0.CEL
Outputting Cell d04oan01wn0b0.CEL
Outputting Cell d04xnb02ln0b0.CEL
Outputting Cell d04mkn22nd0c7.CEL
Outputting Cell d04nan03yd0b7.CEL
Outputting Cell d04aon11yd0d5.CEL
Outputting Cell d04nan03wd0d7.CEL
Outputting Cell d04bfn13wn0b5.CEL
Outputting Cell d04non02ld0c7.CEL
Outputting Cell d04inn00nn0a5.CEL
Outputting Cell d04nan02wn0c0.CEL
Outputting Cell d04nan04yd0b7.CEL
Outputting Cell d04aon11wn0b0.CEL
Outputting Cell d04qno03nd0d0.CEL
Outputting Cell d04nob02yd0i0.CEL
Outputting Cell d04ann04yd0b7.CEL
Outputting Cell d04inn00ln0c5.CEL
Outputting Cell d04ann02yd0k0.CEL
Outputting Cell d04mkn22ln0c0.CEL
Outputting Cell d04con03yd0b5.CEL
Outputting Cell d04ann02wn0c0.CEL
Outputting Cell d04xnb03nd0c7.CEL
Outputting Cell d04inn00wd0b5.CEL
Outputting Cell d04inn00yd0b3.CEL
Outputting Cell d04xob03nd0c7.CEL
Outputting Cell d04xnb02ln0d0.CEL
Outputting Cell d04mkn22nn0b0.CEL
Outputting Cell d04inn00nn0b5.CEL
Outputting Cell d04nan03yd0f5.CEL
Outputting Cell d04nak24wn0c0.CEL
Outputting Cell d04nan03yd0d7.CEL
Outputting Cell d04nob02wn0b0.CEL
Outputting Cell d04con01yd0c7.CEL
Outputting Cell d04oan01yn0b0.CEL
Outputting Cell d04ann02yn0b0.CEL
Outputting Cell d04nan04yd0c7.CEL
Outputting Cell d04nan03yd0k0.CEL
Outputting Cell d04aon11yd0f5.CEL
Outputting Cell d04non02nd0i0.CEL
Outputting Cell d04mkn22ln0d0.CEL
Outputting Cell d04inn00nd0q0.CEL
Outputting Cell d04inn00wd0c5.CEL
Outputting Cell d04non02ld0f5.CEL
Outputting Cell d04nan02wn0d0.CEL
Outputting Cell d04con10wn0b0.CEL
Outputting Cell d04nan02yn0c0.CEL
Outputting Cell d04nan04yd0d7.CEL
Outputting Cell d04nob02yd0f5.CEL
Outputting Cell d04fyj03wd0b0.CEL
Outputting Cell d04ltn80ld0c0.CEL
Outputting Cell d04aon11yn0b0.CEL
Outputting Cell d04con01wn0c0.CEL
Outputting Cell d04qfd02ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04ann02yn0c0.CEL
Outputting Cell d04fky00yd0b0.CEL
Outputting Cell d04ann02yd0f7.CEL
Outputting Cell d04ann04yd0d7.CEL
Outputting Cell d04con01yd0d7.CEL
Outputting Cell d04inn00yd0b5.CEL
Outputting Cell d04oan01yn0c0.CEL
Outputting Cell d04non02nd0c7.CEL
Outputting Cell d04inn00nn0c5.CEL
Outputting Cell d04nan04yd0f5.CEL
Outputting Cell d04ann02wn0b3.CEL
Outputting Cell d04xnb02nn0d0.CEL
Outputting Cell d04nan02yn0d0.CEL
Outputting Cell d04xob03ln0d0.CEL
Outputting Cell d04xnb02ln0a5.CEL
Outputting Cell d04mkn22nn0d0.CEL
Outputting Cell d04fyj03wd0c0.CEL
Outputting Cell d04mbn22yn0b0.CEL
Outputting Cell d04nob02yn0b0.CEL
Outputting Cell d04ann02wn0a5.CEL
Outputting Cell d04aon03yn0b0.CEL
Outputting Cell d04ann02yn0d0.CEL
Outputting Cell d04aon01yn0d0.CEL
Outputting Cell d04inn00yd0c5.CEL
Outputting Cell d04con03yd0c7.CEL
Outputting Cell d04nak24yn0c0.CEL
Outputting Cell d04ann03yd0f7.CEL
Outputting Cell d04ann03yn0c0.CEL
Outputting Cell d04non02ln0c0.CEL
Outputting Cell d04oan01wn0a5.CEL
Outputting Cell d04xob03nn0b0.CEL
Outputting Cell d04mkn22ln0a5.CEL
Outputting Cell d04nak23yn0d0.CEL
Outputting Cell d04con04yd0b7.CEL
Outputting Cell d04nan03yn0c0.CEL
Won't output fdkex's fill cell, since FILL view is non-existent.
Outputting Cell fdkex.CEL
Outputting Cell d04nan03yn0d0.CEL
Outputting Cell d04xnb02ln0b5.CEL
Outputting Cell d04mkn22ln0b5.CEL
Outputting Cell d04fyj03yd0b0.CEL
Outputting Cell d04con01yn0c0.CEL
Outputting Cell d04con03wn0c0.CEL
Outputting Cell d04ann02yd0h7.CEL
Outputting Cell d04rrb22ln0b5.CEL
Outputting Cell d04fky00wd0a5.CEL
Outputting Cell d04nob03yn0b0.CEL
Outputting Cell d04xob02ln0a5.CEL
Outputting Cell d04nob02yn0c0.CEL
Outputting Cell d04con03yd0d7.CEL
Outputting Cell d04ltn80ld0e0.CEL
Outputting Cell d04ann02wn0b5.CEL
Outputting Cell d04con02yn0b0.CEL
Outputting Cell d04inn00yd0i0.CEL
Outputting Cell d04qin00nd0q0.CEL
Outputting Cell d04ann02yn0e0.CEL
Outputting Cell d04nan04yn0c0.CEL
Outputting Cell d04ann03yn0d0.CEL
Outputting Cell d04ann04yn0c0.CEL
Outputting Cell d04nan02wn0b5.CEL
Outputting Cell d04ann02yn0b3.CEL
Outputting Cell d04non02wd0c0.CEL
Outputting Cell d04xnb02nn0b3.CEL
Outputting Cell d04nob02yn0d0.CEL
Outputting Cell d04xob03nn0d0.CEL
Outputting Cell d04xnb02nn0a5.CEL
Outputting Cell d04nan03yn0e0.CEL
Outputting Cell d04non02nn0c0.CEL
Outputting Cell d04con03yn0b0.CEL
Outputting Cell d04mkn22nn0a5.CEL
Outputting Cell d04nan02wn0b6.CEL
Outputting Cell d04fyj03yd0c0.CEL
Outputting Cell d04non02nd0h5.CEL
Outputting Cell d04con02yn0c0.CEL
Outputting Cell d04ann02yn0a5.CEL
Outputting Cell d04xob02ln0b5.CEL
Outputting Cell d04con01yn0d0.CEL
Outputting Cell d04qno02nd0c7.CEL
Outputting Cell d04oan01yn0a5.CEL
Outputting Cell d04ann02yn0b4.CEL
Outputting Cell d04nan02yn0f0.CEL
Outputting Cell d04aon01yn0a5.CEL
Outputting Cell d04mbn22yn0d0.CEL
Outputting Cell d04nan04yn0d0.CEL
Outputting Cell d04fky00yd0e0.CEL
Outputting Cell d04aon03yn0d0.CEL
Outputting Cell d04non02ln0b3.CEL
Outputting Cell d04ann02yn0f0.CEL
Outputting Cell d04ann02wn0b6.CEL
Outputting Cell d04xnb02nn0b4.CEL
Outputting Cell d04xob03ln0a5.CEL
Outputting Cell d04aon03wn0a5.CEL
Outputting Cell d04inn00yd0c7.CEL
Outputting Cell d04inn00ln0h5.CEL
Outputting Cell d04xnb02nn0b5.CEL
Outputting Cell d04xob02nn0a5.CEL
Outputting Cell d04non02nn0d0.CEL
Outputting Cell d04nan04yn0e0.CEL
Outputting Cell d04oan01yn0b5.CEL
Outputting Cell d04nan02yn0b5.CEL
Outputting Cell d04con03yn0c0.CEL
Outputting Cell d04con02yn0d0.CEL
Outputting Cell d04nan03yn0f0.CEL
Outputting Cell d04kok01wn0b0.CEL
Outputting Cell d04ann02yn0b5.CEL
Outputting Cell d04mkn22nn0b5.CEL
Outputting Cell d04ann03yn0a5.CEL
Outputting Cell d04aon01yn0b5.CEL
Outputting Cell d04gnc01lnz00.CEL
Outputting Cell d04non02yd0c0.CEL
Outputting Cell d04nak24yn0f0.CEL
Outputting Cell d04nob03yn0d0.CEL
Outputting Cell d04inn00wd0f7.CEL
Outputting Cell d04ann03yn0f0.CEL
Outputting Cell d04nan04wn0b5.CEL
Outputting Cell d04fky00yd0a5.CEL
Outputting Cell d04nan03yd0k5.CEL
Outputting Cell d04xob02nn0b5.CEL
Outputting Cell d04xob03nn0a5.CEL
Outputting Cell d04nob02yn0f0.CEL
Outputting Cell d04ann02yn0e3.CEL
Outputting Cell d04nan03yn0b5.CEL
Outputting Cell d04aon03yn0a5.CEL
Outputting Cell d04mbn22yn0a5.CEL
Outputting Cell d04con01yn0f0.CEL
Outputting Cell d04ann02yn0b6.CEL
Outputting Cell d04nan02yn0b6.CEL
Outputting Cell d04non02yd0d0.CEL
Outputting Cell d04fky00yd0g0.CEL
Outputting Cell d04inn00wn0d0.CEL
Outputting Cell d04ann03yn0b5.CEL
Outputting Cell d04con03yn0d0.CEL
Outputting Cell d04non02ln0b5.CEL
Outputting Cell d04non02nn0b3.CEL
Outputting Cell d04non02wd0f0.CEL
Outputting Cell d04non02nn0e0.CEL
Outputting Cell d04aon03yn0f0.CEL
Outputting Cell d04nan04yn0f0.CEL
Outputting Cell d04non02nn0f0.CEL
Outputting Cell d04con04yn0d0.CEL
Outputting Cell d04xob03nn0b5.CEL
Outputting Cell d04nan02yn0d5.CEL
Outputting Cell d04orn02nn0b0.CEL
Outputting Cell d04nob02yn0b5.CEL
Outputting Cell d04kok01yn0b0.CEL
Outputting Cell d04inn00yd0f7.CEL
Outputting Cell d04xnb02yd0h0.CEL
Outputting Cell d04nan04yn0b5.CEL
Outputting Cell d04fyj43yd0b0.CEL
Outputting Cell d04mkn22wd0c7.CEL
Outputting Cell d04aon03yn0b5.CEL
Outputting Cell d04inn00wn0b3.CEL
Outputting Cell d04xob02yd0h0.CEL
Outputting Cell d04non02yd0f0.CEL
Outputting Cell d04non02ln0b7.CEL
Outputting Cell d04fyj03yd0g0.CEL
Outputting Cell d04inn00wn0a5.CEL
Outputting Cell d04fyj43yd0c0.CEL
Outputting Cell d04nob03yn0b5.CEL
Outputting Cell d04non03nn0f0.CEL
Outputting Cell d04inn00yn0d0.CEL
Outputting Cell d04xnb02yd0i0.CEL
Outputting Cell d04mkn22yd0d5.CEL
Outputting Cell d04non02nn0b5.CEL
Outputting Cell d04xnk04ld0f5.CEL
Outputting Cell d04non02wd0c5.CEL
Outputting Cell d04orn02nn0c0.CEL
Outputting Cell d04non02ln0d5.CEL
Outputting Cell d04non03nn0b5.CEL
Outputting Cell d04inn00wn0b5.CEL
Outputting Cell d04con04yn0f0.CEL
Outputting Cell d04mkn22yd0c7.CEL
Outputting Cell d04non02yd0g0.CEL
Outputting Cell d04inn00yn0b3.CEL
Outputting Cell d04kok01yn0d0.CEL
Outputting Cell d04xnk04ln0b0.CEL
Outputting Cell d04non02nn0c5.CEL
Outputting Cell d04orn02ln0a5.CEL
Outputting Cell d04inn00yn0a5.CEL
Outputting Cell d04non02nn0d5.CEL
Outputting Cell d04non02nn0b7.CEL
Outputting Cell d04non04nn0b5.CEL
Outputting Cell d04xnk04ln0c0.CEL
Outputting Cell d04xnb03yd0c7.CEL
Outputting Cell d04xnb03yd0g3.CEL
Outputting Cell d04xob02yd0c7.CEL
Outputting Cell d04non02yd0c5.CEL
Outputting Cell d04non03yd0g0.CEL
Outputting Cell d04inn00wn0c5.CEL
Outputting Cell d04nan04yn0e5.CEL
Outputting Cell d04con04yn0b5.CEL
Outputting Cell d04xob03yd0c7.CEL
Outputting Cell d04xnk04ln0d0.CEL
Outputting Cell d04inn00yn0b5.CEL
Outputting Cell d04mkn22yn0b0.CEL
Outputting Cell d04xnb02yn0b0.CEL
Outputting Cell d04non02yd0i0.CEL
Outputting Cell d04kok01yn0f0.CEL
Outputting Cell d04inn00yd0q0.CEL
Outputting Cell d04xnk04nn0b0.CEL
Outputting Cell d04orn02nn0a5.CEL
Outputting Cell d04xnb02wn0d0.CEL
Outputting Cell d04xnk04nn0c0.CEL
Outputting Cell d04fyj43yd0g0.CEL
Outputting Cell d04non02nn0f5.CEL
Outputting Cell d04orn02wd0c5.CEL
Outputting Cell d04inn00yn0c5.CEL
Outputting Cell d04xob02yn0b0.CEL
Outputting Cell d04non02yd0c7.CEL
Outputting Cell d04xnb02yn0c0.CEL
Outputting Cell d04xnb03yn0b0.CEL
Outputting Cell d04inn00yn0e3.CEL
Outputting Cell d04mkn22yn0c0.CEL
Outputting Cell d04xnk04ln0e0.CEL
Outputting Cell d04xob02wn0d0.CEL
Outputting Cell d04xnk04nn0d0.CEL
Outputting Cell d04xnb02wn0a5.CEL
Outputting Cell d04rrb22wn0a5.CEL
Outputting Cell d04xnb02yn0d0.CEL
Outputting Cell d04non02yd0f5.CEL
Outputting Cell d04xob03yd0g5.CEL
Outputting Cell d04mkn22yn0d0.CEL
Outputting Cell d04xob03yn0b0.CEL
Outputting Cell d04xnk04ln0a5.CEL
Outputting Cell d04xob02yn0c0.CEL
Outputting Cell d04non02wd0h5.CEL
Outputting Cell d04mkn22wn0a5.CEL
Outputting Cell d04non02wn0c0.CEL
Outputting Cell d04inn00wn0f5.CEL
Outputting Cell d04non02wd0f7.CEL
Outputting Cell d04xnb02wn0b5.CEL
Outputting Cell d04rrb22wn0b5.CEL
Outputting Cell d04xob02wn0a5.CEL
Outputting Cell d04xnb02yn0e0.CEL
Outputting Cell d04tap02ldz05.CEL
Outputting Cell d04bar01nnz64.CEL
Outputting Cell d04xnb03yn0d0.CEL
Outputting Cell d04xob02yn0d0.CEL
Outputting Cell d04orn02yd0c5.CEL
Outputting Cell d04xnb02yn0b3.CEL
Outputting Cell d04xob03yn0c0.CEL
Outputting Cell d04mkn22wn0b5.CEL
Outputting Cell d04xnk04ln0b5.CEL
Outputting Cell d04xnk04nn0e0.CEL
Outputting Cell d04xnb02yn0a5.CEL
Outputting Cell d04non02yd0h5.CEL
Outputting Cell d04xob03yn0d0.CEL
Outputting Cell d04non02yd0f7.CEL
Outputting Cell d04xob02yn0e0.CEL
Outputting Cell d04non02wn0b3.CEL
Outputting Cell d04non02yn0c0.CEL
Outputting Cell d04orn02yd0i0.CEL
Outputting Cell d04rrb22yn0a5.CEL
Outputting Cell d04mkn22yn0a5.CEL
Outputting Cell d04xnb02yn0b4.CEL
Outputting Cell d04xnb03yn0e0.CEL
Outputting Cell d04orn02yd0d5.CEL
Outputting Cell d04xnk04nn0a5.CEL
Outputting Cell d04xnb02yn0f0.CEL
Outputting Cell d04inn00wn0h5.CEL
Outputting Cell d04xnb02yn0b5.CEL
Outputting Cell d04xob02yn0a5.CEL
Outputting Cell d04xob03yn0e0.CEL
Outputting Cell d04xnb02yn0g0.CEL
Outputting Cell d04ltn80yd0e0.CEL
Outputting Cell d04non02yn0d0.CEL
Outputting Cell d04orn02wn0b0.CEL
Outputting Cell d04mkn22yn0b5.CEL
Outputting Cell d04inn00yd0o7.CEL
Outputting Cell d04xob02yn0b4.CEL
Outputting Cell d04xnk04nn0b5.CEL
Outputting Cell d04xob02yn0f0.CEL
Outputting Cell d04rrb22yn0b5.CEL
Outputting Cell d04xob02yn0b5.CEL
Outputting Cell d04xob03yn0a5.CEL
Outputting Cell d04non02yn0e0.CEL
Outputting Cell d04ltn80yd0a5.CEL
Outputting Cell d04xnb03yn0b5.CEL
Outputting Cell d04xok04nn0b5.CEL
Outputting Cell d04xob02yn0g0.CEL
Outputting Cell d04non02yn0b3.CEL
Outputting Cell d04non02wn0b5.CEL
Outputting Cell d04tih00lnz00.CEL
Outputting Cell d04non04yn0c0.CEL
Outputting Cell d04inn00yn0h5.CEL
Outputting Cell d04xob03yn0b5.CEL
Outputting Cell d04orn02yn0b0.CEL
Outputting Cell d04xob03yn0g0.CEL
Outputting Cell d04non02yn0f0.CEL
Outputting Cell d04xnb02yn0b7.CEL
Outputting Cell d04ltn80yd0g0.CEL
Outputting Cell d04inn00yn0i5.CEL
Outputting Cell d04non02wn0b7.CEL
Outputting Cell d04orn02yd0f7.CEL
Outputting Cell d04orn02yn0c0.CEL
Outputting Cell d04non02yn0b5.CEL
Outputting Cell d04orn04wn0c0.CEL
Outputting Cell d04xob02yn0b7.CEL
Outputting Cell d04xnk04yd0e5.CEL
Outputting Cell d04non02yn0c5.CEL
Outputting Cell d04orn02yn0d0.CEL
Outputting Cell d04orn02wn0a5.CEL
Outputting Cell d04non02yn0b7.CEL
Outputting Cell d04orn02wn0b5.CEL
Outputting Cell d04non02yn0d5.CEL
Outputting Cell d04xnk04yd0f5.CEL
Outputting Cell d04orn04yn0c0.CEL
Outputting Cell fdk73d84_asic_halo_hhb.CEL
Outputting Cell d04xnk04yn0b0.CEL
Outputting Cell d04non02yn0e5.CEL
Outputting Cell d04orn02yn0a5.CEL
Outputting Cell d04orn02yn0f0.CEL
Outputting Cell d04xnk04yn0c0.CEL
Outputting Cell d04non02yn0f5.CEL
Outputting Cell fdk73d84_asic_halo_hib.CEL
Outputting Cell fdk73d84_asic_halo_hhc.CEL
Outputting Cell d04orn02yn0b5.CEL
Outputting Cell d04xnk04yn0d0.CEL
Outputting Cell fdk73d84_asic_halo_hic.CEL
Outputting Cell d04xok04yn0c0.CEL
Outputting Cell d04xnk04yn0e0.CEL
Outputting Cell d04xnk04wn0b5.CEL
Outputting Cell d04xnk04yn0a5.CEL
Outputting Cell d04xnk04yn0f0.CEL
Outputting Cell d04xnk04yn0b5.CEL
Outputting Cell d04bfn00lduk0.CEL
Outputting Cell d04bfn00nduk0.CEL
Outputting Cell fdk73d84_asic_halo_hvn.CEL
Outputting Cell d04bfn00lnuc0.CEL
Outputting Cell d04bfn00nnuc0.CEL
Outputting Cell d04bfn00nduo0.CEL
Outputting Cell d04bfn00nnub4.CEL
Outputting Cell d04bfn00nnub5.CEL
Outputting Cell d04bfn00lnud5.CEL
Outputting Cell d04bfn00wduh0.CEL
Outputting Cell d04bfn00nnue3.CEL
Outputting Cell d04bfn00nnud5.CEL
Outputting Cell d04bfn00yduh0.CEL
Outputting Cell d04bfn00wduk0.CEL
Outputting Cell d04bfn00yduk0.CEL
Outputting Cell d04inn00ldui0.CEL
Outputting Cell d04nan03nnuc0.CEL
Outputting Cell d04inn00ndui0.CEL
Outputting Cell d04bfn00ynuc0.CEL
Outputting Cell d04bfn00wnub4.CEL
Outputting Cell d04bfn00wnub5.CEL
Outputting Cell d04bfn00yduo0.CEL
Outputting Cell d04inn00lnud0.CEL
Outputting Cell d04bfn00wnue3.CEL
Outputting Cell d04bfn00ynub4.CEL
Outputting Cell d04bfn00ynub5.CEL
Outputting Cell d04bfn00wnud5.CEL
Outputting Cell d04inn00nnud0.CEL
Outputting Cell d04bfn00ynue3.CEL
Outputting Cell d04bfn00ynud5.CEL
Outputting Cell d04inn00nduq0.CEL
Outputting Cell d04inn00nnuc5.CEL
Outputting Cell d04inn00nnue3.CEL
Outputting Cell d04inn00wdui0.CEL
Outputting Cell d04nan03ynuc0.CEL
Outputting Cell d04inn00lnuf5.CEL
Outputting Cell d04inn00ydui0.CEL
Outputting Cell d04inn00nnuf5.CEL
Outputting Cell d04inn00nduo7.CEL
Outputting Cell d04inn00nnuh5.CEL
Outputting Cell d04inn00wnud0.CEL
Outputting Cell d04inn00wnub3.CEL
Outputting Cell d04inn00ynud0.CEL
Outputting Cell d04inn00wduq0.CEL
Outputting Cell d04inn00ynub3.CEL
Outputting Cell d04inn00wnuc5.CEL
Outputting Cell d04inn00wnue3.CEL
Outputting Cell d04inn00yduq0.CEL
Outputting Cell d04inn00ynuc5.CEL
Outputting Cell d04inn00ynue3.CEL
Outputting Cell d04inn00ynuf5.CEL
Outputting Cell d04inn00yduo7.CEL
Outputting Cell d04inn00ynuh5.CEL
Outputting Cell d04inn00ynui5.CEL
====> TOTAL CELLS OUTPUT: 832 <====
Outputting Contact XVIA0AX
Outputting Contact XVIA0CX
Outputting Contact XVIA1A
Outputting Contact XVIA1F
Outputting Contact XVIA0A
Outputting Contact XVIA0B
Outputting Contact XVIA8A
Outputting Contact XVIA2A
Outputting Contact XVIA5B
Outputting Contact XVIA6A44
Outputting Contact XVIA4O
Outputting Contact XVIA2O
Outputting Contact XVIA3S
Outputting Contact XVIA3O
Outputting Contact XVIA3C_32
Outputting Contact XVIA7F
Outputting Contact XVIA1F_PG
Outputting Contact XVIA4A_32
Outputting Contact XVIA5MP_84
Outputting Contact XVIA1A_DA
Outputting Contact XVIA1A_DB
Outputting Contact XVIA1A_DC
Outputting Contact XVIA2A_DB
Outputting Contact XVIA2A_DC
Outputting Contact XVIA2C_DA
Outputting Contact XVIA2C_DB
Outputting Contact XVIA2C_DC
Outputting Contact XVIA3C_DB
Outputting Contact XVIA3C_DC
Outputting Contact XVIA3C_32_DC
Outputting Contact XVIA4A_32_DA
Outputting Contact XVIA4A_32_DB
Outputting Contact XVIA4A_32_DC
Outputting Contact XVIA4C_DC
Outputting Contact XVIA6A44_DA
Outputting Contact XVIA6A44_DB
Outputting Contact XVIA6A44_DC
Outputting Contact XVIA6F_108
Outputting Contact XVIA5B_DA
Outputting Contact XVIA5B_DB
Outputting Contact XVIA5B_DC
Outputting Contact XVIA5B_44_DA
Outputting Contact XVIA5B_44_DC
Outputting Contact XVIA7F_DA
Outputting Contact XVIA7F_DB
Outputting Contact XVIA1HL
Outputting Contact XVIA7F_DC
Outputting Contact XVIA7D_330_276_1_3
write_oasis completed successfully!
==>INFORMATION: Output file: outputs/fdkex.route.oas
#INFO-MSG==>  Saving/rsync-ing  fdkex_51074_LIB into ./mwdb/fdkex_route_LIB
sending incremental file list
created directory ./mwdb/fdkex_route_LIB
./
lib
lib_1
lib_2
lib_3
lib_bck
CEL/
CEL/fdkex:1
CEL/fdkex:1_206
CEL/fdkex:1_207
CEL/fdkex:1_208
CEL/fdkex:1_209
CEL/fdkex:1_210
CEL/fdkex:1_211
CEL/fdkex:1_212
CEL/fdkex:1_213
CEL/fdkex:1_214
CEL/fdkex:1_215
CEL/fdkex:1_216
CEL/fdkex:1_217
CEL/fdkex:1_218
CEL/fdkex:1_228
CEL/fdkex:1_7
CEL/fdkex:1_8
CEL/fdkex:1_9
ROUTE/
err/
err/fdkex:1
err/fdkex_route_lvs:1

sent 84339986 bytes  received 502 bytes  33736195.20 bytes/sec
total size is 84328259  speedup is 1.00
#INFO-MSG==>  Time to create reports and outputs for route in (hh:mm:ss) : 00:03:55 hrs

