// Seed: 509715739
module module_0 #(
    parameter id_0 = 32'd95,
    parameter id_8 = 32'd33
) (
    output supply0 _id_0,
    input tri1 id_1,
    input wor id_2,
    output uwire id_3,
    output wire id_4,
    input wand id_5
);
  logic id_7;
  ;
  logic [id_0 : 1  &  1  &  id_0  &  -1  ==  1] _id_8;
  wire [{  id_8  } : 1] id_9;
endmodule
module module_1 #(
    parameter id_6 = 32'd42,
    parameter id_7 = 32'd73
) (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wire _id_6,
    output supply0 _id_7
);
  assign id_6 = id_2;
  logic [id_6 : id_7] id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = 1'd0;
  wire id_10;
endmodule
