// Seed: 3950907287
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wire id_11,
    input wire id_12,
    input supply1 id_13,
    input tri id_14,
    input tri id_15,
    output supply0 id_16,
    input uwire id_17
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5
);
  reg  id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_1,
      id_5,
      id_5,
      id_4,
      id_3,
      id_0,
      id_4,
      id_5,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_6 = 0;
  final if (1) id_7 = id_7;
  final id_7 = #1 1 & 1;
  wor id_9 = id_7 == id_1;
endmodule
