Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 20:49:07 2023
| Host         : DESKTOP-O6GVJKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-18  Warning   Missing input or output delay                                                                          2           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.049        0.000                      0                 3891        0.047        0.000                      0                 3891        0.534        0.000                       0                  1757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.208}        10.417          96.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
sys_clk_pin                      {0.000 4.000}        8.000           125.000         
  clk_pix_5x_unbuf               {0.000 1.345}        2.689           371.875         
  clk_pix_unbuf                  {0.000 6.723}        13.445          74.375          
  feedback                       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            10.534        0.000                      0                 3535        0.047        0.000                      0                 3535        7.000        0.000                       0                  1566  
  clk_out1_design_1_clk_wiz_0_1        7.789        0.000                      0                   69        0.219        0.000                      0                   69        4.708        0.000                       0                    40  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_pix_5x_unbuf                                                                                                                                                                 0.534        0.000                       0                    10  
  clk_pix_unbuf                        5.049        0.000                      0                  284        0.160        0.000                      0                  284        6.223        0.000                       0                   135  
  feedback                                                                                                                                                                        38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pix_unbuf      clk_pix_unbuf           11.281        0.000                      0                    3        0.647        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_fpga_0                     
(none)                         clk_out1_design_1_clk_wiz_0_1  clk_fpga_0                     
(none)                         clk_pix_unbuf                  clk_fpga_0                     
(none)                         clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1  
(none)                         clk_fpga_0                     clk_pix_unbuf                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clk_pix_5x_unbuf                                              
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                         feedback                                                      
(none)                                                        clk_fpga_0                     
(none)                                                        clk_out1_design_1_clk_wiz_0_1  
(none)                                                        clk_pix_unbuf                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 2.778ns (32.281%)  route 5.828ns (67.719%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=3, routed)           2.001     6.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[16]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.648    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.161 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.390 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.273     8.663    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.310     8.973 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.820     9.793    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.152     9.945 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.733    11.678    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.504    22.697    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.413    22.212    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 2.778ns (32.281%)  route 5.828ns (67.719%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=3, routed)           2.001     6.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[16]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.648    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.161 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.390 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.273     8.663    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.310     8.973 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.820     9.793    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.152     9.945 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.733    11.678    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.504    22.697    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.413    22.212    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 2.778ns (32.281%)  route 5.828ns (67.719%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=3, routed)           2.001     6.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[16]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.648    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.161 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.390 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.273     8.663    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.310     8.973 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.820     9.793    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.152     9.945 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.733    11.678    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.504    22.697    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.413    22.212    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 2.778ns (32.281%)  route 5.828ns (67.719%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=3, routed)           2.001     6.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[16]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.648    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_4_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.161 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.390 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           1.273     8.663    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.310     8.973 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.820     9.793    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.152     9.945 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.733    11.678    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.504    22.697    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.413    22.212    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.946ns (23.054%)  route 6.495ns (76.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.856    11.514    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205    22.422    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.946ns (23.054%)  route 6.495ns (76.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.856    11.514    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205    22.422    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.946ns (23.054%)  route 6.495ns (76.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.856    11.514    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][4]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205    22.422    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.946ns (23.054%)  route 6.495ns (76.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.856    11.514    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][5]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205    22.422    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.946ns (23.026%)  route 6.505ns (76.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.866    11.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    22.458    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 10.934    

Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.946ns (23.026%)  route 6.505ns (76.974%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=22, routed)          3.381     7.904    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[0]
    SLICE_X17Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.028 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_3/O
                         net (fo=2, routed)           0.538     8.566    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata_5_sn_1
    SLICE_X16Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.690 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_i_2/O
                         net (fo=3, routed)           0.831     9.521    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.645 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_str_rst_i_1/O
                         net (fo=8, routed)           0.889    10.534    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.866    11.524    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.506    22.698    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][11]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    22.458    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][11]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 10.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.555     0.896    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.103     1.139    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I_0[0]
    SLICE_X16Y30         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.821     1.191    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X16Y30         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.417%)  route 0.224ns (54.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.551     0.892    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X22Y29         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/Q
                         net (fo=3, routed)           0.224     1.256    design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/earlyAckHdr
    SLICE_X21Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.301 r  design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/rdCntrFrmTxFifo_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo0
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.821     1.191    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X10Y43         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X10Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.070%)  route 0.241ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.564     0.905    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X10Y38         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/Q
                         net (fo=1, routed)           0.241     1.293    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.871     1.241    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.243     1.222    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.988%)  route 0.242ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.564     0.905    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X10Y38         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/Q
                         net (fo=1, routed)           0.242     1.294    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.871     1.241    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.242     1.221    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.302%)  route 0.249ns (62.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.562     0.903    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/Q
                         net (fo=1, routed)           0.249     1.299    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.871     1.241    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.243     1.222    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.171%)  route 0.255ns (57.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.564     0.905    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.255     1.301    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg_n_0_[1]
    SLICE_X18Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.346 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.831     1.201    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.169%)  route 0.284ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.561     0.902    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X18Y54         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.284     1.327    design_1_i/rst_ps7_0_50M/U0/Pr_out
    SLICE_X17Y46         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.831     1.201    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.947%)  route 0.287ns (67.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.550     0.891    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/AckDataState_reg/Q
                         net (fo=2, routed)           0.287     1.318    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.820     1.190    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.933%)  route 0.264ns (64.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.564     0.905    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X10Y38         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[8]/Q
                         net (fo=1, routed)           0.264     1.316    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.871     1.241    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.243     1.222    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y41     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X17Y42     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y42     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y40     design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y36      design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y38      design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y30     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.716ns (31.521%)  route 1.555ns (68.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     5.253    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    13.042    design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.716ns (34.387%)  route 1.366ns (65.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.662     5.064    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    13.078    design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  8.014    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.417ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.716ns (34.387%)  route 1.366ns (65.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.111 - 10.417 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     3.401 r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.704     4.105    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.297     4.402 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.662     5.064    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.518    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487    13.096    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.518    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.609 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502    13.111    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/C
                         clock pessimism              0.265    13.376    
                         clock uncertainty           -0.128    13.247    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    13.078    design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  8.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[27]/Q
                         net (fo=1, routed)           0.093     1.143    design_1_i/mypara2seri_0/inst/sreg_ff[27]
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.099     1.242 r  design_1_i/mypara2seri_0/inst/sreg_ff[28]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/mypara2seri_0/inst/sreg_ff[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[3]/Q
                         net (fo=1, routed)           0.093     1.143    design_1_i/mypara2seri_0/inst/sreg_ff[3]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.099     1.242 r  design_1_i/mypara2seri_0/inst/sreg_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/mypara2seri_0/inst/sreg_ff[4]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/Q
                         net (fo=1, routed)           0.086     1.116    design_1_i/mypara2seri_0/inst/sreg_ff[13]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.098     1.214 r  design_1_i/mypara2seri_0/inst/sreg_ff[14]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/mypara2seri_0/inst/sreg_ff[14]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/Q
                         net (fo=1, routed)           0.086     1.116    design_1_i/mypara2seri_0/inst/sreg_ff[19]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.098     1.214 r  design_1_i/mypara2seri_0/inst/sreg_ff[20]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/mypara2seri_0/inst/sreg_ff[20]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[20]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/mypara2seri_0/inst/sreg_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/Q
                         net (fo=1, routed)           0.163     1.230    design_1_i/mypara2seri_0/inst/sreg_ff[0]
    SLICE_X6Y35          LUT3 (Prop_lut3_I2_O)        0.043     1.273 r  design_1_i/mypara2seri_0/inst/sreg_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/mypara2seri_0/inst/sreg_ff[1]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[1]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.131     1.034    design_1_i/mypara2seri_0/inst/sreg_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.955%)  route 0.145ns (39.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/Q
                         net (fo=1, routed)           0.145     1.175    design_1_i/mypara2seri_0/inst/sreg_ff[15]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.098     1.273 r  design_1_i/mypara2seri_0/inst/sreg_ff[16]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/mypara2seri_0/inst/sreg_ff[16]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[16]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.091     1.028    design_1_i/mypara2seri_0/inst/sreg_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/bufvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.079%)  route 0.116ns (33.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.128     1.031 f  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/Q
                         net (fo=3, routed)           0.116     1.147    design_1_i/mypara2seri_0/inst/cnt4[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.098     1.245 r  design_1_i/mypara2seri_0/inst/bufvalid_i_1/O
                         net (fo=1, routed)           0.000     1.245    design_1_i/mypara2seri_0/inst/bufvalid_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/bufvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.828     1.198    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/bufvalid_reg/C
                         clock pessimism             -0.295     0.903    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/mypara2seri_0/inst/bufvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.188%)  route 0.123ns (32.812%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.931    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y11         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.123     1.194    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.304 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.304    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X43Y11         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859     1.229    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y11         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.105     1.036    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.053%)  route 0.138ns (37.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/Q
                         net (fo=1, routed)           0.138     1.169    design_1_i/mypara2seri_0/inst/sreg_ff[9]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.098     1.267 r  design_1_i/mypara2seri_0/inst/sreg_ff[10]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/mypara2seri_0/inst/sreg_ff[10]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C
                         clock pessimism             -0.296     0.903    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.091     0.994    design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.819%)  route 0.202ns (47.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/Q
                         net (fo=1, routed)           0.202     1.232    design_1_i/mypara2seri_0/inst/sreg_ff[23]
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.098     1.330 r  design_1_i/mypara2seri_0/inst/sreg_ff[24]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/mypara2seri_0/inst/sreg_ff[24]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.120     1.057    design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/bufvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X6Y35      design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X9Y36      design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/bufvalid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/bufvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X43Y11     design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/bufvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/bufvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X9Y34      design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_5x_unbuf
  To Clock:  clk_pix_5x_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_5x_unbuf
Waveform(ns):       { 0.000 1.345 }
Period(ns):         2.689
Sources:            { design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.689       0.534      BUFGCTRL_X0Y17   design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y92     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y91     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y98     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y97     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y96     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y95     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y74     design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.689       1.022      OLOGIC_X0Y73     design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.689       1.440      MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.689       210.671    MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 1.646ns (20.524%)  route 6.374ns (79.476%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 19.364 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X32Y95         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.518     6.904 r  design_1_i/GraphicTop_0/inst/dvi_g_reg[2]/Q
                         net (fo=15, routed)          1.018     7.922    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/dvi_g[2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.865     8.911    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_4__0_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_2__0/O
                         net (fo=31, routed)          0.883     9.918    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_2__0_n_0
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.042 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_8__0/O
                         net (fo=7, routed)           0.969    11.011    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[1]_i_8__0_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.135 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[2]_i_4__0/O
                         net (fo=8, routed)           0.821    11.957    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[2]_i_4__0_n_0
    SLICE_X37Y98         LUT2 (Prop_lut2_I1_O)        0.153    12.110 f  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[4]_i_6__0/O
                         net (fo=3, routed)           0.439    12.549    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[4]_i_6__0_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I1_O)        0.327    12.876 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[4]_i_2/O
                         net (fo=8, routed)           0.996    13.871    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/bias[4]_i_2_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.152    14.023 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds[7]_i_1__0/O
                         net (fo=1, routed)           0.382    14.406    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds[7]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.563    19.364    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/clk_pix
    SLICE_X39Y98         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds_reg[7]/C
                         clock pessimism              0.484    19.848    
                         clock uncertainty           -0.144    19.704    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.249    19.455    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch1/tmds_reg[7]
  -------------------------------------------------------------------
                         required time                         19.455    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 2.302ns (28.338%)  route 5.821ns (71.662%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.535    14.177    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.332    14.509 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[1]_i_1/O
                         net (fo=1, routed)           0.000    14.509    design_1_i/GraphicTop_0/inst/paint_r[1]
    SLICE_X39Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/C
                         clock pessimism              0.484    19.847    
                         clock uncertainty           -0.144    19.703    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.029    19.732    design_1_i/GraphicTop_0/inst/dvi_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 2.302ns (28.338%)  route 5.821ns (71.662%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.535    14.177    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.332    14.509 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[2]_i_1/O
                         net (fo=1, routed)           0.000    14.509    design_1_i/GraphicTop_0/inst/paint_r[2]
    SLICE_X39Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[2]/C
                         clock pessimism              0.484    19.847    
                         clock uncertainty           -0.144    19.703    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    19.734    design_1_i/GraphicTop_0/inst/dvi_r_reg[2]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.302ns (28.401%)  route 5.803ns (71.599%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 19.364 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.517    14.159    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.332    14.491 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[3]_i_1/O
                         net (fo=1, routed)           0.000    14.491    design_1_i/GraphicTop_0/inst/paint_r[3]
    SLICE_X40Y94         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.563    19.364    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X40Y94         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[3]/C
                         clock pessimism              0.484    19.848    
                         clock uncertainty           -0.144    19.704    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031    19.735    design_1_i/GraphicTop_0/inst/dvi_r_reg[3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 2.302ns (28.550%)  route 5.761ns (71.450%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 19.362 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 f  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.475    14.117    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.332    14.449 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[2]_i_1/O
                         net (fo=1, routed)           0.000    14.449    design_1_i/GraphicTop_0/inst/paint_b[2]
    SLICE_X42Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.561    19.362    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X42Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/C
                         clock pessimism              0.484    19.846    
                         clock uncertainty           -0.144    19.702    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)        0.077    19.779    design_1_i/GraphicTop_0/inst/dvi_b_reg[2]
  -------------------------------------------------------------------
                         required time                         19.779    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_g_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 2.302ns (28.805%)  route 5.690ns (71.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 19.364 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 f  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.403    14.045    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X40Y94         LUT6 (Prop_lut6_I2_O)        0.332    14.377 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_g[4]_i_1/O
                         net (fo=1, routed)           0.000    14.377    design_1_i/GraphicTop_0/inst/paint_g[4]
    SLICE_X40Y94         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.563    19.364    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X40Y94         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_g_reg[4]/C
                         clock pessimism              0.484    19.848    
                         clock uncertainty           -0.144    19.704    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.029    19.733    design_1_i/GraphicTop_0/inst/dvi_g_reg[4]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 2.302ns (28.888%)  route 5.667ns (71.112%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 19.364 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.380    14.022    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X41Y93         LUT6 (Prop_lut6_I3_O)        0.332    14.354 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[5]_i_1/O
                         net (fo=1, routed)           0.000    14.354    design_1_i/GraphicTop_0/inst/paint_r[5]
    SLICE_X41Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.563    19.364    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X41Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[5]/C
                         clock pessimism              0.484    19.848    
                         clock uncertainty           -0.144    19.704    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    19.733    design_1_i/GraphicTop_0/inst/dvi_r_reg[5]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.639ns (33.310%)  route 5.283ns (66.690%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.738     6.464    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X39Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     6.920 f  design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/Q
                         net (fo=23, routed)          1.021     7.940    design_1_i/GraphicTop_0/inst/display_inst/out[1]
    SLICE_X34Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_135/O
                         net (fo=1, routed)           0.000     8.064    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_135_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.707 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_74/O[3]
                         net (fo=15, routed)          1.055     9.762    design_1_i/GraphicTop_0/inst/display_inst/sx_reg[4]_1[1]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.329    10.091 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_90/O
                         net (fo=2, routed)           0.705    10.796    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_90_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I2_O)        0.328    11.124 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_76/O
                         net (fo=1, routed)           0.000    11.124    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_76_n_0
    SLICE_X29Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    11.336 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_33/O
                         net (fo=1, routed)           0.654    11.989    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_33_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.299    12.288 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_9/O
                         net (fo=1, routed)           0.546    12.835    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_9_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.959 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_3/O
                         net (fo=24, routed)          1.303    14.262    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.386 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[6]_i_1/O
                         net (fo=1, routed)           0.000    14.386    design_1_i/GraphicTop_0/inst/paint_r[6]
    SLICE_X38Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X38Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[6]/C
                         clock pessimism              0.521    19.884    
                         clock uncertainty           -0.144    19.740    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.077    19.817    design_1_i/GraphicTop_0/inst/dvi_r_reg[6]
  -------------------------------------------------------------------
                         required time                         19.817    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 2.302ns (29.103%)  route 5.608ns (70.897%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 19.361 - 13.445 ) 
    Source Clock Delay      (SCD):    6.386ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.660     6.386    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X35Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     6.842 r  design_1_i/GraphicTop_0/inst/display_inst/sy_reg[0]/Q
                         net (fo=18, routed)          0.859     7.701    design_1_i/GraphicTop_0/inst/display_inst/Q[0]
    SLICE_X33Y88         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.316 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_82/O[3]
                         net (fo=27, routed)          1.259     9.575    design_1_i/GraphicTop_0/inst/display_inst/sprite_render_y00_out[1]
    SLICE_X28Y87         LUT4 (Prop_lut4_I2_O)        0.328     9.903 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86/O
                         net (fo=3, routed)           0.890    10.793    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_86_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I1_O)        0.328    11.121 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56/O
                         net (fo=1, routed)           0.805    11.926    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_56_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.050 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_20/O
                         net (fo=1, routed)           0.473    12.523    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b_reg[1]
    SLICE_X31Y89         LUT5 (Prop_lut5_I0_O)        0.119    12.642 f  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/dvi_b[7]_i_5/O
                         net (fo=24, routed)          1.322    13.964    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[1]
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.332    14.296 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[4]_i_1/O
                         net (fo=1, routed)           0.000    14.296    design_1_i/GraphicTop_0/inst/paint_b[4]
    SLICE_X39Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.560    19.361    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/C
                         clock pessimism              0.484    19.845    
                         clock uncertainty           -0.144    19.701    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.029    19.730    design_1_i/GraphicTop_0/inst/dvi_b_reg[4]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.639ns (33.372%)  route 5.269ns (66.628%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.464ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.738     6.464    design_1_i/GraphicTop_0/inst/display_inst/clk_pix
    SLICE_X39Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.456     6.920 f  design_1_i/GraphicTop_0/inst/display_inst/sx_reg[1]/Q
                         net (fo=23, routed)          1.021     7.940    design_1_i/GraphicTop_0/inst/display_inst/out[1]
    SLICE_X34Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_135/O
                         net (fo=1, routed)           0.000     8.064    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_135_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.707 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_74/O[3]
                         net (fo=15, routed)          1.055     9.762    design_1_i/GraphicTop_0/inst/display_inst/sx_reg[4]_1[1]
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.329    10.091 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_90/O
                         net (fo=2, routed)           0.705    10.796    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_90_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I2_O)        0.328    11.124 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_76/O
                         net (fo=1, routed)           0.000    11.124    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_76_n_0
    SLICE_X29Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    11.336 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_33/O
                         net (fo=1, routed)           0.654    11.989    design_1_i/GraphicTop_0/inst/display_inst/dvi_b_reg[7]_i_33_n_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I5_O)        0.299    12.288 f  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_9/O
                         net (fo=1, routed)           0.546    12.835    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_9_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.959 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_3/O
                         net (fo=24, routed)          1.289    14.248    design_1_i/GraphicTop_0/inst/display_inst/dvi_b[7]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.372 r  design_1_i/GraphicTop_0/inst/display_inst/dvi_r[7]_i_1/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/GraphicTop_0/inst/paint_r[7]
    SLICE_X38Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X38Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[7]/C
                         clock pessimism              0.521    19.884    
                         clock uncertainty           -0.144    19.740    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.079    19.819    design_1_i/GraphicTop_0/inst/dvi_r_reg[7]
  -------------------------------------------------------------------
                         required time                         19.819    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  5.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.587     1.844    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.164     2.008 r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     2.064    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf[0]
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/C
                         clock pessimism             -0.550     1.844    
    SLICE_X42Y92         FDPE (Hold_fdpe_C_D)         0.060     1.904    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/life_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.335%)  route 0.159ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.557     1.814    design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/clk_pix
    SLICE_X35Y88         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/life_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.955 f  design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/life_r_reg[0]/Q
                         net (fo=7, routed)           0.159     2.114    design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/life_r_reg[0]_0
    SLICE_X32Y88         LUT3 (Prop_lut3_I1_O)        0.048     2.162 r  design_1_i/GraphicTop_0/inst/gfx_inst/life_inst/life_zero_i_1/O
                         net (fo=1, routed)           0.000     2.162    design_1_i/GraphicTop_0/inst/gfx_inst/life_inst_n_0
    SLICE_X32Y88         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.826     2.363    design_1_i/GraphicTop_0/inst/gfx_inst/clk_pix
    SLICE_X32Y88         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/C
                         clock pessimism             -0.514     1.849    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.133     1.982    design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.248ns (68.444%)  route 0.114ns (31.556%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.589     1.846    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/clk_pix
    SLICE_X43Y97         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[3]/Q
                         net (fo=9, routed)           0.114     2.102    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg_n_0_[3]
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.000     2.147    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias[4]_i_3__0_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I0_O)      0.062     2.209 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.209    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]_i_1__0_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.859     2.396    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/clk_pix
    SLICE_X42Y97         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism             -0.537     1.859    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.134     1.993    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.249%)  route 0.080ns (21.751%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.558     1.815    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y90         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDSE (Prop_fdse_C_Q)         0.141     1.956 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/Q
                         net (fo=8, routed)           0.080     2.036    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]_0[2]
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.182 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.182    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y0[4]
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/C
                         clock pessimism             -0.536     1.828    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.134     1.962    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (52.078%)  route 0.175ns (47.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.585     1.842    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y91         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.983 f  design_1_i/GraphicTop_0/inst/dvi_hsync_reg/Q
                         net (fo=10, routed)          0.175     2.158    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/dvi_hsync
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.049     2.207 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds[6]_i_1/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds0_in[6]
    SLICE_X43Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/clk_pix
    SLICE_X43Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[6]/C
                         clock pessimism             -0.514     1.880    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.107     1.987    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.437%)  route 0.198ns (51.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.586     1.843    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.984 r  design_1_i/GraphicTop_0/inst/dvi_r_reg[1]/Q
                         net (fo=18, routed)          0.198     2.182    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/dvi_r[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.227 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.227    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds[1]_i_1__0_n_0
    SLICE_X42Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.858     2.395    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/clk_pix
    SLICE_X42Y96         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds_reg[1]/C
                         clock pessimism             -0.514     1.881    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     2.002    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch2/tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.547%)  route 0.175ns (48.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.585     1.842    design_1_i/GraphicTop_0/inst/clk_pix
    SLICE_X39Y91         FDRE                                         r  design_1_i/GraphicTop_0/inst/dvi_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.983 f  design_1_i/GraphicTop_0/inst/dvi_hsync_reg/Q
                         net (fo=10, routed)          0.175     2.158    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/dvi_hsync
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.045     2.203 r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds[4]_i_1/O
                         net (fo=1, routed)           0.000     2.203    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds0_in[4]
    SLICE_X43Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/clk_pix
    SLICE_X43Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[4]/C
                         clock pessimism             -0.514     1.880    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.092     1.972    design_1_i/GraphicTop_0/inst/dvi_out/encode_ch0/tmds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.588     1.845    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/Q
                         net (fo=1, routed)           0.184     2.170    design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.858     2.395    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                         clock pessimism             -0.550     1.845    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.070     1.915    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.589%)  route 0.168ns (47.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.558     1.815    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/clk_pix
    SLICE_X31Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.956 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/Q
                         net (fo=9, routed)           0.168     2.124    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score[5]_i_1/O
                         net (fo=1, routed)           0.000     2.169    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/p_0_in[5]
    SLICE_X31Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/clk_pix
    SLICE_X31Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]/C
                         clock pessimism             -0.549     1.815    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.092     1.907    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.587     1.844    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.992 r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.119     2.112    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf[1]
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/C
                         clock pessimism             -0.550     1.844    
    SLICE_X42Y92         FDPE (Hold_fdpe_C_D)        -0.001     1.843    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 6.723 }
Period(ns):         13.445
Sources:            { design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.445      11.290     BUFGCTRL_X0Y16   design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y92     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y91     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y98     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y97     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y96     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y95     design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y74     design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.445      11.778     OLOGIC_X0Y73     design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.445      12.196     MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.445      199.915    MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X39Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X39Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X38Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X42Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X39Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.723       6.223      SLICE_X39Y90     design_1_i/GraphicTop_0/inst/dvi_b_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       11.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.281ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/PRE
                            (recovery check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.516%)  route 1.053ns (64.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.740     6.466    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     6.922 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.550     7.472    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.596 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.503     8.099    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/C
                         clock pessimism              0.522    19.885    
                         clock uncertainty           -0.144    19.741    
    SLICE_X42Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    19.380    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 11.281    

Slack (MET) :             11.281ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.516%)  route 1.053ns (64.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.740     6.466    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     6.922 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.550     7.472    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.596 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.503     8.099    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/C
                         clock pessimism              0.522    19.885    
                         clock uncertainty           -0.144    19.741    
    SLICE_X42Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    19.380    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 11.281    

Slack (MET) :             11.323ns  (required time - arrival time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.445ns  (clk_pix_unbuf rise@13.445ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.516%)  route 1.053ns (64.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 19.363 - 13.445 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.740     6.466    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     6.922 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.550     7.472    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.596 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.503     8.099    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     13.445    13.445 r  
    K17                                               0.000    13.445 r  clk_125m (IN)
                         net (fo=0)                   0.000    13.445    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.866 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.028    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.111 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.710    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.801 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.562    19.363    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/C
                         clock pessimism              0.522    19.885    
                         clock uncertainty           -0.144    19.741    
    SLICE_X42Y92         FDPE (Recov_fdpe_C_PRE)     -0.319    19.422    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         19.422    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 11.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/PRE
                            (removal check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.470%)  route 0.405ns (68.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.588     1.845    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.213     2.200    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.192     2.436    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg/C
                         clock pessimism             -0.534     1.860    
    SLICE_X42Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     1.789    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/PRE
                            (removal check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.470%)  route 0.405ns (68.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.588     1.845    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.213     2.200    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.192     2.436    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]/C
                         clock pessimism             -0.534     1.860    
    SLICE_X42Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     1.789    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/PRE
                            (removal check against rising-edge clock clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.470%)  route 0.405ns (68.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.588     1.845    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked_reg/Q
                         net (fo=6, routed)           0.213     2.200    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_locked
    SLICE_X40Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.245 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/sy[11]_i_1/O
                         net (fo=42, routed)          0.192     2.436    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[0]_0
    SLICE_X42Y92         FDPE                                         f  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.857     2.394    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/clk_pix
    SLICE_X42Y92         FDPE                                         r  design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]/C
                         clock pessimism             -0.534     1.860    
    SLICE_X42Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     1.789    design_1_i/GraphicTop_0/inst/dvi_out/async_reset_inst/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.647    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.124ns (6.180%)  route 1.882ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.882     1.882    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.006 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.497     2.689    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.679%)  route 0.747ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.747     0.747    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.792 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.792    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.833     1.203    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y54         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 0.580ns (19.258%)  route 2.432ns (80.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.742     5.169    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X10Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.293 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=2, routed)           0.689     5.983    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X8Y31          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.497     2.689    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.900%)  route 0.426ns (67.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.564     0.905    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X10Y39         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDSE (Prop_fdse_C_Q)         0.164     1.069 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=3, routed)           0.163     1.231    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/Axi_Str_RxD_AReset
    SLICE_X10Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=2, routed)           0.263     1.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X8Y31          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.825     1.195    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_fpga_0

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 2.121ns (34.406%)  route 4.044ns (65.594%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.568     7.452    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.327     7.779 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.524     8.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.810 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.924    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.147 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.147    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X2Y24          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.534     2.727    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y24          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.162ns  (logic 2.118ns (34.374%)  route 4.044ns (65.626%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.568     7.452    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.327     7.779 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.524     8.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.810 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.144 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.144    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.536     2.728    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.141ns  (logic 2.097ns (34.150%)  route 4.044ns (65.850%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.568     7.452    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.327     7.779 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.524     8.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.810 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.123 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.123    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.536     2.728    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 2.249ns (36.701%)  route 3.879ns (63.299%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.124     7.008    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.327     7.335 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.803     8.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.773 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.773    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.887    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.110 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.110    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X2Y34          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.545     2.737    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y34          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.125ns  (logic 2.246ns (36.670%)  route 3.879ns (63.330%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.124     7.008    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.327     7.335 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.803     8.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.773 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.773    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.107 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.107    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.544     2.736    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.104ns  (logic 2.225ns (36.452%)  route 3.879ns (63.548%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.124     7.008    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.327     7.335 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.803     8.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.773 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.773    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.086 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.544     2.736    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.067ns  (logic 2.023ns (33.347%)  route 4.044ns (66.653%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.568     7.452    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.327     7.779 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.524     8.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.810 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.049 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.049    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.536     2.728    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.051ns  (logic 2.007ns (33.170%)  route 4.044ns (66.830%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.568     7.452    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.327     7.779 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.524     8.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X2Y22          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.810 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.033 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.033    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.536     2.728    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y23          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.030ns  (logic 2.151ns (35.673%)  route 3.879ns (64.327%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.124     7.008    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.327     7.335 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.803     8.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.773 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.773    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.012 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.012    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.544     2.736    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 2.135ns (35.501%)  route 3.879ns (64.499%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.674     2.982    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.998     4.436    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     4.586 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.954     5.540    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.344     5.884 f  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.124     7.008    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.327     7.335 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.803     8.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X2Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.773 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.773    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.996 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.996    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[4]
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.544     2.736    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.968%)  route 0.447ns (64.032%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.447     1.490    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.535    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.600 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.600    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_6
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.840     1.210    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.249ns (35.665%)  route 0.449ns (64.335%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.449     1.493    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.538 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.538    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.601 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.601    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.840     1.210    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.940%)  route 0.449ns (64.060%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.449     1.493    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.538 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.538    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_3_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.604 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.604    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_5
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.840     1.210    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.711%)  route 0.567ns (75.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.567     1.610    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/axi_str_txd_tready
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.655 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.655    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array[0][4]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.830     1.200    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.256ns (33.914%)  route 0.499ns (66.086%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.499     1.542    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.587 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_5/O
                         net (fo=1, routed)           0.000     1.587    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_5_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.657 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_7
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.840     1.210    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y27          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.256ns (32.328%)  route 0.536ns (67.672%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.536     1.579    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     1.624    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[12]_i_5_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.694 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.694    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_7
    SLICE_X5Y26          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.838     1.208    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y26          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.252ns (31.817%)  route 0.540ns (68.183%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.540     1.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.629 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.629    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[20]_i_3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.695 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.695    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_5
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.841     1.211    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.355ns (44.145%)  route 0.449ns (55.855%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.449     1.493    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.538 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.538    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[16]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.653 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.653    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.707 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.707    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_7
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.841     1.211    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.256ns (31.543%)  route 0.556ns (68.457%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.556     1.599    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.644 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     1.644    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[24]_i_5_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.714 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.714    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_7
    SLICE_X5Y29          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.842     1.212    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y29          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.285ns (34.544%)  route 0.540ns (65.456%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/mypara2seri_0/inst/s00_axis_tready_reg/Q
                         net (fo=40, routed)          0.540     1.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.629 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[20]_i_3/O
                         net (fo=1, routed)           0.000     1.629    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[20]_i_3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.728 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.728    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.841     1.211    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pix_unbuf
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.518ns (38.894%)  route 0.814ns (61.106%))
  Logic Levels:           0  
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.657     6.383    design_1_i/GraphicTop_0/inst/gfx_inst/clk_pix
    SLICE_X32Y88         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.518     6.901 r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/Q
                         net (fo=4, routed)           0.814     7.715    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.478     2.670    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.210%)  route 0.330ns (66.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.557     1.814    design_1_i/GraphicTop_0/inst/gfx_inst/clk_pix
    SLICE_X32Y88         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.978 r  design_1_i/GraphicTop_0/inst/gfx_inst/life_zero_reg/Q
                         net (fo=4, routed)           0.330     2.308    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.818     1.188    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.996ns (29.499%)  route 2.380ns (70.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.353    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/bufvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.291ns  (logic 1.120ns (34.029%)  route 2.171ns (65.971%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.804     5.453    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.328     5.781 r  design_1_i/mypara2seri_0/inst/bufvalid_i_2/O
                         net (fo=1, routed)           0.363     6.144    design_1_i/mypara2seri_0/inst/bufvalid_i_2_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  design_1_i/mypara2seri_0/inst/bufvalid_i_1/O
                         net (fo=1, routed)           0.000     6.268    design_1_i/mypara2seri_0/inst/bufvalid_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/bufvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.501     2.693    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/bufvalid_reg/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 0.996ns (31.251%)  route 2.191ns (68.749%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     3.495 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=38, routed)          1.004     4.499    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/data_valid_axis
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     4.649 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid_INST_0/O
                         net (fo=4, routed)           0.525     5.174    design_1_i/mypara2seri_0/inst/s00_axis_tvalid
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.328     5.502 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.662     6.164    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.249ns (47.796%)  route 0.272ns (52.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[8]
                         net (fo=1, routed)           0.272     1.417    design_1_i/mypara2seri_0/inst/s00_axis_tdata[8]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.462 r  design_1_i/mypara2seri_0/inst/sreg_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/mypara2seri_0/inst/sreg_ff[8]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.253ns (45.852%)  route 0.299ns (54.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[31]
                         net (fo=1, routed)           0.299     1.444    design_1_i/mypara2seri_0/inst/s00_axis_tdata[31]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.049     1.493 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_2/O
                         net (fo=1, routed)           0.000     1.493    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.249ns (44.907%)  route 0.305ns (55.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[28]
                         net (fo=1, routed)           0.305     1.450    design_1_i/mypara2seri_0/inst/s00_axis_tdata[28]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.495 r  design_1_i/mypara2seri_0/inst/sreg_ff[28]_i_1/O
                         net (fo=1, routed)           0.000     1.495    design_1_i/mypara2seri_0/inst/sreg_ff[28]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.249ns (44.778%)  route 0.307ns (55.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[30]
                         net (fo=1, routed)           0.307     1.452    design_1_i/mypara2seri_0/inst/s00_axis_tdata[30]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.497 r  design_1_i/mypara2seri_0/inst/sreg_ff[30]_i_1/O
                         net (fo=1, routed)           0.000     1.497    design_1_i/mypara2seri_0/inst/sreg_ff[30]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.249ns (43.810%)  route 0.319ns (56.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[4]
                         net (fo=1, routed)           0.319     1.464    design_1_i/mypara2seri_0/inst/s00_axis_tdata[4]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.509 r  design_1_i/mypara2seri_0/inst/sreg_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/mypara2seri_0/inst/sreg_ff[4]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.248ns (43.387%)  route 0.324ns (56.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[23]
                         net (fo=1, routed)           0.324     1.468    design_1_i/mypara2seri_0/inst/s00_axis_tdata[23]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.044     1.512 r  design_1_i/mypara2seri_0/inst/sreg_ff[23]_i_1/O
                         net (fo=1, routed)           0.000     1.512    design_1_i/mypara2seri_0/inst/sreg_ff[23]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.247ns (41.751%)  route 0.345ns (58.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[19]
                         net (fo=1, routed)           0.345     1.489    design_1_i/mypara2seri_0/inst/s00_axis_tdata[19]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.043     1.532 r  design_1_i/mypara2seri_0/inst/sreg_ff[19]_i_1/O
                         net (fo=1, routed)           0.000     1.532    design_1_i/mypara2seri_0/inst/sreg_ff[19]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.249ns (42.068%)  route 0.343ns (57.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[2]
                         net (fo=1, routed)           0.343     1.488    design_1_i/mypara2seri_0/inst/s00_axis_tdata[2]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.533 r  design_1_i/mypara2seri_0/inst/sreg_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.533    design_1_i/mypara2seri_0/inst/sreg_ff[2]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.998%)  route 0.344ns (58.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[0]
                         net (fo=1, routed)           0.344     1.489    design_1_i/mypara2seri_0/inst/s00_axis_tdata[0]
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.045     1.534 r  design_1_i/mypara2seri_0/inst/sreg_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/mypara2seri_0/inst/sreg_ff[0]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.977%)  route 0.344ns (58.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.488ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.600     0.941    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.145 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOADO[12]
                         net (fo=1, routed)           0.344     1.489    design_1_i/mypara2seri_0/inst/s00_axis_tdata[12]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.534 r  design_1_i/mypara2seri_0/inst/sreg_ff[12]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_1_i/mypara2seri_0/inst/sreg_ff[12]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_pix_unbuf

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 0.854ns (17.597%)  route 3.999ns (82.403%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.874     7.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y90         LUT4 (Prop_lut4_I2_O)        0.150     7.491 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1/O
                         net (fo=1, routed)           0.340     7.830    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 0.821ns (17.769%)  route 3.799ns (82.231%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.965    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     7.082 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     7.597    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 0.821ns (17.769%)  route 3.799ns (82.231%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.965    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     7.082 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     7.597    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 0.821ns (17.769%)  route 3.799ns (82.231%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.965    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     7.082 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     7.597    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 0.821ns (17.801%)  route 3.791ns (82.199%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.965    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     7.082 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.508     7.589    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 0.821ns (17.801%)  route 3.791ns (82.199%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.965    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     7.082 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.508     7.589    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 0.704ns (16.817%)  route 3.482ns (83.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     7.163    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 0.704ns (16.817%)  route 3.482ns (83.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     7.163    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 0.704ns (16.817%)  route 3.482ns (83.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     7.163    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 0.704ns (16.817%)  route 3.482ns (83.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.669     2.977    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          2.478     5.911    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.124     6.035 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     6.343    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     7.163    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.062%)  route 0.904ns (82.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          0.904     1.946    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.991 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.991    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[5]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.186ns (17.062%)  route 0.904ns (82.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          0.904     1.946    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.991 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.991    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[7]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.190ns (17.365%)  route 0.904ns (82.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          0.904     1.946    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.049     1.995 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.995    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[8]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.192ns (17.516%)  route 0.904ns (82.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          0.904     1.946    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.051     1.997 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.997    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[6]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.352%)  route 1.026ns (84.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          1.026     2.067    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y90         LUT4 (Prop_lut4_I3_O)        0.045     2.112 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[3]_i_1_n_0
    SLICE_X33Y90         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y90         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.185ns (13.940%)  route 1.142ns (86.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          1.026     2.067    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.044     2.111 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1/O
                         net (fo=1, routed)           0.117     2.228    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.828     2.365    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_y_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.185ns (13.619%)  route 1.173ns (86.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.173     2.218    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/gpio_in[0]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.044     2.262 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_y_1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.262    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_y_1[4]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_y_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.823     2.360    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/clk_pix
    SLICE_X32Y86         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_y_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_x_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.186ns (13.682%)  route 1.173ns (86.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.173     2.218    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/gpio_in[0]
    SLICE_X32Y86         LUT3 (Prop_lut3_I2_O)        0.045     2.263 r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_x_1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.263    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_x_1[9]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_x_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.823     2.360    design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/clk_pix
    SLICE_X32Y86         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/score_inst/sprite_x_1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.186ns (12.532%)  route 1.298ns (87.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          1.042     2.084    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.045     2.129 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[9]_i_1/O
                         net (fo=1, routed)           0.256     2.385    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[9]_i_1_n_0
    SLICE_X32Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.231ns (14.979%)  route 1.311ns (85.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.618ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.560     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=10, routed)          1.042     2.084    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/gpio_in[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.129 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.121     2.249    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.294 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.148     2.443    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            ac_muten
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 4.994ns (60.086%)  route 3.318ns (39.914%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.770    ac_muten_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.542     8.312 r  ac_muten_OBUF_inst/O
                         net (fo=0)                   0.000     8.312    ac_muten
    P18                                                               r  ac_muten (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            ac_muten
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.463ns (61.588%)  route 0.913ns (38.412%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.913     1.133    ac_muten_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.243     2.376 r  ac_muten_OBUF_inst/O
                         net (fo=0)                   0.000     2.376    ac_muten
    P18                                                               r  ac_muten (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.146ns (49.685%)  route 4.198ns (50.315%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.656     2.964    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X17Y26         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=24, routed)          1.007     4.427    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X18Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.551 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           3.192     7.742    IIC_sda_iobuf/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566    11.308 r  IIC_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.308    IIC_sda_io
    N17                                                               r  IIC_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 4.142ns (55.071%)  route 3.379ns (44.929%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.665     2.973    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X18Y32         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.135     4.564    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X17Y29         LUT4 (Prop_lut4_I2_O)        0.124     4.688 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           2.244     6.932    IIC_scl_iobuf/T
    N18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562    10.495 r  IIC_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.495    IIC_scl_io
    N18                                                               r  IIC_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.033ns (50.306%)  route 1.020ns (49.694%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.554     0.895    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.148     1.207    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X17Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.252 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           0.872     2.124    IIC_scl_iobuf/T
    N18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.948 r  IIC_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.948    IIC_scl_io
    N18                                                               r  IIC_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IIC_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.033ns (40.026%)  route 1.548ns (59.974%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.553     0.894    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X16Y28         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=6, routed)           0.179     1.237    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X18Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.282 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           1.369     2.650    IIC_sda_iobuf/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.474 r  IIC_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.474    IIC_sda_io
    N17                                                               r  IIC_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.909ns  (logic 4.166ns (52.671%)  route 3.743ns (47.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.676     2.984    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/Q
                         net (fo=1, routed)           3.743     7.205    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.688    10.893 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000    10.893    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            ac_mclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 3.958ns (72.035%)  route 1.536ns (27.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677     2.985    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.751     3.059    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y11         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           1.536     5.051    ac_mclk_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         3.502     8.553 r  ac_mclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.553    ac_mclk[0]
    R17                                                               r  ac_mclk[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            ac_mclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.344ns (82.178%)  route 0.291ns (17.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.931    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y11         FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.291     1.363    ac_mclk_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         1.203     2.566 r  ac_mclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.566    ac_mclk[0]
    R17                                                               r  ac_mclk[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.416ns (50.637%)  route 1.380ns (49.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.903    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[31]/Q
                         net (fo=1, routed)           1.380     2.431    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.268     3.698 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pix_5x_unbuf
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 2.336ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.762     6.488    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.960 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     6.961    design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds_0
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     8.825 r  design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds/OB
                         net (fo=0)                   0.000     8.825    hdmi_tx_ch2_n
    A20                                                               r  hdmi_tx_ch2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.762     6.488    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.960 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     6.961    design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds_0
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     8.824 r  design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds/O
                         net (fo=0)                   0.000     8.824    hdmi_tx_ch2_p
    B19                                                               r  hdmi_tx_ch2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.763     6.489    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.961 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     6.962    design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds_0
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     8.821 r  design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds/OB
                         net (fo=0)                   0.000     8.821    hdmi_tx_ch1_n
    B20                                                               r  hdmi_tx_ch1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.763     6.489    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.961 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     6.962    design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds_0
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     8.820 r  design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds/O
                         net (fo=0)                   0.000     8.820    hdmi_tx_ch1_p
    C20                                                               r  hdmi_tx_ch1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 2.333ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.760     6.486    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.958 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     6.959    design_1_i/GraphicTop_0/inst/tmds_ch0/serial_out
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     8.820 r  design_1_i/GraphicTop_0/inst/tmds_ch0/tmds_obufds/OB
                         net (fo=0)                   0.000     8.820    hdmi_tx_ch0_n
    D20                                                               r  hdmi_tx_ch0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.760     6.486    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.958 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     6.959    design_1_i/GraphicTop_0/inst/tmds_ch0/serial_out
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     8.819 r  design_1_i/GraphicTop_0/inst/tmds_ch0/tmds_obufds/O
                         net (fo=0)                   0.000     8.819    hdmi_tx_ch0_p
    D19                                                               r  hdmi_tx_ch0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.744     6.470    design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.942 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     6.943    design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds_0
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841     8.784 r  design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds/OB
                         net (fo=0)                   0.000     8.784    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.865 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.625    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.726 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           1.744     6.470    design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.942 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     6.943    design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds_0
    H16                  OBUFDS (Prop_obufds_I_O)     1.840     8.783 r  design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds/O
                         net (fo=0)                   0.000     8.783    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.571     1.828    design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.005 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     2.006    design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds_0
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.795 r  design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds/O
                         net (fo=0)                   0.000     2.795    hdmi_tx_clk_p
    H16                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.571     1.828    design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/clk_hs
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y74         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.005 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     2.006    design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds_0
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.796 r  design_1_i/GraphicTop_0/inst/tmds_clk/tmds_obufds/OB
                         net (fo=0)                   0.000     2.796    hdmi_tx_clk_n
    H17                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.986ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.578     1.835    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.012 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     2.013    design_1_i/GraphicTop_0/inst/tmds_ch0/serial_out
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.822 r  design_1_i/GraphicTop_0/inst/tmds_ch0/tmds_obufds/O
                         net (fo=0)                   0.000     2.822    hdmi_tx_ch0_p
    D19                                                               r  hdmi_tx_ch0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.580     1.837    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.014 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     2.015    design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds_0
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.822 r  design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds/O
                         net (fo=0)                   0.000     2.822    hdmi_tx_ch1_p
    C20                                                               r  hdmi_tx_ch1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.578     1.835    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/clk_hs
    OLOGIC_X0Y92         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.012 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     2.013    design_1_i/GraphicTop_0/inst/tmds_ch0/serial_out
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.823 r  design_1_i/GraphicTop_0/inst/tmds_ch0/tmds_obufds/OB
                         net (fo=0)                   0.000     2.823    hdmi_tx_ch0_n
    D20                                                               r  hdmi_tx_ch0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.580     1.837    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/clk_hs
    OLOGIC_X0Y98         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.014 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     2.015    design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds_0
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.823 r  design_1_i/GraphicTop_0/inst/tmds_ch1/tmds_obufds/OB
                         net (fo=0)                   0.000     2.823    hdmi_tx_ch1_n
    B20                                                               r  hdmi_tx_ch1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.989ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.579     1.836    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.013 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     2.014    design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds_0
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.826 r  design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds/O
                         net (fo=0)                   0.000     2.826    hdmi_tx_ch2_p
    B19                                                               r  hdmi_tx_ch2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pix_5x_unbuf  {rise@0.000ns fall@1.345ns period=2.689ns})
  Destination:            hdmi_tx_ch2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.990ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_5x_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.232    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_5x_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.258 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk_5x/O
                         net (fo=8, routed)           0.579     1.836    design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/clk_hs
    OLOGIC_X0Y96         OSERDESE2                                    r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.013 r  design_1_i/GraphicTop_0/inst/dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     2.014    design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds_0
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.827 r  design_1_i/GraphicTop_0/inst/tmds_ch2/tmds_obufds/OB
                         net (fo=0)                   0.000     2.827    hdmi_tx_ch2_n
    A20                                                               r  hdmi_tx_ch2_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.677    12.985    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     9.447 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    11.207    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    12.985    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.546     0.887    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.167 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.887    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  feedback
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'feedback'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock feedback fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk_125m (IN)
                         net (fo=0)                   0.000    20.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.777    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    22.865 f  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    22.879    design_1_i/GraphicTop_0/inst/clock_pix_inst/feedback
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'feedback'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock feedback rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.750 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.755    design_1_i/GraphicTop_0/inst/clock_pix_inst/feedback
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.661ns  (logic 1.496ns (40.855%)  route 2.165ns (59.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IIC_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_sda_iobuf/IO
    N17                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  IIC_sda_iobuf/IBUF/O
                         net (fo=1, routed)           2.165     3.661    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.488     2.680    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.492ns (43.873%)  route 1.909ns (56.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  IIC_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_scl_iobuf/IO
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  IIC_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.909     3.401    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X21Y26         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.484     2.676    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X21Y26         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.260ns (22.897%)  route 0.875ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  IIC_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_scl_iobuf/IO
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  IIC_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.875     1.135    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X21Y26         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.815     1.185    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X21Y26         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.263ns (21.313%)  route 0.972ns (78.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IIC_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_sda_iobuf/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  IIC_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.972     1.236    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.819     1.189    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[12]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[13]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[8]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 1.589ns (23.901%)  route 5.059ns (76.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.851     6.648    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[9]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.589ns (24.601%)  route 4.870ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.662     6.458    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[24]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.589ns (24.601%)  route 4.870ns (75.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          4.207     5.672    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1/O
                         net (fo=32, routed)          0.662     6.458    design_1_i/mypara2seri_0/inst/sreg_ff[31]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        1.487     2.679    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -0.498 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.502     2.694    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X8Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_bclk
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/cnt4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.307ns (19.233%)  route 1.290ns (80.767%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  ac_bclk (IN)
                         net (fo=0)                   0.000     0.000    ac_bclk
    R19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ac_bclk_IBUF_inst/O
                         net (fo=2, routed)           1.290     1.555    design_1_i/mypara2seri_0/inst/bclk
    SLICE_X9Y34          LUT4 (Prop_lut4_I2_O)        0.042     1.597 r  design_1_i/mypara2seri_0/inst/cnt4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.597    design_1_i/mypara2seri_0/inst/cnt4[1]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.828     1.198    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[1]/C

Slack:                    inf
  Source:                 ac_bclk
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/cnt4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.310ns (19.384%)  route 1.290ns (80.616%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  ac_bclk (IN)
                         net (fo=0)                   0.000     0.000    ac_bclk
    R19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ac_bclk_IBUF_inst/O
                         net (fo=2, routed)           1.290     1.555    design_1_i/mypara2seri_0/inst/bclk
    SLICE_X9Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.600 r  design_1_i/mypara2seri_0/inst/cnt4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.600    design_1_i/mypara2seri_0/inst/cnt4[0]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.828     1.198    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y34          FDRE                                         r  design_1_i/mypara2seri_0/inst/cnt4_reg[0]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.278ns (14.976%)  route 1.577ns (85.024%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.577     1.810    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.855 r  design_1_i/mypara2seri_0/inst/sreg_ff[10]_i_1/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/mypara2seri_0/inst/sreg_ff[10]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[10]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.281ns (15.113%)  route 1.577ns (84.887%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.577     1.810    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.048     1.858 r  design_1_i/mypara2seri_0/inst/sreg_ff[11]_i_1/O
                         net (fo=1, routed)           0.000     1.858    design_1_i/mypara2seri_0/inst/sreg_ff[11]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[11]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.278ns (14.309%)  route 1.664ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.664     1.897    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.045     1.942 r  design_1_i/mypara2seri_0/inst/sreg_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/mypara2seri_0/inst/sreg_ff[6]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[6]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.278ns (14.294%)  route 1.666ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.666     1.899    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X7Y35          LUT3 (Prop_lut3_I1_O)        0.045     1.944 r  design_1_i/mypara2seri_0/inst/sreg_ff[22]_i_1/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/mypara2seri_0/inst/sreg_ff[22]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[22]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.282ns (14.485%)  route 1.664ns (85.515%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.664     1.897    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X6Y35          LUT3 (Prop_lut3_I1_O)        0.049     1.946 r  design_1_i/mypara2seri_0/inst/sreg_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/mypara2seri_0/inst/sreg_ff[7]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X6Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[7]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.282ns (14.470%)  route 1.666ns (85.530%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.666     1.899    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X7Y35          LUT3 (Prop_lut3_I1_O)        0.049     1.948 r  design_1_i/mypara2seri_0/inst/sreg_ff[23]_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/mypara2seri_0/inst/sreg_ff[23]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X7Y35          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[23]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.278ns (13.945%)  route 1.714ns (86.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.714     1.947    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  design_1_i/mypara2seri_0/inst/sreg_ff[14]_i_1/O
                         net (fo=1, routed)           0.000     1.992    design_1_i/mypara2seri_0/inst/sreg_ff[14]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[14]/C

Slack:                    inf
  Source:                 ac_pblrc
                            (input port)
  Destination:            design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.278ns (13.945%)  route 1.714ns (86.055%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  ac_pblrc (IN)
                         net (fo=0)                   0.000     0.000    ac_pblrc
    T19                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  ac_pblrc_IBUF_inst/O
                         net (fo=35, routed)          1.714     1.947    design_1_i/mypara2seri_0/inst/pblrc
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  design_1_i/mypara2seri_0/inst/sreg_ff[15]_i_1/O
                         net (fo=1, routed)           0.000     1.992    design_1_i/mypara2seri_0/inst/sreg_ff[15]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1566, routed)        0.812     1.182    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.829     1.199    design_1_i/mypara2seri_0/inst/clk96M
    SLICE_X9Y36          FDRE                                         r  design_1_i/mypara2seri_0/inst/sreg_ff_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pix_unbuf

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.154ns  (logic 2.134ns (29.830%)  route 5.020ns (70.170%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.874     6.665    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y90         LUT4 (Prop_lut4_I2_O)        0.150     6.815 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1/O
                         net (fo=1, routed)           0.340     7.154    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 2.101ns (30.356%)  route 4.820ns (69.644%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.288    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     6.405 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     6.921    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 2.101ns (30.356%)  route 4.820ns (69.644%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.288    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     6.405 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     6.921    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[2]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 2.101ns (30.356%)  route 4.820ns (69.644%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.288    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     6.405 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.516     6.921    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.485     5.841    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[4]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.913ns  (logic 2.101ns (30.393%)  route 4.812ns (69.607%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.288    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     6.405 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.508     6.913    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[10]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.913ns  (logic 2.101ns (30.393%)  route 4.812ns (69.607%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.498     6.288    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X35Y91         LUT2 (Prop_lut2_I1_O)        0.117     6.405 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1/O
                         net (fo=5, routed)           0.508     6.913    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y92         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[11]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.984ns (30.585%)  route 4.503ns (69.415%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     6.487    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.984ns (30.585%)  route 4.503ns (69.415%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     6.487    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.984ns (30.585%)  route 4.503ns (69.415%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     6.487    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.984ns (30.585%)  route 4.503ns (69.415%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.356    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124     3.480 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.812     4.293    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.124     4.417 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.819     5.235    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.359 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.308     5.667    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.791 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.696     6.487    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.666 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.265    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.356 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         1.486     5.842    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.000ns (0.000%)  route 0.773ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.773     0.773    design_1_i/GraphicTop_0/inst/clock_pix_inst/locked
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.858     2.395    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix
    SLICE_X40Y93         FDRE                                         r  design_1_i/GraphicTop_0/inst/clock_pix_inst/locked_sync_0_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.346ns (22.840%)  route 1.168ns (77.160%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.128     1.514    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X32Y89         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.826     2.363    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y89         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.391ns (21.850%)  route 1.398ns (78.150%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.358     1.744    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.789 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[3]_i_1_n_0
    SLICE_X33Y90         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y90         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[3]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.390ns (21.648%)  route 1.411ns (78.352%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.371     1.757    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.044     1.801 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.801    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[6]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[6]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.391ns (21.692%)  route 1.411ns (78.308%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.371     1.757    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[5]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[5]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.390ns (21.636%)  route 1.412ns (78.364%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.372     1.758    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.044     1.802 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[8]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[8]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.391ns (21.680%)  route 1.412ns (78.320%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.372     1.758    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.803 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[7]_i_1_n_0
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X33Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[7]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.390ns (20.461%)  route 1.516ns (79.539%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.359     1.745    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y90         LUT4 (Prop_lut4_I1_O)        0.044     1.789 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1/O
                         net (fo=1, routed)           0.117     1.905    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[0]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.828     2.365    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X34Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[0]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.389ns (19.521%)  route 1.603ns (80.479%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.307     1.693    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.043     1.736 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[9]_i_1/O
                         net (fo=1, routed)           0.256     1.992    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[9]_i_1_n_0
    SLICE_X32Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y91         FDSE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[9]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@6.723ns period=13.445ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.436ns (21.242%)  route 1.616ns (78.758%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.762     1.018    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/btn2
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.063 f  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5/O
                         net (fo=1, routed)           0.278     1.341    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_5_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/meet_note_i_1/O
                         net (fo=9, routed)           0.307     1.693    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y1
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.738 r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y[11]_i_4/O
                         net (fo=2, routed)           0.121     1.859    design_1_i/GraphicTop_0/inst/display_inst/sprite_y_reg[3]
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  design_1_i/GraphicTop_0/inst/display_inst/sprite_y[11]_i_2/O
                         net (fo=13, routed)          0.148     2.052    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_125m
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.508    design_1_i/GraphicTop_0/inst/clock_pix_inst/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  design_1_i/GraphicTop_0/inst/clock_pix_inst/bufg_clk/O
                         net (fo=133, routed)         0.827     2.364    design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/clk_pix
    SLICE_X32Y90         FDRE                                         r  design_1_i/GraphicTop_0/inst/gfx_inst/note_inst/sprite_y_reg[1]/C





