<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Design_2_LDPC_encoder_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_fifos</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_fifos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET_FIFOS.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET_FIFOS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">Design_2_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ldpc_core_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ldpc_core_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.CLK_DOMAIN">Design_2_ldpc_core_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LDPC_CORE_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>LDPC_encoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e991fa7c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e991fa7c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_LDPC_encoder_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e991fa7c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>LDPC_encoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:01777e6f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_LDPC_encoder_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:01777e6f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:48 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e991fa7c</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductLicenses</spirit:name>
            <spirit:value>sd_fec@2018.04(BOUGHT)</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_fifos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ldpc_core_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sel_code_rate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>end_of_frame</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>current_cr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>last_frame</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CORE_DATA_WIDTH</spirit:name>
        <spirit:displayName>Core Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CORE_DATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/new/Encoder_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/axis_data_fifo_1/axis_data_fifo_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/sd_fec_0/sd_fec_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/235b/sources_1/new/Input_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/235b/sources_1/new/LDPC_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Design_2_LDPC_encoder_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/ip/axis_data_fifo_1/axis_data_fifo_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/ip/sd_fec_0/sd_fec_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/235b/sources_1/new/Input_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/235b/sources_1/new/LDPC_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Design_2_LDPC_encoder_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Design_2_LDPC_encoder_0_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_LDPC_encoder_0_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_LDPC_encoder_0_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_LDPC_encoder_0_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_LDPC_encoder_0_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LDPC_encoder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CORE_DATA_WIDTH</spirit:name>
      <spirit:displayName>Core Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CORE_DATA_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Design_2_LDPC_encoder_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>LDPC_encoder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>26</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69568eb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c04d7bc_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340aa3ca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6354a4cb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@402ffd96_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc88bb3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c103a6b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aa4ef5b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52781588_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b8118aa_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@362b41c8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5b84e6_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54bf350a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5535511f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f9e51d5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cf077a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c784f1_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4edc1346_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d66860_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5da4d461_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c852c91_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6233b5ca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a03e14_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@724ea98c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2f3632_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f8cce89_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55a5457d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3779c1a8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a962ee3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506a6960_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d12d7ad_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25873e67_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd1c2a9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f0c1231_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d0f303_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f459244_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59913976_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e005de7_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ab4675_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43032c8e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4588c53_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@902793a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e92d76a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17c56638_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76014eca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d3eb193_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d0032_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fdbcef0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@691516bb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d56982_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d628268_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69ce2ae0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@428de739_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8f09d5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38163d0a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42cd31be_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bb636a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4919a309_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cce1d2_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@182aa17f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dce18fe_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f33bc64_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56cf8a6_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8a665d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7760aa21_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa51049_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2646a9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bd5bdc9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c35d321_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11f45a81_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a7159d7_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32d4fbe9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69126aca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac596e5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216f00e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f028532_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@398c5eba_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c94317_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8e2fa7_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30085e3d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb5f9bf_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b01e5ec_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1983c2c0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f0116e0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20c203e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3abb84e2_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19d9511a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16ec6b96_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@296376fe_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61bb235_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@206f50ad_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e48297b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c8606d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576c5204_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a9e6bcb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@156d2025_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3075653d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b5a557_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4e5796_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720a2c69_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32a9e91b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a875d45_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bb9b3eb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c6f0a2e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2620ff22_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b51141_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff6d1b4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b0f3c8a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f309995_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c9b8776_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d7da302_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b48b08_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b80065_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49314146_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1305d56d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4c2aa2_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c6c0287_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528a6f30_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d4dbae_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca2bd97_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ffd119a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9dd68ee_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12a00fe_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f2afe51_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63af6d17_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e920edd_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f20d386_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58294459_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@420bc478_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@446fb4f8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4184d7a3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c21b922_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@706a1fe4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2473a669_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698a11e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2903eb1c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3984291c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c525b26_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50043f27_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39dedf80_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c23331a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a226be_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@438030bf_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ab854f3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd1494f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31d83c28_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265a616_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b15a6e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b66100_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c109415_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cca5adb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24a8d0d0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b49893d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2df0a850_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605f2c60_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@559f19c0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e7da11_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bdb6e75_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e682f98_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49e6581c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a32de13_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca0417b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e9b96f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0164a1_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@81113fe_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e0992c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d8fa8f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279fbdf7_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@568562a0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c9437e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f728dce_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc03306_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f93086e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dff9238_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ac2577a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@101c1efc_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250b1d5c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a4af9a6_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c02a1ed_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43cd0eb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@146a183f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b6bf26d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e75b2a0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db7a743_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d044c65_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b16534a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@178e636c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659d9167_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a98618f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@662dd076_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd93cd8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1092b577_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@247a191d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bb41bfc_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702da288_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18c4b1e9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@182ed35d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302742a8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af2fb09_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb26a3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@632979be_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d6b6ff4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@385ca00c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27d8eada_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d042113_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@402683ca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ae7a839_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bdbc442_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30959360_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1390e870_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d034d3d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3705853a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d32ae8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2abc04_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3faabd_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd7a45e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a752bf3_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a667702_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22cf5e4d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346453a1_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@139476ea_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@439d39ba_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@534632ca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b63cfc_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14d07582_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be28105_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@766b0c89_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5995738a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763f7b4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de2f4aa_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5717be82_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31054ae2_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d399d08_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b31e6e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48d358c8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b26509_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ff9fa0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464d43fb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@533e0b0a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64f82cdb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a21ff8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@680245b4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0d551a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76f6b7f6_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b7176e_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2469fbb8_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dd27b79_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2989c2e2_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@551790d1_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448a9d12_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738afa15_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b152cb_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18935655_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e21dac9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6736aaa7_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.LDPC_CORE_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET_FIFOS.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c3d41215"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="63cedb25"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="59b5f9fd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="577ab023"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9b323fda"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
