"""
=========================
Combined independent nets
=========================

This example combines independent nets of the module to a
single multipin cable (Bux)

**Initial Design**

.. image:: ../auto_sample_verilog/basic_hierarchy.svg
    :align: center

"""

from os import path
import spydrnet as sdn
import spydrnet_physical as sdnphy

# TODO
print("NotImplemented")
