
*** Running vivado
    with args -log lab0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab0_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab0_wrapper.tcl -notrace
Command: synth_design -top lab0_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18974 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1135.645 ; gain = 37.996 ; free physical = 271 ; free virtual = 1996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab0_wrapper' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:94]
INFO: [Synth 8-638] synthesizing module 'dff' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:36]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:36]
INFO: [Synth 8-638] synthesizing module 'jkff1' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:51]
INFO: [Synth 8-256] done synthesizing module 'jkff1' (2#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:51]
INFO: [Synth 8-638] synthesizing module 'mux2' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:72]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder4bit' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/adder.v:41]
INFO: [Synth 8-638] synthesizing module 'structuralFullAdder' [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/adder.v:21]
INFO: [Synth 8-256] done synthesizing module 'structuralFullAdder' (4#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/adder.v:21]
INFO: [Synth 8-256] done synthesizing module 'FullAdder4bit' (5#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/adder.v:41]
INFO: [Synth 8-256] done synthesizing module 'lab0_wrapper' (6#1) [/home/comparch/Lab0/lab0.srcs/sources_1/imports/Lab0/lab0_wrapper.v:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.145 ; gain = 79.496 ; free physical = 280 ; free virtual = 2007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1177.145 ; gain = 79.496 ; free physical = 280 ; free virtual = 2008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/Lab0/lab0.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/comparch/Lab0/lab0.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comparch/Lab0/lab0.srcs/constrs_1/imports/comparch/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab0_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab0_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1454.352 ; gain = 0.000 ; free physical = 68 ; free virtual = 1754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 153 ; free virtual = 1839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 153 ; free virtual = 1839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 154 ; free virtual = 1841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:49 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 146 ; free virtual = 1832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jkff1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module structuralFullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module FullAdder4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 130 ; free virtual = 1819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:02:44 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 63 ; free virtual = 1699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:44 . Memory (MB): peak = 1454.352 ; gain = 356.703 ; free physical = 62 ; free virtual = 1699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:02:44 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |FDRE |     9|
|7     |IBUF |     9|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    31|
|2     |  opA_mem |dff    |     9|
|3     |  opB_mem |dff_0  |     6|
|4     |  src_sel |jkff1  |     2|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:02:48 . Memory (MB): peak = 1470.367 ; gain = 372.719 ; free physical = 104 ; free virtual = 1697
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:02:07 . Memory (MB): peak = 1470.367 ; gain = 95.512 ; free physical = 163 ; free virtual = 1756
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:02:49 . Memory (MB): peak = 1470.375 ; gain = 372.719 ; free physical = 165 ; free virtual = 1759
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:57 . Memory (MB): peak = 1470.375 ; gain = 385.312 ; free physical = 132 ; free virtual = 1726
INFO: [Common 17-1381] The checkpoint '/home/comparch/Lab0/lab0.runs/synth_1/lab0_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.375 ; gain = 0.000 ; free physical = 123 ; free virtual = 1726
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 16:14:17 2017...
