{"Source Block": ["oh/elink/hdl/ecfg_if.v@60:70@HdlIdDef", "   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   \n   //regs;\n   reg \t\t access_out;   \n   reg [31:0] \t dstaddr_out;\n   reg [31:0] \t data_out;   \n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@54:64", "   output [PW-1:0]   packet_out;\n   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n"], ["oh/elink/hdl/ecfg_if.v@58:68", "   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   \n   //regs;\n   reg \t\t access_out;   \n"], ["oh/elink/hdl/ecfg_if.v@57:67", "   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   \n   //regs;\n"], ["oh/elink/hdl/ecfg_if.v@56:66", "   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   \n"], ["oh/elink/hdl/ecfg_if.v@55:65", "   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n"], ["oh/elink/hdl/ecfg_if.v@64:74", "   wire \t mi_rd;\n   wire \t access_forward;\n   \n   //regs;\n   reg \t\t access_out;   \n   reg [31:0] \t dstaddr_out;\n   reg [31:0] \t data_out;   \n   reg [31:0] \t srcaddr_out;\n   reg [1:0] \t datamode_out;\n   reg [3:0] \t ctrlmode_out;\n   reg \t\t write_out;\n"], ["oh/elink/hdl/ecfg_if.v@59:69", "   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   \n   //regs;\n   reg \t\t access_out;   \n   reg [31:0] \t dstaddr_out;\n"], ["oh/elink/hdl/ecfg_if.v@53:63", "   output \t     access_out;\n   output [PW-1:0]   packet_out;\n   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n"]], "Diff Content": {"Delete": [], "Add": [[65, "   wire \t rx_sel;\n"]]}}