{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602901882096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602901882124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 21:31:21 2020 " "Processing started: Fri Oct 16 21:31:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602901882124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901882124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_week2_final -c lab6_week2_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_week2_final -c lab6_week2_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901882124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602901888515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602901888515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "Lab6provided_fa2020/test_memory.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab6provided_fa2020/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Lab6provided_fa2020/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929359 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Lab6provided_fa2020/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929359 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Lab6provided_fa2020/synchronizers.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "Lab6provided_fa2020/slc3_testtop.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "Lab6provided_fa2020/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602901929374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "Lab6provided_fa2020/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602901929374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "Lab6provided_fa2020/slc3_sramtop.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file lab6provided_fa2020/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "Lab6provided_fa2020/SLC3_2.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "Lab6provided_fa2020/slc3.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "Lab6provided_fa2020/memory_contents.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Lab6provided_fa2020/Mem2IO.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "Lab6provided_fa2020/ISDU.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6provided_fa2020/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6provided_fa2020/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Lab6provided_fa2020/Instantiateram.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1602901929453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state.sv(57) " "Verilog HDL warning at tri_state.sv(57): extended using \"x\" or \"z\"" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1602901929453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.sv 2 2 " "Found 2 design units, including 2 entities, in source file tri_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1_tri " "Found entity 2: mux4to1_tri" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 4 4 " "Found 4 design units, including 4 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "reg_file.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1_3bits " "Found entity 2: mux2to1_3bits" {  } { { "reg_file.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8to1 " "Found entity 3: mux8to1" {  } { { "reg_file.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "reg_file.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_lab6 " "Found entity 1: testbench_lab6" {  } { { "testbench_lab6.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/testbench_lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben_element.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben_element.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ben_element " "Found entity 1: ben_element" {  } { { "ben_element.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602901929546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901929546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602901929719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "Lab6provided_fa2020/slc3_testtop.sv" "button_sync\[0\]" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "Lab6provided_fa2020/slc3_testtop.sv" "slc" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_driver3\"" {  } { { "Lab6provided_fa2020/slc3.sv" "hex_driver3" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "Lab6provided_fa2020/slc3.sv" "d0" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile slc3:slc\|datapath:d0\|regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:register_file\"" {  } { { "datapath.sv" "register_file" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bits slc3:slc\|datapath:d0\|regfile:register_file\|mux2to1_3bits:DRMUX_in_regfile " "Elaborating entity \"mux2to1_3bits\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:register_file\|mux2to1_3bits:DRMUX_in_regfile\"" {  } { { "reg_file.sv" "DRMUX_in_regfile" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder slc3:slc\|datapath:d0\|regfile:register_file\|decoder:decoder_load " "Elaborating entity \"decoder\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:register_file\|decoder:decoder_load\"" {  } { { "reg_file.sv" "decoder_load" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|regfile:register_file\|reg_16:R0_in_regfile " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:register_file\|reg_16:R0_in_regfile\"" {  } { { "reg_file.sv" "R0_in_regfile" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 slc3:slc\|datapath:d0\|regfile:register_file\|mux8to1:SR1_8to1mux " "Elaborating entity \"mux8to1\" for hierarchy \"slc3:slc\|datapath:d0\|regfile:register_file\|mux8to1:SR1_8to1mux\"" {  } { { "reg_file.sv" "SR1_8to1mux" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 slc3:slc\|datapath:d0\|mux2to1:SR2_MUX " "Elaborating entity \"mux2to1\" for hierarchy \"slc3:slc\|datapath:d0\|mux2to1:SR2_MUX\"" {  } { { "datapath.sv" "SR2_MUX" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|datapath:d0\|ALU:ALU_ELE " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|datapath:d0\|ALU:ALU_ELE\"" {  } { { "datapath.sv" "ALU_ELE" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 slc3:slc\|datapath:d0\|mux4to1:ADDR2_MUX " "Elaborating entity \"mux4to1\" for hierarchy \"slc3:slc\|datapath:d0\|mux4to1:ADDR2_MUX\"" {  } { { "datapath.sv" "ADDR2_MUX" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state slc3:slc\|datapath:d0\|tri_state:bus " "Elaborating entity \"tri_state\" for hierarchy \"slc3:slc\|datapath:d0\|tri_state:bus\"" {  } { { "datapath.sv" "bus" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_tri slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT " "Elaborating entity \"mux4to1_tri\" for hierarchy \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\"" {  } { { "tri_state.sv" "BUS_SELECT" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ben_element slc3:slc\|datapath:d0\|ben_element:BEN1 " "Elaborating entity \"ben_element\" for hierarchy \"slc3:slc\|datapath:d0\|ben_element:BEN1\"" {  } { { "datapath.sv" "BEN1" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "Lab6provided_fa2020/slc3.sv" "memory_subsystem" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "Lab6provided_fa2020/slc3.sv" "state_controller" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "Lab6provided_fa2020/slc3_testtop.sv" "mem" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929859 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "Lab6provided_fa2020/test_memory.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602901929859 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "Lab6provided_fa2020/test_memory.sv" "parser" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901929874 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ben_element:BEN1\|P " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ben_element:BEN1\|P\" feeding internal logic into a wire" {  } { { "ben_element.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ben_element:BEN1\|Z " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ben_element:BEN1\|Z\" feeding internal logic into a wire" {  } { { "ben_element.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|ben_element:BEN1\|N " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|ben_element:BEN1\|N\" feeding internal logic into a wire" {  } { { "ben_element.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[0\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[0\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[1\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[1\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[2\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[2\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[3\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[3\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[4\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[4\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[5\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[5\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[6\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[6\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[7\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[7\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[8\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[8\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[9\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[9\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[10\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[10\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[11\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[11\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[12\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[12\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[13\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[13\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[14\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[14\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[15\] " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|tri_state:bus\|mux4to1_tri:BUS_SELECT\|out\[15\]\" feeding internal logic into a wire" {  } { { "tri_state.sv" "" { Text "C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602901930454 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1602901930454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602901933547 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602901934874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/lab6_week2_final/output_files/lab6_week2_final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/lab6_week2_final/output_files/lab6_week2_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901935343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602901935954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602901935954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "767 " "Implemented 767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602901936188 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602901936188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "716 " "Implemented 716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602901936188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602901936188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602901936265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 21:32:16 2020 " "Processing ended: Fri Oct 16 21:32:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602901936265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602901936265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602901936265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602901936265 ""}
