/*
 * Copyright (C) 2014-2019 Daniel Rossier <daniel.rossier@heig-vd.ch>
 * Copyright (C) 2021 Nicolas MÃ¼ller <nicolas.muller1@heig-vd.ch>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 *
 */

#ifndef ARM_TIMER_H
#define ARM_TIMER_H

#include <types.h>

#include <asm/processor.h>

#define ARCH_TIMER_PHYS_ACCESS		0
#define ARCH_TIMER_VIRT_ACCESS		1
#define ARCH_TIMER_MEM_PHYS_ACCESS	2
#define ARCH_TIMER_MEM_VIRT_ACCESS	3

#define ARCH_TIMER_CTRL_ENABLE		(1 << 0)
#define ARCH_TIMER_CTRL_IT_MASK		(1 << 1)
#define ARCH_TIMER_CTRL_IT_STAT		(1 << 2)

enum arch_timer_reg {
	ARCH_TIMER_REG_CTRL,
	ARCH_TIMER_REG_TVAL,
};

/*
 * These register accessors are marked inline so the compiler can
 * nicely work out which register we want, and chuck away the rest of
 * the code. At least it does so with a recent GCC (4.6.3).
 */
static inline void arch_timer_reg_write_cp15(int access, enum arch_timer_reg reg, u32 val)
{
//	if (access == ARCH_TIMER_PHYS_ACCESS) {
//		switch (reg) {
//		case ARCH_TIMER_REG_CTRL:
//			asm volatile("mcr p15, 0, %0, c14, c2, 1" : : "r" (val));
//			break;
//		case ARCH_TIMER_REG_TVAL:
//			asm volatile("mcr p15, 0, %0, c14, c2, 0" : : "r" (val));
//			break;
//		}
//	} else if (access == ARCH_TIMER_VIRT_ACCESS) {
//		switch (reg) {
//		case ARCH_TIMER_REG_CTRL:
//			asm volatile("mcr p15, 0, %0, c14, c3, 1" : : "r" (val));
//			break;
//		case ARCH_TIMER_REG_TVAL:
//			asm volatile("mcr p15, 0, %0, c14, c3, 0" : : "r" (val));
//			break;
//		}
//	}
//
//	isb();
}

static inline u32 arch_timer_reg_read_cp15(int access, enum arch_timer_reg reg)
{
	u32 val = 0;

//	if (access == ARCH_TIMER_PHYS_ACCESS) {
//		switch (reg) {
//		case ARCH_TIMER_REG_CTRL:
//			asm volatile("mrc p15, 0, %0, c14, c2, 1" : "=r" (val));
//			break;
//		case ARCH_TIMER_REG_TVAL:
//			asm volatile("mrc p15, 0, %0, c14, c2, 0" : "=r" (val));
//			break;
//		}
//	} else if (access == ARCH_TIMER_VIRT_ACCESS) {
//		switch (reg) {
//		case ARCH_TIMER_REG_CTRL:
//			asm volatile("mrc p15, 0, %0, c14, c3, 1" : "=r" (val));
//			break;
//		case ARCH_TIMER_REG_TVAL:
//			asm volatile("mrc p15, 0, %0, c14, c3, 0" : "=r" (val));
//			break;
//		}
//	}

	return val;
}

static inline u32 arch_timer_get_cntfrq(void)
{
	u32 val;
//	asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (val));
	return val;
}

static inline u64 arch_counter_get_cntvct(void)
{
	u64 cval;

	isb();
//	asm volatile("mrrc p15, 1, %Q0, %R0, c14" : "=r" (cval));
	return cval;
}

static inline u32 arch_timer_get_cntkctl(void)
{
	u32 cntkctl;
//	asm volatile("mrc p15, 0, %0, c14, c1, 0" : "=r" (cntkctl));
	return cntkctl;
}

static inline void arch_timer_set_cntkctl(u32 cntkctl)
{
//	asm volatile("mcr p15, 0, %0, c14, c1, 0" : : "r" (cntkctl));
}



#endif /* ARM_TIMER_H */

