#[doc = "Register `PCF0` reader"]
pub type R = crate::R<PCF0_SPEC>;
#[doc = "Register `PCF0` writer"]
pub type W = crate::W<PCF0_SPEC>;
#[doc = "Field `SPI0_REMAP` reader - SPI0 remapping"]
pub type SPI0_REMAP_R = crate::BitReader;
#[doc = "Field `SPI0_REMAP` writer - SPI0 remapping"]
pub type SPI0_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `I2C0_REMAP` reader - I2C0 remapping"]
pub type I2C0_REMAP_R = crate::BitReader;
#[doc = "Field `I2C0_REMAP` writer - I2C0 remapping"]
pub type I2C0_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `USART0_REMAP` reader - USART0 remapping"]
pub type USART0_REMAP_R = crate::BitReader;
#[doc = "Field `USART0_REMAP` writer - USART0 remapping"]
pub type USART0_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `USART1_REMAP` reader - USART1 remapping"]
pub type USART1_REMAP_R = crate::BitReader;
#[doc = "Field `USART1_REMAP` writer - USART1 remapping"]
pub type USART1_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `USART2_REMAP` reader - USART2 remapping"]
pub type USART2_REMAP_R = crate::FieldReader;
#[doc = "Field `USART2_REMAP` writer - USART2 remapping"]
pub type USART2_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `TIMER0_REMAP` reader - TIMER0 remapping"]
pub type TIMER0_REMAP_R = crate::FieldReader;
#[doc = "Field `TIMER0_REMAP` writer - TIMER0 remapping"]
pub type TIMER0_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `TIMER1_REMAP` reader - TIMER1 remapping"]
pub type TIMER1_REMAP_R = crate::FieldReader;
#[doc = "Field `TIMER1_REMAP` writer - TIMER1 remapping"]
pub type TIMER1_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `TIMER2_REMAP` reader - TIMER2 remapping"]
pub type TIMER2_REMAP_R = crate::FieldReader;
#[doc = "Field `TIMER2_REMAP` writer - TIMER2 remapping"]
pub type TIMER2_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `TIMER3_REMAP` reader - TIMER3 remapping"]
pub type TIMER3_REMAP_R = crate::BitReader;
#[doc = "Field `TIMER3_REMAP` writer - TIMER3 remapping"]
pub type TIMER3_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CAN_REMAP` reader - CAN interface remapping"]
pub type CAN_REMAP_R = crate::FieldReader;
#[doc = "Field `CAN_REMAP` writer - CAN interface remapping"]
pub type CAN_REMAP_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 2, O>;
#[doc = "Field `PD01_REMAP` reader - Port D0/Port D1 mapping on OSC_IN/OSC_OUT"]
pub type PD01_REMAP_R = crate::BitReader;
#[doc = "Field `PD01_REMAP` writer - Port D0/Port D1 mapping on OSC_IN/OSC_OUT"]
pub type PD01_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `TIMER4CH3_IREMAP` reader - TIMER4 channel3 internal remapping"]
pub type TIMER4CH3_IREMAP_R = crate::BitReader;
#[doc = "Field `TIMER4CH3_IREMAP` writer - TIMER4 channel3 internal remapping"]
pub type TIMER4CH3_IREMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ADC0_ETRGINJ_REMAP` reader - ADC 0 external trigger injected conversion remapping"]
pub type ADC0_ETRGINJ_REMAP_R = crate::BitReader;
#[doc = "Field `ADC0_ETRGINJ_REMAP` writer - ADC 0 external trigger injected conversion remapping"]
pub type ADC0_ETRGINJ_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ADC0_ETRGREG_REMAP` reader - ADC 0 external trigger regular conversion remapping"]
pub type ADC0_ETRGREG_REMAP_R = crate::BitReader;
#[doc = "Field `ADC0_ETRGREG_REMAP` writer - ADC 0 external trigger regular conversion remapping"]
pub type ADC0_ETRGREG_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ADC1_ETRGINJ_REMAP` reader - ADC 1 external trigger injected conversion remapping"]
pub type ADC1_ETRGINJ_REMAP_R = crate::BitReader;
#[doc = "Field `ADC1_ETRGINJ_REMAP` writer - ADC 1 external trigger injected conversion remapping"]
pub type ADC1_ETRGINJ_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `ADC1_ETRGREG_REMAP` reader - ADC 1 external trigger regular conversion remapping"]
pub type ADC1_ETRGREG_REMAP_R = crate::BitReader;
#[doc = "Field `ADC1_ETRGREG_REMAP` writer - ADC 1 external trigger regular conversion remapping"]
pub type ADC1_ETRGREG_REMAP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SWJ_CFG` reader - Serial wire JTAG configuration"]
pub type SWJ_CFG_R = crate::FieldReader;
#[doc = "Field `SWJ_CFG` writer - Serial wire JTAG configuration"]
pub type SWJ_CFG_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 3, O>;
impl R {
    #[doc = "Bit 0 - SPI0 remapping"]
    #[inline(always)]
    pub fn spi0_remap(&self) -> SPI0_REMAP_R {
        SPI0_REMAP_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - I2C0 remapping"]
    #[inline(always)]
    pub fn i2c0_remap(&self) -> I2C0_REMAP_R {
        I2C0_REMAP_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - USART0 remapping"]
    #[inline(always)]
    pub fn usart0_remap(&self) -> USART0_REMAP_R {
        USART0_REMAP_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - USART1 remapping"]
    #[inline(always)]
    pub fn usart1_remap(&self) -> USART1_REMAP_R {
        USART1_REMAP_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bits 4:5 - USART2 remapping"]
    #[inline(always)]
    pub fn usart2_remap(&self) -> USART2_REMAP_R {
        USART2_REMAP_R::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - TIMER0 remapping"]
    #[inline(always)]
    pub fn timer0_remap(&self) -> TIMER0_REMAP_R {
        TIMER0_REMAP_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - TIMER1 remapping"]
    #[inline(always)]
    pub fn timer1_remap(&self) -> TIMER1_REMAP_R {
        TIMER1_REMAP_R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - TIMER2 remapping"]
    #[inline(always)]
    pub fn timer2_remap(&self) -> TIMER2_REMAP_R {
        TIMER2_REMAP_R::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bit 12 - TIMER3 remapping"]
    #[inline(always)]
    pub fn timer3_remap(&self) -> TIMER3_REMAP_R {
        TIMER3_REMAP_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bits 13:14 - CAN interface remapping"]
    #[inline(always)]
    pub fn can_remap(&self) -> CAN_REMAP_R {
        CAN_REMAP_R::new(((self.bits >> 13) & 3) as u8)
    }
    #[doc = "Bit 15 - Port D0/Port D1 mapping on OSC_IN/OSC_OUT"]
    #[inline(always)]
    pub fn pd01_remap(&self) -> PD01_REMAP_R {
        PD01_REMAP_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - TIMER4 channel3 internal remapping"]
    #[inline(always)]
    pub fn timer4ch3_iremap(&self) -> TIMER4CH3_IREMAP_R {
        TIMER4CH3_IREMAP_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - ADC 0 external trigger injected conversion remapping"]
    #[inline(always)]
    pub fn adc0_etrginj_remap(&self) -> ADC0_ETRGINJ_REMAP_R {
        ADC0_ETRGINJ_REMAP_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - ADC 0 external trigger regular conversion remapping"]
    #[inline(always)]
    pub fn adc0_etrgreg_remap(&self) -> ADC0_ETRGREG_REMAP_R {
        ADC0_ETRGREG_REMAP_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ADC 1 external trigger injected conversion remapping"]
    #[inline(always)]
    pub fn adc1_etrginj_remap(&self) -> ADC1_ETRGINJ_REMAP_R {
        ADC1_ETRGINJ_REMAP_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ADC 1 external trigger regular conversion remapping"]
    #[inline(always)]
    pub fn adc1_etrgreg_remap(&self) -> ADC1_ETRGREG_REMAP_R {
        ADC1_ETRGREG_REMAP_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bits 24:26 - Serial wire JTAG configuration"]
    #[inline(always)]
    pub fn swj_cfg(&self) -> SWJ_CFG_R {
        SWJ_CFG_R::new(((self.bits >> 24) & 7) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - SPI0 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn spi0_remap(&mut self) -> SPI0_REMAP_W<PCF0_SPEC, 0> {
        SPI0_REMAP_W::new(self)
    }
    #[doc = "Bit 1 - I2C0 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn i2c0_remap(&mut self) -> I2C0_REMAP_W<PCF0_SPEC, 1> {
        I2C0_REMAP_W::new(self)
    }
    #[doc = "Bit 2 - USART0 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn usart0_remap(&mut self) -> USART0_REMAP_W<PCF0_SPEC, 2> {
        USART0_REMAP_W::new(self)
    }
    #[doc = "Bit 3 - USART1 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn usart1_remap(&mut self) -> USART1_REMAP_W<PCF0_SPEC, 3> {
        USART1_REMAP_W::new(self)
    }
    #[doc = "Bits 4:5 - USART2 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn usart2_remap(&mut self) -> USART2_REMAP_W<PCF0_SPEC, 4> {
        USART2_REMAP_W::new(self)
    }
    #[doc = "Bits 6:7 - TIMER0 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_remap(&mut self) -> TIMER0_REMAP_W<PCF0_SPEC, 6> {
        TIMER0_REMAP_W::new(self)
    }
    #[doc = "Bits 8:9 - TIMER1 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_remap(&mut self) -> TIMER1_REMAP_W<PCF0_SPEC, 8> {
        TIMER1_REMAP_W::new(self)
    }
    #[doc = "Bits 10:11 - TIMER2 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_remap(&mut self) -> TIMER2_REMAP_W<PCF0_SPEC, 10> {
        TIMER2_REMAP_W::new(self)
    }
    #[doc = "Bit 12 - TIMER3 remapping"]
    #[inline(always)]
    #[must_use]
    pub fn timer3_remap(&mut self) -> TIMER3_REMAP_W<PCF0_SPEC, 12> {
        TIMER3_REMAP_W::new(self)
    }
    #[doc = "Bits 13:14 - CAN interface remapping"]
    #[inline(always)]
    #[must_use]
    pub fn can_remap(&mut self) -> CAN_REMAP_W<PCF0_SPEC, 13> {
        CAN_REMAP_W::new(self)
    }
    #[doc = "Bit 15 - Port D0/Port D1 mapping on OSC_IN/OSC_OUT"]
    #[inline(always)]
    #[must_use]
    pub fn pd01_remap(&mut self) -> PD01_REMAP_W<PCF0_SPEC, 15> {
        PD01_REMAP_W::new(self)
    }
    #[doc = "Bit 16 - TIMER4 channel3 internal remapping"]
    #[inline(always)]
    #[must_use]
    pub fn timer4ch3_iremap(&mut self) -> TIMER4CH3_IREMAP_W<PCF0_SPEC, 16> {
        TIMER4CH3_IREMAP_W::new(self)
    }
    #[doc = "Bit 17 - ADC 0 external trigger injected conversion remapping"]
    #[inline(always)]
    #[must_use]
    pub fn adc0_etrginj_remap(&mut self) -> ADC0_ETRGINJ_REMAP_W<PCF0_SPEC, 17> {
        ADC0_ETRGINJ_REMAP_W::new(self)
    }
    #[doc = "Bit 18 - ADC 0 external trigger regular conversion remapping"]
    #[inline(always)]
    #[must_use]
    pub fn adc0_etrgreg_remap(&mut self) -> ADC0_ETRGREG_REMAP_W<PCF0_SPEC, 18> {
        ADC0_ETRGREG_REMAP_W::new(self)
    }
    #[doc = "Bit 19 - ADC 1 external trigger injected conversion remapping"]
    #[inline(always)]
    #[must_use]
    pub fn adc1_etrginj_remap(&mut self) -> ADC1_ETRGINJ_REMAP_W<PCF0_SPEC, 19> {
        ADC1_ETRGINJ_REMAP_W::new(self)
    }
    #[doc = "Bit 20 - ADC 1 external trigger regular conversion remapping"]
    #[inline(always)]
    #[must_use]
    pub fn adc1_etrgreg_remap(&mut self) -> ADC1_ETRGREG_REMAP_W<PCF0_SPEC, 20> {
        ADC1_ETRGREG_REMAP_W::new(self)
    }
    #[doc = "Bits 24:26 - Serial wire JTAG configuration"]
    #[inline(always)]
    #[must_use]
    pub fn swj_cfg(&mut self) -> SWJ_CFG_W<PCF0_SPEC, 24> {
        SWJ_CFG_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "AFIO port configuration register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pcf0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pcf0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PCF0_SPEC;
impl crate::RegisterSpec for PCF0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pcf0::R`](R) reader structure"]
impl crate::Readable for PCF0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`pcf0::W`](W) writer structure"]
impl crate::Writable for PCF0_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets PCF0 to value 0"]
impl crate::Resettable for PCF0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
