
---------- Begin Simulation Statistics ----------
simSeconds                                   0.910799                       # Number of seconds simulated (Second)
simTicks                                 910798769500                       # Number of ticks simulated (Tick)
finalTick                                910798769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  10959.58                       # Real time elapsed on the host (Second)
hostTickRate                                 83105247                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8732564                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1841914435                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    91244                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     168064                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1821597540                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1926087761                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1341                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2183274774                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1186739                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             84174619                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         150126727                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1251                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1821512657                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.198605                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.985030                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1174347812     64.47%     64.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 143213967      7.86%     72.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 122076605      6.70%     79.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  85310206      4.68%     83.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 103675121      5.69%     89.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  92011043      5.05%     94.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  53364059      2.93%     97.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  35073826      1.93%     99.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  12440018      0.68%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1821512657                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23620306     29.16%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      8      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      7      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     29.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               57131755     70.54%     99.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                234668      0.29%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1843      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              282      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2480778      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1478517042     67.72%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4389857      0.20%     68.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       5716556      0.26%     68.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       618309      0.03%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          160      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8124      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          110      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1329355      0.06%     68.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4298753      0.20%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4064      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            2      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    572810851     26.24%     94.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    110900881      5.08%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1813605      0.08%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       386323      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2183274774                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.198549                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            80988870                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037095                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               6252463755                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2000687090                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1884825556                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  17774057                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9595103                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          8782784                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  2252894791                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      8888075                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        2178917275                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     573725060                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   4357497                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          684561205                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      253920854                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    110836145                       # Number of stores executed (Count)
system.cpu.numRate                           1.196157                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             935                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           84883                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1841914435                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.821598                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.821598                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.548969                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.548969                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2628875613                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1342364754                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    12949555                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7078534                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                  1306948412                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  595313076                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1181957847                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       90                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      296104203                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     112721986                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     12282212                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      7568118                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               265768773                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         211218557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2436476                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             84536133                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                83970487                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.993309                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                17330441                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                382                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups        13968531                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits           13841302                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           127229                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        11834                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        84038181                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              90                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2227274                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1809678901                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.017813                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.240488                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1344689721     74.31%     74.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       141207852      7.80%     82.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        50129363      2.77%     84.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        68756777      3.80%     88.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        32945078      1.82%     90.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        20476649      1.13%     91.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        20826694      1.15%     92.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        10120331      0.56%     93.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       120526436      6.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1809678901                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1841914435                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   390538431                       # Number of memory references committed (Count)
system.cpu.commit.loads                     282238775                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  248273719                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    8642579                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1832222161                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls              15895359                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2313112      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1433048169     77.80%     77.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4170491      0.23%     78.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      5679779      0.31%     78.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       611083      0.03%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          160      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         8120      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           64      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1295816      0.07%     78.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4245144      0.23%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         4060      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    280565488     15.23%     94.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    107920248      5.86%     99.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1673287      0.09%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       379408      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1841914435                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     120526436                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      306226554                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         306226554                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     306226554                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        306226554                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     54684725                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        54684725                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     54684725                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       54684725                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3458331767410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3458331767410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3458331767410                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3458331767410                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    360911279                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     360911279                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    360911279                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    360911279                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.151518                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.151518                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.151518                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.151518                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63241.275647                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63241.275647                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63241.275647                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63241.275647                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1116564534                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          389                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     29043150                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      38.445022                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   129.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2173500                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2173500                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20800203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20800203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20800203                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20800203                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     33884522                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     33884522                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     33884522                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     33884522                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2576626191918                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2576626191918                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2576626191918                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2576626191918                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.093886                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.093886                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.093886                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.093886                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76041.391167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76041.391167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76041.391167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76041.391167                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               33884009                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    199318317                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       199318317                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     53293301                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      53293301                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 3361073887000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3361073887000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    252611618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    252611618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.210969                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.210969                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63067.474222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63067.474222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     20795860                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     20795860                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     32497441                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     32497441                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 2480860415000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 2480860415000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.128646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.128646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76340.177524                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76340.177524                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    106908237                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      106908237                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1391424                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1391424                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  97257880410                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  97257880410                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    108299661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    108299661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012848                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012848                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 69898.090309                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 69898.090309                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4343                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4343                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1387081                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1387081                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  95765776918                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  95765776918                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 69041.228968                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 69041.228968                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.985058                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340111075                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           33884521                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              10.037358                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.985058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          182                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          330                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2921174753                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2921174753                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                152302543                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1358731443                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 257652475                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              50575718                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2250478                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             83529332                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                211762                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1952113191                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                353377                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          177262184                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1071637819                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   265768773                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          115142230                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1641766502                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4924366                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         19162                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 175840867                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                488024                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1821512657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.083155                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.491904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1481562987     81.34%     81.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 18164048      1.00%     82.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 31755507      1.74%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 23548675      1.29%     85.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 42569844      2.34%     87.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 20839321      1.14%     88.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 33976731      1.87%     90.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 10441291      0.57%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                158654253      8.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1821512657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145899                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.588296                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      175838965                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         175838965                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     175838965                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        175838965                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1902                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1902                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1902                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1902                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    114731000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    114731000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    114731000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    114731000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    175840867                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     175840867                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    175840867                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    175840867                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 60321.240799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 60321.240799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 60321.240799                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 60321.240799                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           66                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             66                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          878                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               878                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          512                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           512                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          512                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          512                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1390                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1390                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1390                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1390                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     89378500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     89378500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     89378500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     89378500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64301.079137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64301.079137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64301.079137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64301.079137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    878                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    175838965                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       175838965                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1902                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1902                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    114731000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    114731000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    175840867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    175840867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 60321.240799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 60321.240799                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          512                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          512                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1390                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1390                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     89378500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     89378500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64301.079137                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64301.079137                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.988688                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            175840355                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1390                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           126503.852518                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.988688                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1406728326                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1406728326                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2250478                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  533288562                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                315720735                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1926089102                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               269735                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                296104203                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               112721986                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   373                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   8879817                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                299477031                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          19168                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         913599                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1548512                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2462111                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1894612925                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1893608340                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1318240124                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2146483864                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.039532                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.614139                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    38866001                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                13865418                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                53454                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               19168                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4422328                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  642                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               28235572                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          282238775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             65.237375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           134.619324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              215403606     76.32%     76.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1330681      0.47%     76.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               653604      0.23%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               521820      0.18%     77.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               538224      0.19%     77.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               568689      0.20%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               807315      0.29%     77.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               780570      0.28%     78.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               605051      0.21%     78.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               720006      0.26%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            3754987      1.33%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            2357718      0.84%     80.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            1087313      0.39%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            1270361      0.45%     81.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             806609      0.29%     81.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1274578      0.45%     82.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            3976361      1.41%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            2300636      0.82%     84.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189            1565025      0.55%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            1467828      0.52%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1197126      0.42%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            1347823      0.48%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229            1486857      0.53%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239            1489424      0.53%     87.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249            1551038      0.55%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259            1866764      0.66%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269            1663692      0.59%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279            1572369      0.56%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            1958057      0.69%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            1265148      0.45%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         25049495      8.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            282238775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               292508865                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               110836158                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                  14735892                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    559077                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               175843760                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3064                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2250478                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                166542171                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               962006450                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2691                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 284765617                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             405945250                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1939434813                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2695897                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              151086629                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              206388914                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               89790812                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               3                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          3118359701                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6622517497                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2411742949                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  13458240                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2959732211                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                158627416                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     108                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  94                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 302519581                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3615009479                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3863785090                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1841914435                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   457                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples   2152061.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1387.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  33699743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000901425750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       131828                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       131828                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            63680762                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2023632                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    33885911                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2174378                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  33885911                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2174378                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 184781                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 22317                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              33885911                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2174378                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 6267964                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 9550297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                10642208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 7240643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  17659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  17786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  79784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 109303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 119252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 135183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 144598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 139718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 137232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 138654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 142799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 149057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 139234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 141745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 135146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 134356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 135486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 133427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       131828                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     255.629586                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     53.748707                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1075.634594                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       124894     94.74%     94.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047         3184      2.42%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071         1481      1.12%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095          653      0.50%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119          268      0.20%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143          163      0.12%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167          115      0.09%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           91      0.07%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215          186      0.14%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239          139      0.11%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263          624      0.47%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287            8      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           22      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        131828                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       131828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.324537                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.304514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.840881                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           113554     86.14%     86.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              549      0.42%     86.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            11790      8.94%     95.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             5099      3.87%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              825      0.63%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        131828                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                11825984                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              2168698304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            139160192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2381094898.92102861                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              152789174.35999018                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  910798694500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      25257.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        88768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   2156783552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    137729984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 97461.703915927385                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2368013247.518995285034                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 151218895.558685749769                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     33884521                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2174378                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     44326500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 1502368355000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 22287675234750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31889.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44337.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10250138.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        88960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   2168609344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     2168698304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        88960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        88960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    139104000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    139104000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1390                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     33884521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        33885911                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2173500                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2173500                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          97673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2380997226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2381094899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        97673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         97673                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    152727479                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        152727479                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    152727479                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         97673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2380997226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2533822378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             33701130                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2152031                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      2267290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      2492361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      2483438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      2405739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      2340913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1923413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1893459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1901703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1929715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1897901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1896600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1918878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      2143544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1989573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1857780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      2358823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       327076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       268064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       252027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       231134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       174771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        84991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        59771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        59421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        60207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        59346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        59538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        62582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       161210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        60811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        64054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       167028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            870516494000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          168505650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1502412681500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25830.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44580.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            16266483                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1682675                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            48.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     17903995                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   128.161290                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    85.913348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   195.553189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127     14107288     78.79%     78.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      2132984     11.91%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       407816      2.28%     92.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       199847      1.12%     94.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       205915      1.15%     95.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       120499      0.67%     95.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       115459      0.64%     96.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       104556      0.58%     97.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       509631      2.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     17903995                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            2156872320                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          137729984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2368.110709                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              151.218896                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   19.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               50.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     65468537820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     34797334110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   126437376240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    7606871100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 71897514000.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 398032660980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  14561328960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  718801623210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   789.199159                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34304273500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  30413500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 846080996000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     62366043600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     33148326915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   114188691960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3626730720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 71897514000.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 388580027220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  22521441600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  696328776015                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   764.525381                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55073310250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  30413500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 825311959250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            32498795                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2173500                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           878                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          31710509                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1387116                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1387116                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1390                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       32497405                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         3658                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         3658                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    101653051                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total    101653051                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               101656709                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       145152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       145152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port   2307713344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total   2307713344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2307858496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           33885911                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000000                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.000570                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 33885900    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       11      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             33885911                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 910798769500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         78905745000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            7398000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       182296481750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       67770798                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     33884887                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
