
heralink-devkit-g070.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b90  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08009c50  08009c50  00019c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e2c  08009e2c  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08009e2c  08009e2c  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e2c  08009e2c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e2c  08009e2c  00019e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e30  08009e30  00019e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009e34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f68  20000078  08009eac  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001fe0  08009eac  00021fe0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023aeb  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000591c  00000000  00000000  00043bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001dd8  00000000  00000000  000494f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016f5  00000000  00000000  0004b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c53e  00000000  00000000  0004c9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000253f3  00000000  00000000  00068efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6f75  00000000  00000000  0008e2ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006ddc  00000000  00000000  00135264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0013c040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009c38 	.word	0x08009c38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08009c38 	.word	0x08009c38

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 f9d1 	bl	80007a4 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 f95d 	bl	80006cc <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 f9c3 	bl	80007a4 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f9b9 	bl	80007a4 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f969 	bl	8000718 <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f95f 	bl	8000718 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_f2uiz>:
 8000468:	219e      	movs	r1, #158	; 0x9e
 800046a:	b510      	push	{r4, lr}
 800046c:	05c9      	lsls	r1, r1, #23
 800046e:	1c04      	adds	r4, r0, #0
 8000470:	f7ff fff0 	bl	8000454 <__aeabi_fcmpge>
 8000474:	2800      	cmp	r0, #0
 8000476:	d103      	bne.n	8000480 <__aeabi_f2uiz+0x18>
 8000478:	1c20      	adds	r0, r4, #0
 800047a:	f000 fcc5 	bl	8000e08 <__aeabi_f2iz>
 800047e:	bd10      	pop	{r4, pc}
 8000480:	219e      	movs	r1, #158	; 0x9e
 8000482:	1c20      	adds	r0, r4, #0
 8000484:	05c9      	lsls	r1, r1, #23
 8000486:	f000 fb1f 	bl	8000ac8 <__aeabi_fsub>
 800048a:	f000 fcbd 	bl	8000e08 <__aeabi_f2iz>
 800048e:	2380      	movs	r3, #128	; 0x80
 8000490:	061b      	lsls	r3, r3, #24
 8000492:	469c      	mov	ip, r3
 8000494:	4460      	add	r0, ip
 8000496:	e7f2      	b.n	800047e <__aeabi_f2uiz+0x16>

08000498 <__aeabi_fdiv>:
 8000498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049a:	464f      	mov	r7, r9
 800049c:	4646      	mov	r6, r8
 800049e:	46d6      	mov	lr, sl
 80004a0:	0245      	lsls	r5, r0, #9
 80004a2:	b5c0      	push	{r6, r7, lr}
 80004a4:	0047      	lsls	r7, r0, #1
 80004a6:	1c0c      	adds	r4, r1, #0
 80004a8:	0a6d      	lsrs	r5, r5, #9
 80004aa:	0e3f      	lsrs	r7, r7, #24
 80004ac:	0fc6      	lsrs	r6, r0, #31
 80004ae:	2f00      	cmp	r7, #0
 80004b0:	d100      	bne.n	80004b4 <__aeabi_fdiv+0x1c>
 80004b2:	e06f      	b.n	8000594 <__aeabi_fdiv+0xfc>
 80004b4:	2fff      	cmp	r7, #255	; 0xff
 80004b6:	d100      	bne.n	80004ba <__aeabi_fdiv+0x22>
 80004b8:	e074      	b.n	80005a4 <__aeabi_fdiv+0x10c>
 80004ba:	2300      	movs	r3, #0
 80004bc:	2280      	movs	r2, #128	; 0x80
 80004be:	4699      	mov	r9, r3
 80004c0:	469a      	mov	sl, r3
 80004c2:	00ed      	lsls	r5, r5, #3
 80004c4:	04d2      	lsls	r2, r2, #19
 80004c6:	4315      	orrs	r5, r2
 80004c8:	3f7f      	subs	r7, #127	; 0x7f
 80004ca:	0263      	lsls	r3, r4, #9
 80004cc:	0a5b      	lsrs	r3, r3, #9
 80004ce:	4698      	mov	r8, r3
 80004d0:	0063      	lsls	r3, r4, #1
 80004d2:	0e1b      	lsrs	r3, r3, #24
 80004d4:	0fe4      	lsrs	r4, r4, #31
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d04d      	beq.n	8000576 <__aeabi_fdiv+0xde>
 80004da:	2bff      	cmp	r3, #255	; 0xff
 80004dc:	d045      	beq.n	800056a <__aeabi_fdiv+0xd2>
 80004de:	4642      	mov	r2, r8
 80004e0:	2180      	movs	r1, #128	; 0x80
 80004e2:	00d2      	lsls	r2, r2, #3
 80004e4:	04c9      	lsls	r1, r1, #19
 80004e6:	4311      	orrs	r1, r2
 80004e8:	4688      	mov	r8, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	3b7f      	subs	r3, #127	; 0x7f
 80004ee:	0031      	movs	r1, r6
 80004f0:	1aff      	subs	r7, r7, r3
 80004f2:	464b      	mov	r3, r9
 80004f4:	4061      	eors	r1, r4
 80004f6:	b2c9      	uxtb	r1, r1
 80004f8:	2b0f      	cmp	r3, #15
 80004fa:	d900      	bls.n	80004fe <__aeabi_fdiv+0x66>
 80004fc:	e0b8      	b.n	8000670 <__aeabi_fdiv+0x1d8>
 80004fe:	4870      	ldr	r0, [pc, #448]	; (80006c0 <__aeabi_fdiv+0x228>)
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	58c3      	ldr	r3, [r0, r3]
 8000504:	469f      	mov	pc, r3
 8000506:	2300      	movs	r3, #0
 8000508:	4698      	mov	r8, r3
 800050a:	0026      	movs	r6, r4
 800050c:	4645      	mov	r5, r8
 800050e:	4692      	mov	sl, r2
 8000510:	4653      	mov	r3, sl
 8000512:	2b02      	cmp	r3, #2
 8000514:	d100      	bne.n	8000518 <__aeabi_fdiv+0x80>
 8000516:	e08d      	b.n	8000634 <__aeabi_fdiv+0x19c>
 8000518:	2b03      	cmp	r3, #3
 800051a:	d100      	bne.n	800051e <__aeabi_fdiv+0x86>
 800051c:	e0a1      	b.n	8000662 <__aeabi_fdiv+0x1ca>
 800051e:	2b01      	cmp	r3, #1
 8000520:	d018      	beq.n	8000554 <__aeabi_fdiv+0xbc>
 8000522:	003b      	movs	r3, r7
 8000524:	337f      	adds	r3, #127	; 0x7f
 8000526:	2b00      	cmp	r3, #0
 8000528:	dd6d      	ble.n	8000606 <__aeabi_fdiv+0x16e>
 800052a:	076a      	lsls	r2, r5, #29
 800052c:	d004      	beq.n	8000538 <__aeabi_fdiv+0xa0>
 800052e:	220f      	movs	r2, #15
 8000530:	402a      	ands	r2, r5
 8000532:	2a04      	cmp	r2, #4
 8000534:	d000      	beq.n	8000538 <__aeabi_fdiv+0xa0>
 8000536:	3504      	adds	r5, #4
 8000538:	012a      	lsls	r2, r5, #4
 800053a:	d503      	bpl.n	8000544 <__aeabi_fdiv+0xac>
 800053c:	4b61      	ldr	r3, [pc, #388]	; (80006c4 <__aeabi_fdiv+0x22c>)
 800053e:	401d      	ands	r5, r3
 8000540:	003b      	movs	r3, r7
 8000542:	3380      	adds	r3, #128	; 0x80
 8000544:	2bfe      	cmp	r3, #254	; 0xfe
 8000546:	dd00      	ble.n	800054a <__aeabi_fdiv+0xb2>
 8000548:	e074      	b.n	8000634 <__aeabi_fdiv+0x19c>
 800054a:	01aa      	lsls	r2, r5, #6
 800054c:	0a52      	lsrs	r2, r2, #9
 800054e:	b2d8      	uxtb	r0, r3
 8000550:	e002      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000552:	000e      	movs	r6, r1
 8000554:	2000      	movs	r0, #0
 8000556:	2200      	movs	r2, #0
 8000558:	05c0      	lsls	r0, r0, #23
 800055a:	07f6      	lsls	r6, r6, #31
 800055c:	4310      	orrs	r0, r2
 800055e:	4330      	orrs	r0, r6
 8000560:	bce0      	pop	{r5, r6, r7}
 8000562:	46ba      	mov	sl, r7
 8000564:	46b1      	mov	r9, r6
 8000566:	46a8      	mov	r8, r5
 8000568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056a:	4643      	mov	r3, r8
 800056c:	2b00      	cmp	r3, #0
 800056e:	d13f      	bne.n	80005f0 <__aeabi_fdiv+0x158>
 8000570:	2202      	movs	r2, #2
 8000572:	3fff      	subs	r7, #255	; 0xff
 8000574:	e003      	b.n	800057e <__aeabi_fdiv+0xe6>
 8000576:	4643      	mov	r3, r8
 8000578:	2b00      	cmp	r3, #0
 800057a:	d12d      	bne.n	80005d8 <__aeabi_fdiv+0x140>
 800057c:	2201      	movs	r2, #1
 800057e:	0031      	movs	r1, r6
 8000580:	464b      	mov	r3, r9
 8000582:	4061      	eors	r1, r4
 8000584:	b2c9      	uxtb	r1, r1
 8000586:	4313      	orrs	r3, r2
 8000588:	2b0f      	cmp	r3, #15
 800058a:	d838      	bhi.n	80005fe <__aeabi_fdiv+0x166>
 800058c:	484e      	ldr	r0, [pc, #312]	; (80006c8 <__aeabi_fdiv+0x230>)
 800058e:	009b      	lsls	r3, r3, #2
 8000590:	58c3      	ldr	r3, [r0, r3]
 8000592:	469f      	mov	pc, r3
 8000594:	2d00      	cmp	r5, #0
 8000596:	d113      	bne.n	80005c0 <__aeabi_fdiv+0x128>
 8000598:	2304      	movs	r3, #4
 800059a:	4699      	mov	r9, r3
 800059c:	3b03      	subs	r3, #3
 800059e:	2700      	movs	r7, #0
 80005a0:	469a      	mov	sl, r3
 80005a2:	e792      	b.n	80004ca <__aeabi_fdiv+0x32>
 80005a4:	2d00      	cmp	r5, #0
 80005a6:	d105      	bne.n	80005b4 <__aeabi_fdiv+0x11c>
 80005a8:	2308      	movs	r3, #8
 80005aa:	4699      	mov	r9, r3
 80005ac:	3b06      	subs	r3, #6
 80005ae:	27ff      	movs	r7, #255	; 0xff
 80005b0:	469a      	mov	sl, r3
 80005b2:	e78a      	b.n	80004ca <__aeabi_fdiv+0x32>
 80005b4:	230c      	movs	r3, #12
 80005b6:	4699      	mov	r9, r3
 80005b8:	3b09      	subs	r3, #9
 80005ba:	27ff      	movs	r7, #255	; 0xff
 80005bc:	469a      	mov	sl, r3
 80005be:	e784      	b.n	80004ca <__aeabi_fdiv+0x32>
 80005c0:	0028      	movs	r0, r5
 80005c2:	f001 f837 	bl	8001634 <__clzsi2>
 80005c6:	2776      	movs	r7, #118	; 0x76
 80005c8:	1f43      	subs	r3, r0, #5
 80005ca:	409d      	lsls	r5, r3
 80005cc:	2300      	movs	r3, #0
 80005ce:	427f      	negs	r7, r7
 80005d0:	4699      	mov	r9, r3
 80005d2:	469a      	mov	sl, r3
 80005d4:	1a3f      	subs	r7, r7, r0
 80005d6:	e778      	b.n	80004ca <__aeabi_fdiv+0x32>
 80005d8:	4640      	mov	r0, r8
 80005da:	f001 f82b 	bl	8001634 <__clzsi2>
 80005de:	4642      	mov	r2, r8
 80005e0:	1f43      	subs	r3, r0, #5
 80005e2:	409a      	lsls	r2, r3
 80005e4:	2376      	movs	r3, #118	; 0x76
 80005e6:	425b      	negs	r3, r3
 80005e8:	4690      	mov	r8, r2
 80005ea:	1a1b      	subs	r3, r3, r0
 80005ec:	2200      	movs	r2, #0
 80005ee:	e77e      	b.n	80004ee <__aeabi_fdiv+0x56>
 80005f0:	2303      	movs	r3, #3
 80005f2:	464a      	mov	r2, r9
 80005f4:	431a      	orrs	r2, r3
 80005f6:	4691      	mov	r9, r2
 80005f8:	33fc      	adds	r3, #252	; 0xfc
 80005fa:	2203      	movs	r2, #3
 80005fc:	e777      	b.n	80004ee <__aeabi_fdiv+0x56>
 80005fe:	000e      	movs	r6, r1
 8000600:	20ff      	movs	r0, #255	; 0xff
 8000602:	2200      	movs	r2, #0
 8000604:	e7a8      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000606:	2201      	movs	r2, #1
 8000608:	1ad3      	subs	r3, r2, r3
 800060a:	2b1b      	cmp	r3, #27
 800060c:	dca2      	bgt.n	8000554 <__aeabi_fdiv+0xbc>
 800060e:	379e      	adds	r7, #158	; 0x9e
 8000610:	002a      	movs	r2, r5
 8000612:	40bd      	lsls	r5, r7
 8000614:	40da      	lsrs	r2, r3
 8000616:	1e6b      	subs	r3, r5, #1
 8000618:	419d      	sbcs	r5, r3
 800061a:	4315      	orrs	r5, r2
 800061c:	076a      	lsls	r2, r5, #29
 800061e:	d004      	beq.n	800062a <__aeabi_fdiv+0x192>
 8000620:	220f      	movs	r2, #15
 8000622:	402a      	ands	r2, r5
 8000624:	2a04      	cmp	r2, #4
 8000626:	d000      	beq.n	800062a <__aeabi_fdiv+0x192>
 8000628:	3504      	adds	r5, #4
 800062a:	016a      	lsls	r2, r5, #5
 800062c:	d544      	bpl.n	80006b8 <__aeabi_fdiv+0x220>
 800062e:	2001      	movs	r0, #1
 8000630:	2200      	movs	r2, #0
 8000632:	e791      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000634:	20ff      	movs	r0, #255	; 0xff
 8000636:	2200      	movs	r2, #0
 8000638:	e78e      	b.n	8000558 <__aeabi_fdiv+0xc0>
 800063a:	2280      	movs	r2, #128	; 0x80
 800063c:	2600      	movs	r6, #0
 800063e:	20ff      	movs	r0, #255	; 0xff
 8000640:	03d2      	lsls	r2, r2, #15
 8000642:	e789      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000644:	2300      	movs	r3, #0
 8000646:	4698      	mov	r8, r3
 8000648:	2280      	movs	r2, #128	; 0x80
 800064a:	03d2      	lsls	r2, r2, #15
 800064c:	4215      	tst	r5, r2
 800064e:	d008      	beq.n	8000662 <__aeabi_fdiv+0x1ca>
 8000650:	4643      	mov	r3, r8
 8000652:	4213      	tst	r3, r2
 8000654:	d105      	bne.n	8000662 <__aeabi_fdiv+0x1ca>
 8000656:	431a      	orrs	r2, r3
 8000658:	0252      	lsls	r2, r2, #9
 800065a:	0026      	movs	r6, r4
 800065c:	20ff      	movs	r0, #255	; 0xff
 800065e:	0a52      	lsrs	r2, r2, #9
 8000660:	e77a      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000662:	2280      	movs	r2, #128	; 0x80
 8000664:	03d2      	lsls	r2, r2, #15
 8000666:	432a      	orrs	r2, r5
 8000668:	0252      	lsls	r2, r2, #9
 800066a:	20ff      	movs	r0, #255	; 0xff
 800066c:	0a52      	lsrs	r2, r2, #9
 800066e:	e773      	b.n	8000558 <__aeabi_fdiv+0xc0>
 8000670:	4642      	mov	r2, r8
 8000672:	016b      	lsls	r3, r5, #5
 8000674:	0155      	lsls	r5, r2, #5
 8000676:	42ab      	cmp	r3, r5
 8000678:	d21a      	bcs.n	80006b0 <__aeabi_fdiv+0x218>
 800067a:	201b      	movs	r0, #27
 800067c:	2200      	movs	r2, #0
 800067e:	3f01      	subs	r7, #1
 8000680:	2601      	movs	r6, #1
 8000682:	001c      	movs	r4, r3
 8000684:	0052      	lsls	r2, r2, #1
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	2c00      	cmp	r4, #0
 800068a:	db01      	blt.n	8000690 <__aeabi_fdiv+0x1f8>
 800068c:	429d      	cmp	r5, r3
 800068e:	d801      	bhi.n	8000694 <__aeabi_fdiv+0x1fc>
 8000690:	1b5b      	subs	r3, r3, r5
 8000692:	4332      	orrs	r2, r6
 8000694:	3801      	subs	r0, #1
 8000696:	2800      	cmp	r0, #0
 8000698:	d1f3      	bne.n	8000682 <__aeabi_fdiv+0x1ea>
 800069a:	1e58      	subs	r0, r3, #1
 800069c:	4183      	sbcs	r3, r0
 800069e:	4313      	orrs	r3, r2
 80006a0:	001d      	movs	r5, r3
 80006a2:	003b      	movs	r3, r7
 80006a4:	337f      	adds	r3, #127	; 0x7f
 80006a6:	000e      	movs	r6, r1
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	dd00      	ble.n	80006ae <__aeabi_fdiv+0x216>
 80006ac:	e73d      	b.n	800052a <__aeabi_fdiv+0x92>
 80006ae:	e7aa      	b.n	8000606 <__aeabi_fdiv+0x16e>
 80006b0:	201a      	movs	r0, #26
 80006b2:	2201      	movs	r2, #1
 80006b4:	1b5b      	subs	r3, r3, r5
 80006b6:	e7e3      	b.n	8000680 <__aeabi_fdiv+0x1e8>
 80006b8:	01aa      	lsls	r2, r5, #6
 80006ba:	2000      	movs	r0, #0
 80006bc:	0a52      	lsrs	r2, r2, #9
 80006be:	e74b      	b.n	8000558 <__aeabi_fdiv+0xc0>
 80006c0:	08009c98 	.word	0x08009c98
 80006c4:	f7ffffff 	.word	0xf7ffffff
 80006c8:	08009cd8 	.word	0x08009cd8

080006cc <__eqsf2>:
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	0042      	lsls	r2, r0, #1
 80006d0:	0245      	lsls	r5, r0, #9
 80006d2:	024e      	lsls	r6, r1, #9
 80006d4:	004c      	lsls	r4, r1, #1
 80006d6:	0fc3      	lsrs	r3, r0, #31
 80006d8:	0a6d      	lsrs	r5, r5, #9
 80006da:	2001      	movs	r0, #1
 80006dc:	0e12      	lsrs	r2, r2, #24
 80006de:	0a76      	lsrs	r6, r6, #9
 80006e0:	0e24      	lsrs	r4, r4, #24
 80006e2:	0fc9      	lsrs	r1, r1, #31
 80006e4:	2aff      	cmp	r2, #255	; 0xff
 80006e6:	d006      	beq.n	80006f6 <__eqsf2+0x2a>
 80006e8:	2cff      	cmp	r4, #255	; 0xff
 80006ea:	d003      	beq.n	80006f4 <__eqsf2+0x28>
 80006ec:	42a2      	cmp	r2, r4
 80006ee:	d101      	bne.n	80006f4 <__eqsf2+0x28>
 80006f0:	42b5      	cmp	r5, r6
 80006f2:	d006      	beq.n	8000702 <__eqsf2+0x36>
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	2d00      	cmp	r5, #0
 80006f8:	d1fc      	bne.n	80006f4 <__eqsf2+0x28>
 80006fa:	2cff      	cmp	r4, #255	; 0xff
 80006fc:	d1fa      	bne.n	80006f4 <__eqsf2+0x28>
 80006fe:	2e00      	cmp	r6, #0
 8000700:	d1f8      	bne.n	80006f4 <__eqsf2+0x28>
 8000702:	428b      	cmp	r3, r1
 8000704:	d006      	beq.n	8000714 <__eqsf2+0x48>
 8000706:	2001      	movs	r0, #1
 8000708:	2a00      	cmp	r2, #0
 800070a:	d1f3      	bne.n	80006f4 <__eqsf2+0x28>
 800070c:	0028      	movs	r0, r5
 800070e:	1e43      	subs	r3, r0, #1
 8000710:	4198      	sbcs	r0, r3
 8000712:	e7ef      	b.n	80006f4 <__eqsf2+0x28>
 8000714:	2000      	movs	r0, #0
 8000716:	e7ed      	b.n	80006f4 <__eqsf2+0x28>

08000718 <__gesf2>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	0042      	lsls	r2, r0, #1
 800071c:	0245      	lsls	r5, r0, #9
 800071e:	024e      	lsls	r6, r1, #9
 8000720:	004c      	lsls	r4, r1, #1
 8000722:	0fc3      	lsrs	r3, r0, #31
 8000724:	0a6d      	lsrs	r5, r5, #9
 8000726:	0e12      	lsrs	r2, r2, #24
 8000728:	0a76      	lsrs	r6, r6, #9
 800072a:	0e24      	lsrs	r4, r4, #24
 800072c:	0fc8      	lsrs	r0, r1, #31
 800072e:	2aff      	cmp	r2, #255	; 0xff
 8000730:	d01b      	beq.n	800076a <__gesf2+0x52>
 8000732:	2cff      	cmp	r4, #255	; 0xff
 8000734:	d00e      	beq.n	8000754 <__gesf2+0x3c>
 8000736:	2a00      	cmp	r2, #0
 8000738:	d11b      	bne.n	8000772 <__gesf2+0x5a>
 800073a:	2c00      	cmp	r4, #0
 800073c:	d101      	bne.n	8000742 <__gesf2+0x2a>
 800073e:	2e00      	cmp	r6, #0
 8000740:	d01c      	beq.n	800077c <__gesf2+0x64>
 8000742:	2d00      	cmp	r5, #0
 8000744:	d00c      	beq.n	8000760 <__gesf2+0x48>
 8000746:	4283      	cmp	r3, r0
 8000748:	d01c      	beq.n	8000784 <__gesf2+0x6c>
 800074a:	2102      	movs	r1, #2
 800074c:	1e58      	subs	r0, r3, #1
 800074e:	4008      	ands	r0, r1
 8000750:	3801      	subs	r0, #1
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	2e00      	cmp	r6, #0
 8000756:	d122      	bne.n	800079e <__gesf2+0x86>
 8000758:	2a00      	cmp	r2, #0
 800075a:	d1f4      	bne.n	8000746 <__gesf2+0x2e>
 800075c:	2d00      	cmp	r5, #0
 800075e:	d1f2      	bne.n	8000746 <__gesf2+0x2e>
 8000760:	2800      	cmp	r0, #0
 8000762:	d1f6      	bne.n	8000752 <__gesf2+0x3a>
 8000764:	2001      	movs	r0, #1
 8000766:	4240      	negs	r0, r0
 8000768:	e7f3      	b.n	8000752 <__gesf2+0x3a>
 800076a:	2d00      	cmp	r5, #0
 800076c:	d117      	bne.n	800079e <__gesf2+0x86>
 800076e:	2cff      	cmp	r4, #255	; 0xff
 8000770:	d0f0      	beq.n	8000754 <__gesf2+0x3c>
 8000772:	2c00      	cmp	r4, #0
 8000774:	d1e7      	bne.n	8000746 <__gesf2+0x2e>
 8000776:	2e00      	cmp	r6, #0
 8000778:	d1e5      	bne.n	8000746 <__gesf2+0x2e>
 800077a:	e7e6      	b.n	800074a <__gesf2+0x32>
 800077c:	2000      	movs	r0, #0
 800077e:	2d00      	cmp	r5, #0
 8000780:	d0e7      	beq.n	8000752 <__gesf2+0x3a>
 8000782:	e7e2      	b.n	800074a <__gesf2+0x32>
 8000784:	42a2      	cmp	r2, r4
 8000786:	dc05      	bgt.n	8000794 <__gesf2+0x7c>
 8000788:	dbea      	blt.n	8000760 <__gesf2+0x48>
 800078a:	42b5      	cmp	r5, r6
 800078c:	d802      	bhi.n	8000794 <__gesf2+0x7c>
 800078e:	d3e7      	bcc.n	8000760 <__gesf2+0x48>
 8000790:	2000      	movs	r0, #0
 8000792:	e7de      	b.n	8000752 <__gesf2+0x3a>
 8000794:	4243      	negs	r3, r0
 8000796:	4158      	adcs	r0, r3
 8000798:	0040      	lsls	r0, r0, #1
 800079a:	3801      	subs	r0, #1
 800079c:	e7d9      	b.n	8000752 <__gesf2+0x3a>
 800079e:	2002      	movs	r0, #2
 80007a0:	4240      	negs	r0, r0
 80007a2:	e7d6      	b.n	8000752 <__gesf2+0x3a>

080007a4 <__lesf2>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	0042      	lsls	r2, r0, #1
 80007a8:	0245      	lsls	r5, r0, #9
 80007aa:	024e      	lsls	r6, r1, #9
 80007ac:	004c      	lsls	r4, r1, #1
 80007ae:	0fc3      	lsrs	r3, r0, #31
 80007b0:	0a6d      	lsrs	r5, r5, #9
 80007b2:	0e12      	lsrs	r2, r2, #24
 80007b4:	0a76      	lsrs	r6, r6, #9
 80007b6:	0e24      	lsrs	r4, r4, #24
 80007b8:	0fc8      	lsrs	r0, r1, #31
 80007ba:	2aff      	cmp	r2, #255	; 0xff
 80007bc:	d00b      	beq.n	80007d6 <__lesf2+0x32>
 80007be:	2cff      	cmp	r4, #255	; 0xff
 80007c0:	d00d      	beq.n	80007de <__lesf2+0x3a>
 80007c2:	2a00      	cmp	r2, #0
 80007c4:	d11f      	bne.n	8000806 <__lesf2+0x62>
 80007c6:	2c00      	cmp	r4, #0
 80007c8:	d116      	bne.n	80007f8 <__lesf2+0x54>
 80007ca:	2e00      	cmp	r6, #0
 80007cc:	d114      	bne.n	80007f8 <__lesf2+0x54>
 80007ce:	2000      	movs	r0, #0
 80007d0:	2d00      	cmp	r5, #0
 80007d2:	d010      	beq.n	80007f6 <__lesf2+0x52>
 80007d4:	e009      	b.n	80007ea <__lesf2+0x46>
 80007d6:	2d00      	cmp	r5, #0
 80007d8:	d10c      	bne.n	80007f4 <__lesf2+0x50>
 80007da:	2cff      	cmp	r4, #255	; 0xff
 80007dc:	d113      	bne.n	8000806 <__lesf2+0x62>
 80007de:	2e00      	cmp	r6, #0
 80007e0:	d108      	bne.n	80007f4 <__lesf2+0x50>
 80007e2:	2a00      	cmp	r2, #0
 80007e4:	d008      	beq.n	80007f8 <__lesf2+0x54>
 80007e6:	4283      	cmp	r3, r0
 80007e8:	d012      	beq.n	8000810 <__lesf2+0x6c>
 80007ea:	2102      	movs	r1, #2
 80007ec:	1e58      	subs	r0, r3, #1
 80007ee:	4008      	ands	r0, r1
 80007f0:	3801      	subs	r0, #1
 80007f2:	e000      	b.n	80007f6 <__lesf2+0x52>
 80007f4:	2002      	movs	r0, #2
 80007f6:	bd70      	pop	{r4, r5, r6, pc}
 80007f8:	2d00      	cmp	r5, #0
 80007fa:	d1f4      	bne.n	80007e6 <__lesf2+0x42>
 80007fc:	2800      	cmp	r0, #0
 80007fe:	d1fa      	bne.n	80007f6 <__lesf2+0x52>
 8000800:	2001      	movs	r0, #1
 8000802:	4240      	negs	r0, r0
 8000804:	e7f7      	b.n	80007f6 <__lesf2+0x52>
 8000806:	2c00      	cmp	r4, #0
 8000808:	d1ed      	bne.n	80007e6 <__lesf2+0x42>
 800080a:	2e00      	cmp	r6, #0
 800080c:	d1eb      	bne.n	80007e6 <__lesf2+0x42>
 800080e:	e7ec      	b.n	80007ea <__lesf2+0x46>
 8000810:	42a2      	cmp	r2, r4
 8000812:	dc05      	bgt.n	8000820 <__lesf2+0x7c>
 8000814:	dbf2      	blt.n	80007fc <__lesf2+0x58>
 8000816:	42b5      	cmp	r5, r6
 8000818:	d802      	bhi.n	8000820 <__lesf2+0x7c>
 800081a:	d3ef      	bcc.n	80007fc <__lesf2+0x58>
 800081c:	2000      	movs	r0, #0
 800081e:	e7ea      	b.n	80007f6 <__lesf2+0x52>
 8000820:	4243      	negs	r3, r0
 8000822:	4158      	adcs	r0, r3
 8000824:	0040      	lsls	r0, r0, #1
 8000826:	3801      	subs	r0, #1
 8000828:	e7e5      	b.n	80007f6 <__lesf2+0x52>
 800082a:	46c0      	nop			; (mov r8, r8)

0800082c <__aeabi_fmul>:
 800082c:	0243      	lsls	r3, r0, #9
 800082e:	0a5b      	lsrs	r3, r3, #9
 8000830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000832:	464f      	mov	r7, r9
 8000834:	4646      	mov	r6, r8
 8000836:	4699      	mov	r9, r3
 8000838:	46d6      	mov	lr, sl
 800083a:	0fc3      	lsrs	r3, r0, #31
 800083c:	0045      	lsls	r5, r0, #1
 800083e:	4698      	mov	r8, r3
 8000840:	b5c0      	push	{r6, r7, lr}
 8000842:	464b      	mov	r3, r9
 8000844:	1c0f      	adds	r7, r1, #0
 8000846:	0e2d      	lsrs	r5, r5, #24
 8000848:	d100      	bne.n	800084c <__aeabi_fmul+0x20>
 800084a:	e0cb      	b.n	80009e4 <__aeabi_fmul+0x1b8>
 800084c:	2dff      	cmp	r5, #255	; 0xff
 800084e:	d100      	bne.n	8000852 <__aeabi_fmul+0x26>
 8000850:	e0cf      	b.n	80009f2 <__aeabi_fmul+0x1c6>
 8000852:	2280      	movs	r2, #128	; 0x80
 8000854:	00db      	lsls	r3, r3, #3
 8000856:	04d2      	lsls	r2, r2, #19
 8000858:	431a      	orrs	r2, r3
 800085a:	2300      	movs	r3, #0
 800085c:	4691      	mov	r9, r2
 800085e:	2600      	movs	r6, #0
 8000860:	469a      	mov	sl, r3
 8000862:	3d7f      	subs	r5, #127	; 0x7f
 8000864:	027c      	lsls	r4, r7, #9
 8000866:	007b      	lsls	r3, r7, #1
 8000868:	0a64      	lsrs	r4, r4, #9
 800086a:	0e1b      	lsrs	r3, r3, #24
 800086c:	0fff      	lsrs	r7, r7, #31
 800086e:	2b00      	cmp	r3, #0
 8000870:	d100      	bne.n	8000874 <__aeabi_fmul+0x48>
 8000872:	e0a9      	b.n	80009c8 <__aeabi_fmul+0x19c>
 8000874:	2bff      	cmp	r3, #255	; 0xff
 8000876:	d011      	beq.n	800089c <__aeabi_fmul+0x70>
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	00e4      	lsls	r4, r4, #3
 800087c:	04d2      	lsls	r2, r2, #19
 800087e:	4314      	orrs	r4, r2
 8000880:	4642      	mov	r2, r8
 8000882:	3b7f      	subs	r3, #127	; 0x7f
 8000884:	195b      	adds	r3, r3, r5
 8000886:	407a      	eors	r2, r7
 8000888:	2000      	movs	r0, #0
 800088a:	b2d2      	uxtb	r2, r2
 800088c:	1c5d      	adds	r5, r3, #1
 800088e:	2e0a      	cmp	r6, #10
 8000890:	dd13      	ble.n	80008ba <__aeabi_fmul+0x8e>
 8000892:	003a      	movs	r2, r7
 8000894:	2e0b      	cmp	r6, #11
 8000896:	d047      	beq.n	8000928 <__aeabi_fmul+0xfc>
 8000898:	4647      	mov	r7, r8
 800089a:	e03f      	b.n	800091c <__aeabi_fmul+0xf0>
 800089c:	002b      	movs	r3, r5
 800089e:	33ff      	adds	r3, #255	; 0xff
 80008a0:	2c00      	cmp	r4, #0
 80008a2:	d11e      	bne.n	80008e2 <__aeabi_fmul+0xb6>
 80008a4:	2202      	movs	r2, #2
 80008a6:	4316      	orrs	r6, r2
 80008a8:	4642      	mov	r2, r8
 80008aa:	3501      	adds	r5, #1
 80008ac:	407a      	eors	r2, r7
 80008ae:	b2d2      	uxtb	r2, r2
 80008b0:	35ff      	adds	r5, #255	; 0xff
 80008b2:	2e0a      	cmp	r6, #10
 80008b4:	dd00      	ble.n	80008b8 <__aeabi_fmul+0x8c>
 80008b6:	e0e4      	b.n	8000a82 <__aeabi_fmul+0x256>
 80008b8:	2002      	movs	r0, #2
 80008ba:	2e02      	cmp	r6, #2
 80008bc:	dc1c      	bgt.n	80008f8 <__aeabi_fmul+0xcc>
 80008be:	3e01      	subs	r6, #1
 80008c0:	2e01      	cmp	r6, #1
 80008c2:	d842      	bhi.n	800094a <__aeabi_fmul+0x11e>
 80008c4:	2802      	cmp	r0, #2
 80008c6:	d03d      	beq.n	8000944 <__aeabi_fmul+0x118>
 80008c8:	2801      	cmp	r0, #1
 80008ca:	d166      	bne.n	800099a <__aeabi_fmul+0x16e>
 80008cc:	2000      	movs	r0, #0
 80008ce:	2100      	movs	r1, #0
 80008d0:	05c0      	lsls	r0, r0, #23
 80008d2:	4308      	orrs	r0, r1
 80008d4:	07d2      	lsls	r2, r2, #31
 80008d6:	4310      	orrs	r0, r2
 80008d8:	bce0      	pop	{r5, r6, r7}
 80008da:	46ba      	mov	sl, r7
 80008dc:	46b1      	mov	r9, r6
 80008de:	46a8      	mov	r8, r5
 80008e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008e2:	2203      	movs	r2, #3
 80008e4:	4316      	orrs	r6, r2
 80008e6:	4642      	mov	r2, r8
 80008e8:	3501      	adds	r5, #1
 80008ea:	407a      	eors	r2, r7
 80008ec:	b2d2      	uxtb	r2, r2
 80008ee:	35ff      	adds	r5, #255	; 0xff
 80008f0:	2e0a      	cmp	r6, #10
 80008f2:	dd00      	ble.n	80008f6 <__aeabi_fmul+0xca>
 80008f4:	e0e4      	b.n	8000ac0 <__aeabi_fmul+0x294>
 80008f6:	2003      	movs	r0, #3
 80008f8:	2101      	movs	r1, #1
 80008fa:	40b1      	lsls	r1, r6
 80008fc:	26a6      	movs	r6, #166	; 0xa6
 80008fe:	00f6      	lsls	r6, r6, #3
 8000900:	4231      	tst	r1, r6
 8000902:	d10a      	bne.n	800091a <__aeabi_fmul+0xee>
 8000904:	2690      	movs	r6, #144	; 0x90
 8000906:	00b6      	lsls	r6, r6, #2
 8000908:	4231      	tst	r1, r6
 800090a:	d116      	bne.n	800093a <__aeabi_fmul+0x10e>
 800090c:	3eb9      	subs	r6, #185	; 0xb9
 800090e:	3eff      	subs	r6, #255	; 0xff
 8000910:	420e      	tst	r6, r1
 8000912:	d01a      	beq.n	800094a <__aeabi_fmul+0x11e>
 8000914:	46a1      	mov	r9, r4
 8000916:	4682      	mov	sl, r0
 8000918:	e000      	b.n	800091c <__aeabi_fmul+0xf0>
 800091a:	0017      	movs	r7, r2
 800091c:	4653      	mov	r3, sl
 800091e:	003a      	movs	r2, r7
 8000920:	2b02      	cmp	r3, #2
 8000922:	d00f      	beq.n	8000944 <__aeabi_fmul+0x118>
 8000924:	464c      	mov	r4, r9
 8000926:	4650      	mov	r0, sl
 8000928:	2803      	cmp	r0, #3
 800092a:	d1cd      	bne.n	80008c8 <__aeabi_fmul+0x9c>
 800092c:	2180      	movs	r1, #128	; 0x80
 800092e:	03c9      	lsls	r1, r1, #15
 8000930:	4321      	orrs	r1, r4
 8000932:	0249      	lsls	r1, r1, #9
 8000934:	20ff      	movs	r0, #255	; 0xff
 8000936:	0a49      	lsrs	r1, r1, #9
 8000938:	e7ca      	b.n	80008d0 <__aeabi_fmul+0xa4>
 800093a:	2180      	movs	r1, #128	; 0x80
 800093c:	2200      	movs	r2, #0
 800093e:	20ff      	movs	r0, #255	; 0xff
 8000940:	03c9      	lsls	r1, r1, #15
 8000942:	e7c5      	b.n	80008d0 <__aeabi_fmul+0xa4>
 8000944:	20ff      	movs	r0, #255	; 0xff
 8000946:	2100      	movs	r1, #0
 8000948:	e7c2      	b.n	80008d0 <__aeabi_fmul+0xa4>
 800094a:	0c20      	lsrs	r0, r4, #16
 800094c:	4649      	mov	r1, r9
 800094e:	0424      	lsls	r4, r4, #16
 8000950:	0c24      	lsrs	r4, r4, #16
 8000952:	0027      	movs	r7, r4
 8000954:	0c0e      	lsrs	r6, r1, #16
 8000956:	0409      	lsls	r1, r1, #16
 8000958:	0c09      	lsrs	r1, r1, #16
 800095a:	4374      	muls	r4, r6
 800095c:	434f      	muls	r7, r1
 800095e:	4346      	muls	r6, r0
 8000960:	4348      	muls	r0, r1
 8000962:	0c39      	lsrs	r1, r7, #16
 8000964:	1900      	adds	r0, r0, r4
 8000966:	1809      	adds	r1, r1, r0
 8000968:	428c      	cmp	r4, r1
 800096a:	d903      	bls.n	8000974 <__aeabi_fmul+0x148>
 800096c:	2080      	movs	r0, #128	; 0x80
 800096e:	0240      	lsls	r0, r0, #9
 8000970:	4684      	mov	ip, r0
 8000972:	4466      	add	r6, ip
 8000974:	043f      	lsls	r7, r7, #16
 8000976:	0408      	lsls	r0, r1, #16
 8000978:	0c3f      	lsrs	r7, r7, #16
 800097a:	19c0      	adds	r0, r0, r7
 800097c:	0184      	lsls	r4, r0, #6
 800097e:	1e67      	subs	r7, r4, #1
 8000980:	41bc      	sbcs	r4, r7
 8000982:	0c09      	lsrs	r1, r1, #16
 8000984:	0e80      	lsrs	r0, r0, #26
 8000986:	1989      	adds	r1, r1, r6
 8000988:	4304      	orrs	r4, r0
 800098a:	0189      	lsls	r1, r1, #6
 800098c:	430c      	orrs	r4, r1
 800098e:	0109      	lsls	r1, r1, #4
 8000990:	d571      	bpl.n	8000a76 <__aeabi_fmul+0x24a>
 8000992:	2301      	movs	r3, #1
 8000994:	0861      	lsrs	r1, r4, #1
 8000996:	401c      	ands	r4, r3
 8000998:	430c      	orrs	r4, r1
 800099a:	002b      	movs	r3, r5
 800099c:	337f      	adds	r3, #127	; 0x7f
 800099e:	2b00      	cmp	r3, #0
 80009a0:	dd51      	ble.n	8000a46 <__aeabi_fmul+0x21a>
 80009a2:	0761      	lsls	r1, r4, #29
 80009a4:	d004      	beq.n	80009b0 <__aeabi_fmul+0x184>
 80009a6:	210f      	movs	r1, #15
 80009a8:	4021      	ands	r1, r4
 80009aa:	2904      	cmp	r1, #4
 80009ac:	d000      	beq.n	80009b0 <__aeabi_fmul+0x184>
 80009ae:	3404      	adds	r4, #4
 80009b0:	0121      	lsls	r1, r4, #4
 80009b2:	d503      	bpl.n	80009bc <__aeabi_fmul+0x190>
 80009b4:	4b43      	ldr	r3, [pc, #268]	; (8000ac4 <__aeabi_fmul+0x298>)
 80009b6:	401c      	ands	r4, r3
 80009b8:	002b      	movs	r3, r5
 80009ba:	3380      	adds	r3, #128	; 0x80
 80009bc:	2bfe      	cmp	r3, #254	; 0xfe
 80009be:	dcc1      	bgt.n	8000944 <__aeabi_fmul+0x118>
 80009c0:	01a1      	lsls	r1, r4, #6
 80009c2:	0a49      	lsrs	r1, r1, #9
 80009c4:	b2d8      	uxtb	r0, r3
 80009c6:	e783      	b.n	80008d0 <__aeabi_fmul+0xa4>
 80009c8:	2c00      	cmp	r4, #0
 80009ca:	d12c      	bne.n	8000a26 <__aeabi_fmul+0x1fa>
 80009cc:	2301      	movs	r3, #1
 80009ce:	4642      	mov	r2, r8
 80009d0:	431e      	orrs	r6, r3
 80009d2:	002b      	movs	r3, r5
 80009d4:	407a      	eors	r2, r7
 80009d6:	2001      	movs	r0, #1
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	1c5d      	adds	r5, r3, #1
 80009dc:	2e0a      	cmp	r6, #10
 80009de:	dd00      	ble.n	80009e2 <__aeabi_fmul+0x1b6>
 80009e0:	e757      	b.n	8000892 <__aeabi_fmul+0x66>
 80009e2:	e76a      	b.n	80008ba <__aeabi_fmul+0x8e>
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d110      	bne.n	8000a0a <__aeabi_fmul+0x1de>
 80009e8:	2301      	movs	r3, #1
 80009ea:	2604      	movs	r6, #4
 80009ec:	2500      	movs	r5, #0
 80009ee:	469a      	mov	sl, r3
 80009f0:	e738      	b.n	8000864 <__aeabi_fmul+0x38>
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <__aeabi_fmul+0x1d4>
 80009f6:	2302      	movs	r3, #2
 80009f8:	2608      	movs	r6, #8
 80009fa:	25ff      	movs	r5, #255	; 0xff
 80009fc:	469a      	mov	sl, r3
 80009fe:	e731      	b.n	8000864 <__aeabi_fmul+0x38>
 8000a00:	2303      	movs	r3, #3
 8000a02:	260c      	movs	r6, #12
 8000a04:	25ff      	movs	r5, #255	; 0xff
 8000a06:	469a      	mov	sl, r3
 8000a08:	e72c      	b.n	8000864 <__aeabi_fmul+0x38>
 8000a0a:	4648      	mov	r0, r9
 8000a0c:	f000 fe12 	bl	8001634 <__clzsi2>
 8000a10:	464a      	mov	r2, r9
 8000a12:	1f43      	subs	r3, r0, #5
 8000a14:	2576      	movs	r5, #118	; 0x76
 8000a16:	409a      	lsls	r2, r3
 8000a18:	2300      	movs	r3, #0
 8000a1a:	426d      	negs	r5, r5
 8000a1c:	4691      	mov	r9, r2
 8000a1e:	2600      	movs	r6, #0
 8000a20:	469a      	mov	sl, r3
 8000a22:	1a2d      	subs	r5, r5, r0
 8000a24:	e71e      	b.n	8000864 <__aeabi_fmul+0x38>
 8000a26:	0020      	movs	r0, r4
 8000a28:	f000 fe04 	bl	8001634 <__clzsi2>
 8000a2c:	4642      	mov	r2, r8
 8000a2e:	1f43      	subs	r3, r0, #5
 8000a30:	409c      	lsls	r4, r3
 8000a32:	1a2b      	subs	r3, r5, r0
 8000a34:	3b76      	subs	r3, #118	; 0x76
 8000a36:	407a      	eors	r2, r7
 8000a38:	2000      	movs	r0, #0
 8000a3a:	b2d2      	uxtb	r2, r2
 8000a3c:	1c5d      	adds	r5, r3, #1
 8000a3e:	2e0a      	cmp	r6, #10
 8000a40:	dd00      	ble.n	8000a44 <__aeabi_fmul+0x218>
 8000a42:	e726      	b.n	8000892 <__aeabi_fmul+0x66>
 8000a44:	e739      	b.n	80008ba <__aeabi_fmul+0x8e>
 8000a46:	2101      	movs	r1, #1
 8000a48:	1acb      	subs	r3, r1, r3
 8000a4a:	2b1b      	cmp	r3, #27
 8000a4c:	dd00      	ble.n	8000a50 <__aeabi_fmul+0x224>
 8000a4e:	e73d      	b.n	80008cc <__aeabi_fmul+0xa0>
 8000a50:	359e      	adds	r5, #158	; 0x9e
 8000a52:	0021      	movs	r1, r4
 8000a54:	40ac      	lsls	r4, r5
 8000a56:	40d9      	lsrs	r1, r3
 8000a58:	1e63      	subs	r3, r4, #1
 8000a5a:	419c      	sbcs	r4, r3
 8000a5c:	4321      	orrs	r1, r4
 8000a5e:	074b      	lsls	r3, r1, #29
 8000a60:	d004      	beq.n	8000a6c <__aeabi_fmul+0x240>
 8000a62:	230f      	movs	r3, #15
 8000a64:	400b      	ands	r3, r1
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	d000      	beq.n	8000a6c <__aeabi_fmul+0x240>
 8000a6a:	3104      	adds	r1, #4
 8000a6c:	014b      	lsls	r3, r1, #5
 8000a6e:	d504      	bpl.n	8000a7a <__aeabi_fmul+0x24e>
 8000a70:	2001      	movs	r0, #1
 8000a72:	2100      	movs	r1, #0
 8000a74:	e72c      	b.n	80008d0 <__aeabi_fmul+0xa4>
 8000a76:	001d      	movs	r5, r3
 8000a78:	e78f      	b.n	800099a <__aeabi_fmul+0x16e>
 8000a7a:	0189      	lsls	r1, r1, #6
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	0a49      	lsrs	r1, r1, #9
 8000a80:	e726      	b.n	80008d0 <__aeabi_fmul+0xa4>
 8000a82:	2302      	movs	r3, #2
 8000a84:	2e0f      	cmp	r6, #15
 8000a86:	d10c      	bne.n	8000aa2 <__aeabi_fmul+0x276>
 8000a88:	2180      	movs	r1, #128	; 0x80
 8000a8a:	464b      	mov	r3, r9
 8000a8c:	03c9      	lsls	r1, r1, #15
 8000a8e:	420b      	tst	r3, r1
 8000a90:	d00d      	beq.n	8000aae <__aeabi_fmul+0x282>
 8000a92:	420c      	tst	r4, r1
 8000a94:	d10b      	bne.n	8000aae <__aeabi_fmul+0x282>
 8000a96:	4321      	orrs	r1, r4
 8000a98:	0249      	lsls	r1, r1, #9
 8000a9a:	003a      	movs	r2, r7
 8000a9c:	20ff      	movs	r0, #255	; 0xff
 8000a9e:	0a49      	lsrs	r1, r1, #9
 8000aa0:	e716      	b.n	80008d0 <__aeabi_fmul+0xa4>
 8000aa2:	2e0b      	cmp	r6, #11
 8000aa4:	d000      	beq.n	8000aa8 <__aeabi_fmul+0x27c>
 8000aa6:	e6f7      	b.n	8000898 <__aeabi_fmul+0x6c>
 8000aa8:	46a1      	mov	r9, r4
 8000aaa:	469a      	mov	sl, r3
 8000aac:	e736      	b.n	800091c <__aeabi_fmul+0xf0>
 8000aae:	2180      	movs	r1, #128	; 0x80
 8000ab0:	464b      	mov	r3, r9
 8000ab2:	03c9      	lsls	r1, r1, #15
 8000ab4:	4319      	orrs	r1, r3
 8000ab6:	0249      	lsls	r1, r1, #9
 8000ab8:	4642      	mov	r2, r8
 8000aba:	20ff      	movs	r0, #255	; 0xff
 8000abc:	0a49      	lsrs	r1, r1, #9
 8000abe:	e707      	b.n	80008d0 <__aeabi_fmul+0xa4>
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	e7df      	b.n	8000a84 <__aeabi_fmul+0x258>
 8000ac4:	f7ffffff 	.word	0xf7ffffff

08000ac8 <__aeabi_fsub>:
 8000ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aca:	46c6      	mov	lr, r8
 8000acc:	0243      	lsls	r3, r0, #9
 8000ace:	0a5b      	lsrs	r3, r3, #9
 8000ad0:	0045      	lsls	r5, r0, #1
 8000ad2:	00da      	lsls	r2, r3, #3
 8000ad4:	0fc4      	lsrs	r4, r0, #31
 8000ad6:	0248      	lsls	r0, r1, #9
 8000ad8:	004f      	lsls	r7, r1, #1
 8000ada:	4694      	mov	ip, r2
 8000adc:	0a42      	lsrs	r2, r0, #9
 8000ade:	001e      	movs	r6, r3
 8000ae0:	4690      	mov	r8, r2
 8000ae2:	b500      	push	{lr}
 8000ae4:	0e2d      	lsrs	r5, r5, #24
 8000ae6:	0e3f      	lsrs	r7, r7, #24
 8000ae8:	0fc9      	lsrs	r1, r1, #31
 8000aea:	0980      	lsrs	r0, r0, #6
 8000aec:	2fff      	cmp	r7, #255	; 0xff
 8000aee:	d059      	beq.n	8000ba4 <__aeabi_fsub+0xdc>
 8000af0:	2201      	movs	r2, #1
 8000af2:	4051      	eors	r1, r2
 8000af4:	428c      	cmp	r4, r1
 8000af6:	d039      	beq.n	8000b6c <__aeabi_fsub+0xa4>
 8000af8:	1bea      	subs	r2, r5, r7
 8000afa:	2a00      	cmp	r2, #0
 8000afc:	dd58      	ble.n	8000bb0 <__aeabi_fsub+0xe8>
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d068      	beq.n	8000bd4 <__aeabi_fsub+0x10c>
 8000b02:	2dff      	cmp	r5, #255	; 0xff
 8000b04:	d100      	bne.n	8000b08 <__aeabi_fsub+0x40>
 8000b06:	e0d1      	b.n	8000cac <__aeabi_fsub+0x1e4>
 8000b08:	2380      	movs	r3, #128	; 0x80
 8000b0a:	04db      	lsls	r3, r3, #19
 8000b0c:	4318      	orrs	r0, r3
 8000b0e:	2a1b      	cmp	r2, #27
 8000b10:	dc00      	bgt.n	8000b14 <__aeabi_fsub+0x4c>
 8000b12:	e0e3      	b.n	8000cdc <__aeabi_fsub+0x214>
 8000b14:	2301      	movs	r3, #1
 8000b16:	4662      	mov	r2, ip
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	015a      	lsls	r2, r3, #5
 8000b1c:	d400      	bmi.n	8000b20 <__aeabi_fsub+0x58>
 8000b1e:	e0ac      	b.n	8000c7a <__aeabi_fsub+0x1b2>
 8000b20:	019b      	lsls	r3, r3, #6
 8000b22:	099e      	lsrs	r6, r3, #6
 8000b24:	0030      	movs	r0, r6
 8000b26:	f000 fd85 	bl	8001634 <__clzsi2>
 8000b2a:	0033      	movs	r3, r6
 8000b2c:	3805      	subs	r0, #5
 8000b2e:	4083      	lsls	r3, r0
 8000b30:	4285      	cmp	r5, r0
 8000b32:	dc00      	bgt.n	8000b36 <__aeabi_fsub+0x6e>
 8000b34:	e0c6      	b.n	8000cc4 <__aeabi_fsub+0x1fc>
 8000b36:	4ab2      	ldr	r2, [pc, #712]	; (8000e00 <__aeabi_fsub+0x338>)
 8000b38:	1a2d      	subs	r5, r5, r0
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	075a      	lsls	r2, r3, #29
 8000b3e:	d004      	beq.n	8000b4a <__aeabi_fsub+0x82>
 8000b40:	220f      	movs	r2, #15
 8000b42:	401a      	ands	r2, r3
 8000b44:	2a04      	cmp	r2, #4
 8000b46:	d000      	beq.n	8000b4a <__aeabi_fsub+0x82>
 8000b48:	3304      	adds	r3, #4
 8000b4a:	015a      	lsls	r2, r3, #5
 8000b4c:	d400      	bmi.n	8000b50 <__aeabi_fsub+0x88>
 8000b4e:	e097      	b.n	8000c80 <__aeabi_fsub+0x1b8>
 8000b50:	1c6a      	adds	r2, r5, #1
 8000b52:	2dfe      	cmp	r5, #254	; 0xfe
 8000b54:	d100      	bne.n	8000b58 <__aeabi_fsub+0x90>
 8000b56:	e084      	b.n	8000c62 <__aeabi_fsub+0x19a>
 8000b58:	019b      	lsls	r3, r3, #6
 8000b5a:	0a5e      	lsrs	r6, r3, #9
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	05d0      	lsls	r0, r2, #23
 8000b60:	4330      	orrs	r0, r6
 8000b62:	07e4      	lsls	r4, r4, #31
 8000b64:	4320      	orrs	r0, r4
 8000b66:	bc80      	pop	{r7}
 8000b68:	46b8      	mov	r8, r7
 8000b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b6c:	1bea      	subs	r2, r5, r7
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	dd41      	ble.n	8000bf6 <__aeabi_fsub+0x12e>
 8000b72:	2f00      	cmp	r7, #0
 8000b74:	d06b      	beq.n	8000c4e <__aeabi_fsub+0x186>
 8000b76:	2dff      	cmp	r5, #255	; 0xff
 8000b78:	d100      	bne.n	8000b7c <__aeabi_fsub+0xb4>
 8000b7a:	e097      	b.n	8000cac <__aeabi_fsub+0x1e4>
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	04db      	lsls	r3, r3, #19
 8000b80:	4318      	orrs	r0, r3
 8000b82:	2a1b      	cmp	r2, #27
 8000b84:	dc00      	bgt.n	8000b88 <__aeabi_fsub+0xc0>
 8000b86:	e0cc      	b.n	8000d22 <__aeabi_fsub+0x25a>
 8000b88:	2301      	movs	r3, #1
 8000b8a:	4463      	add	r3, ip
 8000b8c:	015a      	lsls	r2, r3, #5
 8000b8e:	d574      	bpl.n	8000c7a <__aeabi_fsub+0x1b2>
 8000b90:	3501      	adds	r5, #1
 8000b92:	2dff      	cmp	r5, #255	; 0xff
 8000b94:	d065      	beq.n	8000c62 <__aeabi_fsub+0x19a>
 8000b96:	2201      	movs	r2, #1
 8000b98:	499a      	ldr	r1, [pc, #616]	; (8000e04 <__aeabi_fsub+0x33c>)
 8000b9a:	401a      	ands	r2, r3
 8000b9c:	085b      	lsrs	r3, r3, #1
 8000b9e:	400b      	ands	r3, r1
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	e7cb      	b.n	8000b3c <__aeabi_fsub+0x74>
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d01f      	beq.n	8000be8 <__aeabi_fsub+0x120>
 8000ba8:	428c      	cmp	r4, r1
 8000baa:	d022      	beq.n	8000bf2 <__aeabi_fsub+0x12a>
 8000bac:	002a      	movs	r2, r5
 8000bae:	3aff      	subs	r2, #255	; 0xff
 8000bb0:	2a00      	cmp	r2, #0
 8000bb2:	d035      	beq.n	8000c20 <__aeabi_fsub+0x158>
 8000bb4:	1b7a      	subs	r2, r7, r5
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fsub+0xf4>
 8000bba:	e099      	b.n	8000cf0 <__aeabi_fsub+0x228>
 8000bbc:	4663      	mov	r3, ip
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0xfc>
 8000bc2:	e0dd      	b.n	8000d80 <__aeabi_fsub+0x2b8>
 8000bc4:	1e53      	subs	r3, r2, #1
 8000bc6:	2a01      	cmp	r2, #1
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_fsub+0x104>
 8000bca:	e105      	b.n	8000dd8 <__aeabi_fsub+0x310>
 8000bcc:	2aff      	cmp	r2, #255	; 0xff
 8000bce:	d06b      	beq.n	8000ca8 <__aeabi_fsub+0x1e0>
 8000bd0:	001a      	movs	r2, r3
 8000bd2:	e094      	b.n	8000cfe <__aeabi_fsub+0x236>
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d073      	beq.n	8000cc0 <__aeabi_fsub+0x1f8>
 8000bd8:	1e51      	subs	r1, r2, #1
 8000bda:	2a01      	cmp	r2, #1
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_fsub+0x118>
 8000bde:	e0df      	b.n	8000da0 <__aeabi_fsub+0x2d8>
 8000be0:	2aff      	cmp	r2, #255	; 0xff
 8000be2:	d063      	beq.n	8000cac <__aeabi_fsub+0x1e4>
 8000be4:	000a      	movs	r2, r1
 8000be6:	e792      	b.n	8000b0e <__aeabi_fsub+0x46>
 8000be8:	2201      	movs	r2, #1
 8000bea:	4051      	eors	r1, r2
 8000bec:	42a1      	cmp	r1, r4
 8000bee:	d000      	beq.n	8000bf2 <__aeabi_fsub+0x12a>
 8000bf0:	e782      	b.n	8000af8 <__aeabi_fsub+0x30>
 8000bf2:	002a      	movs	r2, r5
 8000bf4:	3aff      	subs	r2, #255	; 0xff
 8000bf6:	2a00      	cmp	r2, #0
 8000bf8:	d036      	beq.n	8000c68 <__aeabi_fsub+0x1a0>
 8000bfa:	1b7a      	subs	r2, r7, r5
 8000bfc:	2d00      	cmp	r5, #0
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_fsub+0x13a>
 8000c00:	e0aa      	b.n	8000d58 <__aeabi_fsub+0x290>
 8000c02:	2fff      	cmp	r7, #255	; 0xff
 8000c04:	d100      	bne.n	8000c08 <__aeabi_fsub+0x140>
 8000c06:	e0da      	b.n	8000dbe <__aeabi_fsub+0x2f6>
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	4661      	mov	r1, ip
 8000c0c:	04db      	lsls	r3, r3, #19
 8000c0e:	4319      	orrs	r1, r3
 8000c10:	468c      	mov	ip, r1
 8000c12:	2a1b      	cmp	r2, #27
 8000c14:	dc00      	bgt.n	8000c18 <__aeabi_fsub+0x150>
 8000c16:	e0d4      	b.n	8000dc2 <__aeabi_fsub+0x2fa>
 8000c18:	2301      	movs	r3, #1
 8000c1a:	003d      	movs	r5, r7
 8000c1c:	181b      	adds	r3, r3, r0
 8000c1e:	e7b5      	b.n	8000b8c <__aeabi_fsub+0xc4>
 8000c20:	27fe      	movs	r7, #254	; 0xfe
 8000c22:	1c6a      	adds	r2, r5, #1
 8000c24:	4217      	tst	r7, r2
 8000c26:	d171      	bne.n	8000d0c <__aeabi_fsub+0x244>
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d000      	beq.n	8000c2e <__aeabi_fsub+0x166>
 8000c2c:	e09e      	b.n	8000d6c <__aeabi_fsub+0x2a4>
 8000c2e:	4663      	mov	r3, ip
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d100      	bne.n	8000c36 <__aeabi_fsub+0x16e>
 8000c34:	e0d5      	b.n	8000de2 <__aeabi_fsub+0x31a>
 8000c36:	2200      	movs	r2, #0
 8000c38:	2800      	cmp	r0, #0
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_fsub+0x176>
 8000c3c:	e78f      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000c3e:	1a1b      	subs	r3, r3, r0
 8000c40:	015e      	lsls	r6, r3, #5
 8000c42:	d400      	bmi.n	8000c46 <__aeabi_fsub+0x17e>
 8000c44:	e0d6      	b.n	8000df4 <__aeabi_fsub+0x32c>
 8000c46:	4663      	mov	r3, ip
 8000c48:	000c      	movs	r4, r1
 8000c4a:	1ac3      	subs	r3, r0, r3
 8000c4c:	e776      	b.n	8000b3c <__aeabi_fsub+0x74>
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	d036      	beq.n	8000cc0 <__aeabi_fsub+0x1f8>
 8000c52:	1e51      	subs	r1, r2, #1
 8000c54:	2a01      	cmp	r2, #1
 8000c56:	d100      	bne.n	8000c5a <__aeabi_fsub+0x192>
 8000c58:	e09a      	b.n	8000d90 <__aeabi_fsub+0x2c8>
 8000c5a:	2aff      	cmp	r2, #255	; 0xff
 8000c5c:	d026      	beq.n	8000cac <__aeabi_fsub+0x1e4>
 8000c5e:	000a      	movs	r2, r1
 8000c60:	e78f      	b.n	8000b82 <__aeabi_fsub+0xba>
 8000c62:	22ff      	movs	r2, #255	; 0xff
 8000c64:	2600      	movs	r6, #0
 8000c66:	e77a      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000c68:	27fe      	movs	r7, #254	; 0xfe
 8000c6a:	1c6a      	adds	r2, r5, #1
 8000c6c:	4217      	tst	r7, r2
 8000c6e:	d062      	beq.n	8000d36 <__aeabi_fsub+0x26e>
 8000c70:	2aff      	cmp	r2, #255	; 0xff
 8000c72:	d0f6      	beq.n	8000c62 <__aeabi_fsub+0x19a>
 8000c74:	0015      	movs	r5, r2
 8000c76:	4460      	add	r0, ip
 8000c78:	0843      	lsrs	r3, r0, #1
 8000c7a:	075a      	lsls	r2, r3, #29
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fsub+0x1b8>
 8000c7e:	e75f      	b.n	8000b40 <__aeabi_fsub+0x78>
 8000c80:	08db      	lsrs	r3, r3, #3
 8000c82:	2dff      	cmp	r5, #255	; 0xff
 8000c84:	d012      	beq.n	8000cac <__aeabi_fsub+0x1e4>
 8000c86:	025b      	lsls	r3, r3, #9
 8000c88:	0a5e      	lsrs	r6, r3, #9
 8000c8a:	b2ea      	uxtb	r2, r5
 8000c8c:	e767      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000c8e:	4662      	mov	r2, ip
 8000c90:	2a00      	cmp	r2, #0
 8000c92:	d100      	bne.n	8000c96 <__aeabi_fsub+0x1ce>
 8000c94:	e093      	b.n	8000dbe <__aeabi_fsub+0x2f6>
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d008      	beq.n	8000cac <__aeabi_fsub+0x1e4>
 8000c9a:	2280      	movs	r2, #128	; 0x80
 8000c9c:	03d2      	lsls	r2, r2, #15
 8000c9e:	4213      	tst	r3, r2
 8000ca0:	d004      	beq.n	8000cac <__aeabi_fsub+0x1e4>
 8000ca2:	4640      	mov	r0, r8
 8000ca4:	4210      	tst	r0, r2
 8000ca6:	d101      	bne.n	8000cac <__aeabi_fsub+0x1e4>
 8000ca8:	000c      	movs	r4, r1
 8000caa:	4643      	mov	r3, r8
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d0d8      	beq.n	8000c62 <__aeabi_fsub+0x19a>
 8000cb0:	2680      	movs	r6, #128	; 0x80
 8000cb2:	03f6      	lsls	r6, r6, #15
 8000cb4:	431e      	orrs	r6, r3
 8000cb6:	0276      	lsls	r6, r6, #9
 8000cb8:	22ff      	movs	r2, #255	; 0xff
 8000cba:	0a76      	lsrs	r6, r6, #9
 8000cbc:	e74f      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	e7de      	b.n	8000c82 <__aeabi_fsub+0x1ba>
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	1b40      	subs	r0, r0, r5
 8000cc8:	3001      	adds	r0, #1
 8000cca:	1a12      	subs	r2, r2, r0
 8000ccc:	0019      	movs	r1, r3
 8000cce:	4093      	lsls	r3, r2
 8000cd0:	40c1      	lsrs	r1, r0
 8000cd2:	1e5a      	subs	r2, r3, #1
 8000cd4:	4193      	sbcs	r3, r2
 8000cd6:	2500      	movs	r5, #0
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	e72f      	b.n	8000b3c <__aeabi_fsub+0x74>
 8000cdc:	2320      	movs	r3, #32
 8000cde:	1a9b      	subs	r3, r3, r2
 8000ce0:	0001      	movs	r1, r0
 8000ce2:	4098      	lsls	r0, r3
 8000ce4:	0003      	movs	r3, r0
 8000ce6:	40d1      	lsrs	r1, r2
 8000ce8:	1e5a      	subs	r2, r3, #1
 8000cea:	4193      	sbcs	r3, r2
 8000cec:	430b      	orrs	r3, r1
 8000cee:	e712      	b.n	8000b16 <__aeabi_fsub+0x4e>
 8000cf0:	2fff      	cmp	r7, #255	; 0xff
 8000cf2:	d0d9      	beq.n	8000ca8 <__aeabi_fsub+0x1e0>
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	4664      	mov	r4, ip
 8000cf8:	04db      	lsls	r3, r3, #19
 8000cfa:	431c      	orrs	r4, r3
 8000cfc:	46a4      	mov	ip, r4
 8000cfe:	2a1b      	cmp	r2, #27
 8000d00:	dd52      	ble.n	8000da8 <__aeabi_fsub+0x2e0>
 8000d02:	2301      	movs	r3, #1
 8000d04:	000c      	movs	r4, r1
 8000d06:	003d      	movs	r5, r7
 8000d08:	1ac3      	subs	r3, r0, r3
 8000d0a:	e706      	b.n	8000b1a <__aeabi_fsub+0x52>
 8000d0c:	4663      	mov	r3, ip
 8000d0e:	1a1e      	subs	r6, r3, r0
 8000d10:	0173      	lsls	r3, r6, #5
 8000d12:	d439      	bmi.n	8000d88 <__aeabi_fsub+0x2c0>
 8000d14:	2e00      	cmp	r6, #0
 8000d16:	d000      	beq.n	8000d1a <__aeabi_fsub+0x252>
 8000d18:	e704      	b.n	8000b24 <__aeabi_fsub+0x5c>
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2600      	movs	r6, #0
 8000d20:	e71d      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000d22:	2320      	movs	r3, #32
 8000d24:	1a9b      	subs	r3, r3, r2
 8000d26:	0001      	movs	r1, r0
 8000d28:	4098      	lsls	r0, r3
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	40d1      	lsrs	r1, r2
 8000d2e:	1e5a      	subs	r2, r3, #1
 8000d30:	4193      	sbcs	r3, r2
 8000d32:	430b      	orrs	r3, r1
 8000d34:	e729      	b.n	8000b8a <__aeabi_fsub+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d1a9      	bne.n	8000c8e <__aeabi_fsub+0x1c6>
 8000d3a:	4663      	mov	r3, ip
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d056      	beq.n	8000dee <__aeabi_fsub+0x326>
 8000d40:	2200      	movs	r2, #0
 8000d42:	2800      	cmp	r0, #0
 8000d44:	d100      	bne.n	8000d48 <__aeabi_fsub+0x280>
 8000d46:	e70a      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000d48:	0003      	movs	r3, r0
 8000d4a:	4463      	add	r3, ip
 8000d4c:	015a      	lsls	r2, r3, #5
 8000d4e:	d594      	bpl.n	8000c7a <__aeabi_fsub+0x1b2>
 8000d50:	4a2b      	ldr	r2, [pc, #172]	; (8000e00 <__aeabi_fsub+0x338>)
 8000d52:	3501      	adds	r5, #1
 8000d54:	4013      	ands	r3, r2
 8000d56:	e790      	b.n	8000c7a <__aeabi_fsub+0x1b2>
 8000d58:	4663      	mov	r3, ip
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0af      	beq.n	8000cbe <__aeabi_fsub+0x1f6>
 8000d5e:	1e53      	subs	r3, r2, #1
 8000d60:	2a01      	cmp	r2, #1
 8000d62:	d015      	beq.n	8000d90 <__aeabi_fsub+0x2c8>
 8000d64:	2aff      	cmp	r2, #255	; 0xff
 8000d66:	d02a      	beq.n	8000dbe <__aeabi_fsub+0x2f6>
 8000d68:	001a      	movs	r2, r3
 8000d6a:	e752      	b.n	8000c12 <__aeabi_fsub+0x14a>
 8000d6c:	4662      	mov	r2, ip
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	d191      	bne.n	8000c96 <__aeabi_fsub+0x1ce>
 8000d72:	2800      	cmp	r0, #0
 8000d74:	d198      	bne.n	8000ca8 <__aeabi_fsub+0x1e0>
 8000d76:	2680      	movs	r6, #128	; 0x80
 8000d78:	2400      	movs	r4, #0
 8000d7a:	22ff      	movs	r2, #255	; 0xff
 8000d7c:	03f6      	lsls	r6, r6, #15
 8000d7e:	e6ee      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000d80:	000c      	movs	r4, r1
 8000d82:	4643      	mov	r3, r8
 8000d84:	0015      	movs	r5, r2
 8000d86:	e77c      	b.n	8000c82 <__aeabi_fsub+0x1ba>
 8000d88:	4663      	mov	r3, ip
 8000d8a:	000c      	movs	r4, r1
 8000d8c:	1ac6      	subs	r6, r0, r3
 8000d8e:	e6c9      	b.n	8000b24 <__aeabi_fsub+0x5c>
 8000d90:	0003      	movs	r3, r0
 8000d92:	4463      	add	r3, ip
 8000d94:	2501      	movs	r5, #1
 8000d96:	015a      	lsls	r2, r3, #5
 8000d98:	d400      	bmi.n	8000d9c <__aeabi_fsub+0x2d4>
 8000d9a:	e76e      	b.n	8000c7a <__aeabi_fsub+0x1b2>
 8000d9c:	2502      	movs	r5, #2
 8000d9e:	e6fa      	b.n	8000b96 <__aeabi_fsub+0xce>
 8000da0:	4663      	mov	r3, ip
 8000da2:	2501      	movs	r5, #1
 8000da4:	1a1b      	subs	r3, r3, r0
 8000da6:	e6b8      	b.n	8000b1a <__aeabi_fsub+0x52>
 8000da8:	4664      	mov	r4, ip
 8000daa:	2320      	movs	r3, #32
 8000dac:	40d4      	lsrs	r4, r2
 8000dae:	1a9b      	subs	r3, r3, r2
 8000db0:	4662      	mov	r2, ip
 8000db2:	409a      	lsls	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	4193      	sbcs	r3, r2
 8000dba:	4323      	orrs	r3, r4
 8000dbc:	e7a2      	b.n	8000d04 <__aeabi_fsub+0x23c>
 8000dbe:	4643      	mov	r3, r8
 8000dc0:	e774      	b.n	8000cac <__aeabi_fsub+0x1e4>
 8000dc2:	4661      	mov	r1, ip
 8000dc4:	2320      	movs	r3, #32
 8000dc6:	40d1      	lsrs	r1, r2
 8000dc8:	1a9b      	subs	r3, r3, r2
 8000dca:	4662      	mov	r2, ip
 8000dcc:	409a      	lsls	r2, r3
 8000dce:	0013      	movs	r3, r2
 8000dd0:	1e5a      	subs	r2, r3, #1
 8000dd2:	4193      	sbcs	r3, r2
 8000dd4:	430b      	orrs	r3, r1
 8000dd6:	e720      	b.n	8000c1a <__aeabi_fsub+0x152>
 8000dd8:	4663      	mov	r3, ip
 8000dda:	000c      	movs	r4, r1
 8000ddc:	2501      	movs	r5, #1
 8000dde:	1ac3      	subs	r3, r0, r3
 8000de0:	e69b      	b.n	8000b1a <__aeabi_fsub+0x52>
 8000de2:	2800      	cmp	r0, #0
 8000de4:	d099      	beq.n	8000d1a <__aeabi_fsub+0x252>
 8000de6:	000c      	movs	r4, r1
 8000de8:	4646      	mov	r6, r8
 8000dea:	2200      	movs	r2, #0
 8000dec:	e6b7      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000dee:	4646      	mov	r6, r8
 8000df0:	2200      	movs	r2, #0
 8000df2:	e6b4      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d000      	beq.n	8000dfa <__aeabi_fsub+0x332>
 8000df8:	e73f      	b.n	8000c7a <__aeabi_fsub+0x1b2>
 8000dfa:	2400      	movs	r4, #0
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	e6ae      	b.n	8000b5e <__aeabi_fsub+0x96>
 8000e00:	fbffffff 	.word	0xfbffffff
 8000e04:	7dffffff 	.word	0x7dffffff

08000e08 <__aeabi_f2iz>:
 8000e08:	0241      	lsls	r1, r0, #9
 8000e0a:	0042      	lsls	r2, r0, #1
 8000e0c:	0fc3      	lsrs	r3, r0, #31
 8000e0e:	0a49      	lsrs	r1, r1, #9
 8000e10:	2000      	movs	r0, #0
 8000e12:	0e12      	lsrs	r2, r2, #24
 8000e14:	2a7e      	cmp	r2, #126	; 0x7e
 8000e16:	dd03      	ble.n	8000e20 <__aeabi_f2iz+0x18>
 8000e18:	2a9d      	cmp	r2, #157	; 0x9d
 8000e1a:	dd02      	ble.n	8000e22 <__aeabi_f2iz+0x1a>
 8000e1c:	4a09      	ldr	r2, [pc, #36]	; (8000e44 <__aeabi_f2iz+0x3c>)
 8000e1e:	1898      	adds	r0, r3, r2
 8000e20:	4770      	bx	lr
 8000e22:	2080      	movs	r0, #128	; 0x80
 8000e24:	0400      	lsls	r0, r0, #16
 8000e26:	4301      	orrs	r1, r0
 8000e28:	2a95      	cmp	r2, #149	; 0x95
 8000e2a:	dc07      	bgt.n	8000e3c <__aeabi_f2iz+0x34>
 8000e2c:	2096      	movs	r0, #150	; 0x96
 8000e2e:	1a82      	subs	r2, r0, r2
 8000e30:	40d1      	lsrs	r1, r2
 8000e32:	4248      	negs	r0, r1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1f3      	bne.n	8000e20 <__aeabi_f2iz+0x18>
 8000e38:	0008      	movs	r0, r1
 8000e3a:	e7f1      	b.n	8000e20 <__aeabi_f2iz+0x18>
 8000e3c:	3a96      	subs	r2, #150	; 0x96
 8000e3e:	4091      	lsls	r1, r2
 8000e40:	e7f7      	b.n	8000e32 <__aeabi_f2iz+0x2a>
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	7fffffff 	.word	0x7fffffff

08000e48 <__aeabi_i2f>:
 8000e48:	b570      	push	{r4, r5, r6, lr}
 8000e4a:	2800      	cmp	r0, #0
 8000e4c:	d013      	beq.n	8000e76 <__aeabi_i2f+0x2e>
 8000e4e:	17c3      	asrs	r3, r0, #31
 8000e50:	18c5      	adds	r5, r0, r3
 8000e52:	405d      	eors	r5, r3
 8000e54:	0fc4      	lsrs	r4, r0, #31
 8000e56:	0028      	movs	r0, r5
 8000e58:	f000 fbec 	bl	8001634 <__clzsi2>
 8000e5c:	239e      	movs	r3, #158	; 0x9e
 8000e5e:	0001      	movs	r1, r0
 8000e60:	1a1b      	subs	r3, r3, r0
 8000e62:	2b96      	cmp	r3, #150	; 0x96
 8000e64:	dc0f      	bgt.n	8000e86 <__aeabi_i2f+0x3e>
 8000e66:	2808      	cmp	r0, #8
 8000e68:	d031      	beq.n	8000ece <__aeabi_i2f+0x86>
 8000e6a:	3908      	subs	r1, #8
 8000e6c:	408d      	lsls	r5, r1
 8000e6e:	026d      	lsls	r5, r5, #9
 8000e70:	0a6d      	lsrs	r5, r5, #9
 8000e72:	b2d8      	uxtb	r0, r3
 8000e74:	e002      	b.n	8000e7c <__aeabi_i2f+0x34>
 8000e76:	2400      	movs	r4, #0
 8000e78:	2000      	movs	r0, #0
 8000e7a:	2500      	movs	r5, #0
 8000e7c:	05c0      	lsls	r0, r0, #23
 8000e7e:	4328      	orrs	r0, r5
 8000e80:	07e4      	lsls	r4, r4, #31
 8000e82:	4320      	orrs	r0, r4
 8000e84:	bd70      	pop	{r4, r5, r6, pc}
 8000e86:	2b99      	cmp	r3, #153	; 0x99
 8000e88:	dd0c      	ble.n	8000ea4 <__aeabi_i2f+0x5c>
 8000e8a:	2205      	movs	r2, #5
 8000e8c:	1a12      	subs	r2, r2, r0
 8000e8e:	0028      	movs	r0, r5
 8000e90:	40d0      	lsrs	r0, r2
 8000e92:	0002      	movs	r2, r0
 8000e94:	0008      	movs	r0, r1
 8000e96:	301b      	adds	r0, #27
 8000e98:	4085      	lsls	r5, r0
 8000e9a:	0028      	movs	r0, r5
 8000e9c:	1e45      	subs	r5, r0, #1
 8000e9e:	41a8      	sbcs	r0, r5
 8000ea0:	4302      	orrs	r2, r0
 8000ea2:	0015      	movs	r5, r2
 8000ea4:	2905      	cmp	r1, #5
 8000ea6:	dc16      	bgt.n	8000ed6 <__aeabi_i2f+0x8e>
 8000ea8:	002a      	movs	r2, r5
 8000eaa:	480f      	ldr	r0, [pc, #60]	; (8000ee8 <__aeabi_i2f+0xa0>)
 8000eac:	4002      	ands	r2, r0
 8000eae:	076e      	lsls	r6, r5, #29
 8000eb0:	d009      	beq.n	8000ec6 <__aeabi_i2f+0x7e>
 8000eb2:	260f      	movs	r6, #15
 8000eb4:	4035      	ands	r5, r6
 8000eb6:	2d04      	cmp	r5, #4
 8000eb8:	d005      	beq.n	8000ec6 <__aeabi_i2f+0x7e>
 8000eba:	3204      	adds	r2, #4
 8000ebc:	0155      	lsls	r5, r2, #5
 8000ebe:	d502      	bpl.n	8000ec6 <__aeabi_i2f+0x7e>
 8000ec0:	239f      	movs	r3, #159	; 0x9f
 8000ec2:	4002      	ands	r2, r0
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	0192      	lsls	r2, r2, #6
 8000ec8:	0a55      	lsrs	r5, r2, #9
 8000eca:	b2d8      	uxtb	r0, r3
 8000ecc:	e7d6      	b.n	8000e7c <__aeabi_i2f+0x34>
 8000ece:	026d      	lsls	r5, r5, #9
 8000ed0:	2096      	movs	r0, #150	; 0x96
 8000ed2:	0a6d      	lsrs	r5, r5, #9
 8000ed4:	e7d2      	b.n	8000e7c <__aeabi_i2f+0x34>
 8000ed6:	1f4a      	subs	r2, r1, #5
 8000ed8:	4095      	lsls	r5, r2
 8000eda:	002a      	movs	r2, r5
 8000edc:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <__aeabi_i2f+0xa0>)
 8000ede:	4002      	ands	r2, r0
 8000ee0:	076e      	lsls	r6, r5, #29
 8000ee2:	d0f0      	beq.n	8000ec6 <__aeabi_i2f+0x7e>
 8000ee4:	e7e5      	b.n	8000eb2 <__aeabi_i2f+0x6a>
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	fbffffff 	.word	0xfbffffff

08000eec <__aeabi_ddiv>:
 8000eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eee:	4657      	mov	r7, sl
 8000ef0:	464e      	mov	r6, r9
 8000ef2:	4645      	mov	r5, r8
 8000ef4:	46de      	mov	lr, fp
 8000ef6:	b5e0      	push	{r5, r6, r7, lr}
 8000ef8:	030c      	lsls	r4, r1, #12
 8000efa:	001f      	movs	r7, r3
 8000efc:	004b      	lsls	r3, r1, #1
 8000efe:	4681      	mov	r9, r0
 8000f00:	4692      	mov	sl, r2
 8000f02:	0005      	movs	r5, r0
 8000f04:	b085      	sub	sp, #20
 8000f06:	0b24      	lsrs	r4, r4, #12
 8000f08:	0d5b      	lsrs	r3, r3, #21
 8000f0a:	0fce      	lsrs	r6, r1, #31
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_ddiv+0x26>
 8000f10:	e152      	b.n	80011b8 <__aeabi_ddiv+0x2cc>
 8000f12:	4ad2      	ldr	r2, [pc, #840]	; (800125c <__aeabi_ddiv+0x370>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0x2e>
 8000f18:	e16e      	b.n	80011f8 <__aeabi_ddiv+0x30c>
 8000f1a:	0f42      	lsrs	r2, r0, #29
 8000f1c:	00e4      	lsls	r4, r4, #3
 8000f1e:	4314      	orrs	r4, r2
 8000f20:	2280      	movs	r2, #128	; 0x80
 8000f22:	0412      	lsls	r2, r2, #16
 8000f24:	4322      	orrs	r2, r4
 8000f26:	4690      	mov	r8, r2
 8000f28:	4acd      	ldr	r2, [pc, #820]	; (8001260 <__aeabi_ddiv+0x374>)
 8000f2a:	00c5      	lsls	r5, r0, #3
 8000f2c:	4693      	mov	fp, r2
 8000f2e:	449b      	add	fp, r3
 8000f30:	2300      	movs	r3, #0
 8000f32:	4699      	mov	r9, r3
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	033c      	lsls	r4, r7, #12
 8000f38:	007b      	lsls	r3, r7, #1
 8000f3a:	4650      	mov	r0, sl
 8000f3c:	0b24      	lsrs	r4, r4, #12
 8000f3e:	0d5b      	lsrs	r3, r3, #21
 8000f40:	0fff      	lsrs	r7, r7, #31
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d100      	bne.n	8000f48 <__aeabi_ddiv+0x5c>
 8000f46:	e11a      	b.n	800117e <__aeabi_ddiv+0x292>
 8000f48:	4ac4      	ldr	r2, [pc, #784]	; (800125c <__aeabi_ddiv+0x370>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_ddiv+0x64>
 8000f4e:	e15e      	b.n	800120e <__aeabi_ddiv+0x322>
 8000f50:	0f42      	lsrs	r2, r0, #29
 8000f52:	00e4      	lsls	r4, r4, #3
 8000f54:	4322      	orrs	r2, r4
 8000f56:	2480      	movs	r4, #128	; 0x80
 8000f58:	0424      	lsls	r4, r4, #16
 8000f5a:	4314      	orrs	r4, r2
 8000f5c:	4ac0      	ldr	r2, [pc, #768]	; (8001260 <__aeabi_ddiv+0x374>)
 8000f5e:	00c1      	lsls	r1, r0, #3
 8000f60:	4694      	mov	ip, r2
 8000f62:	465a      	mov	r2, fp
 8000f64:	4463      	add	r3, ip
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	469b      	mov	fp, r3
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	0033      	movs	r3, r6
 8000f6e:	407b      	eors	r3, r7
 8000f70:	469a      	mov	sl, r3
 8000f72:	464b      	mov	r3, r9
 8000f74:	2b0f      	cmp	r3, #15
 8000f76:	d827      	bhi.n	8000fc8 <__aeabi_ddiv+0xdc>
 8000f78:	4aba      	ldr	r2, [pc, #744]	; (8001264 <__aeabi_ddiv+0x378>)
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	58d3      	ldr	r3, [r2, r3]
 8000f7e:	469f      	mov	pc, r3
 8000f80:	46b2      	mov	sl, r6
 8000f82:	9b00      	ldr	r3, [sp, #0]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d016      	beq.n	8000fb6 <__aeabi_ddiv+0xca>
 8000f88:	2b03      	cmp	r3, #3
 8000f8a:	d100      	bne.n	8000f8e <__aeabi_ddiv+0xa2>
 8000f8c:	e287      	b.n	800149e <__aeabi_ddiv+0x5b2>
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d000      	beq.n	8000f94 <__aeabi_ddiv+0xa8>
 8000f92:	e0d5      	b.n	8001140 <__aeabi_ddiv+0x254>
 8000f94:	2300      	movs	r3, #0
 8000f96:	2200      	movs	r2, #0
 8000f98:	2500      	movs	r5, #0
 8000f9a:	051b      	lsls	r3, r3, #20
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	4652      	mov	r2, sl
 8000fa0:	07d2      	lsls	r2, r2, #31
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	0028      	movs	r0, r5
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	b005      	add	sp, #20
 8000faa:	bcf0      	pop	{r4, r5, r6, r7}
 8000fac:	46bb      	mov	fp, r7
 8000fae:	46b2      	mov	sl, r6
 8000fb0:	46a9      	mov	r9, r5
 8000fb2:	46a0      	mov	r8, r4
 8000fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2500      	movs	r5, #0
 8000fba:	4ba8      	ldr	r3, [pc, #672]	; (800125c <__aeabi_ddiv+0x370>)
 8000fbc:	e7ed      	b.n	8000f9a <__aeabi_ddiv+0xae>
 8000fbe:	46ba      	mov	sl, r7
 8000fc0:	46a0      	mov	r8, r4
 8000fc2:	000d      	movs	r5, r1
 8000fc4:	9000      	str	r0, [sp, #0]
 8000fc6:	e7dc      	b.n	8000f82 <__aeabi_ddiv+0x96>
 8000fc8:	4544      	cmp	r4, r8
 8000fca:	d200      	bcs.n	8000fce <__aeabi_ddiv+0xe2>
 8000fcc:	e1c4      	b.n	8001358 <__aeabi_ddiv+0x46c>
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_ddiv+0xe6>
 8000fd0:	e1bf      	b.n	8001352 <__aeabi_ddiv+0x466>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	002e      	movs	r6, r5
 8000fda:	4640      	mov	r0, r8
 8000fdc:	2500      	movs	r5, #0
 8000fde:	44e3      	add	fp, ip
 8000fe0:	0223      	lsls	r3, r4, #8
 8000fe2:	0e0c      	lsrs	r4, r1, #24
 8000fe4:	431c      	orrs	r4, r3
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	4699      	mov	r9, r3
 8000fea:	0423      	lsls	r3, r4, #16
 8000fec:	020a      	lsls	r2, r1, #8
 8000fee:	0c1f      	lsrs	r7, r3, #16
 8000ff0:	4649      	mov	r1, r9
 8000ff2:	9200      	str	r2, [sp, #0]
 8000ff4:	9701      	str	r7, [sp, #4]
 8000ff6:	f7ff f90d 	bl	8000214 <__aeabi_uidivmod>
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	437a      	muls	r2, r7
 8000ffe:	040b      	lsls	r3, r1, #16
 8001000:	0c31      	lsrs	r1, r6, #16
 8001002:	4680      	mov	r8, r0
 8001004:	4319      	orrs	r1, r3
 8001006:	428a      	cmp	r2, r1
 8001008:	d907      	bls.n	800101a <__aeabi_ddiv+0x12e>
 800100a:	2301      	movs	r3, #1
 800100c:	425b      	negs	r3, r3
 800100e:	469c      	mov	ip, r3
 8001010:	1909      	adds	r1, r1, r4
 8001012:	44e0      	add	r8, ip
 8001014:	428c      	cmp	r4, r1
 8001016:	d800      	bhi.n	800101a <__aeabi_ddiv+0x12e>
 8001018:	e201      	b.n	800141e <__aeabi_ddiv+0x532>
 800101a:	1a88      	subs	r0, r1, r2
 800101c:	4649      	mov	r1, r9
 800101e:	f7ff f8f9 	bl	8000214 <__aeabi_uidivmod>
 8001022:	9a01      	ldr	r2, [sp, #4]
 8001024:	0436      	lsls	r6, r6, #16
 8001026:	4342      	muls	r2, r0
 8001028:	0409      	lsls	r1, r1, #16
 800102a:	0c36      	lsrs	r6, r6, #16
 800102c:	0003      	movs	r3, r0
 800102e:	430e      	orrs	r6, r1
 8001030:	42b2      	cmp	r2, r6
 8001032:	d904      	bls.n	800103e <__aeabi_ddiv+0x152>
 8001034:	1936      	adds	r6, r6, r4
 8001036:	3b01      	subs	r3, #1
 8001038:	42b4      	cmp	r4, r6
 800103a:	d800      	bhi.n	800103e <__aeabi_ddiv+0x152>
 800103c:	e1e9      	b.n	8001412 <__aeabi_ddiv+0x526>
 800103e:	1ab0      	subs	r0, r6, r2
 8001040:	4642      	mov	r2, r8
 8001042:	9e00      	ldr	r6, [sp, #0]
 8001044:	0412      	lsls	r2, r2, #16
 8001046:	431a      	orrs	r2, r3
 8001048:	0c33      	lsrs	r3, r6, #16
 800104a:	001f      	movs	r7, r3
 800104c:	0c11      	lsrs	r1, r2, #16
 800104e:	4690      	mov	r8, r2
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	0413      	lsls	r3, r2, #16
 8001054:	0432      	lsls	r2, r6, #16
 8001056:	0c16      	lsrs	r6, r2, #16
 8001058:	0032      	movs	r2, r6
 800105a:	0c1b      	lsrs	r3, r3, #16
 800105c:	435a      	muls	r2, r3
 800105e:	9603      	str	r6, [sp, #12]
 8001060:	437b      	muls	r3, r7
 8001062:	434e      	muls	r6, r1
 8001064:	4379      	muls	r1, r7
 8001066:	0c17      	lsrs	r7, r2, #16
 8001068:	46bc      	mov	ip, r7
 800106a:	199b      	adds	r3, r3, r6
 800106c:	4463      	add	r3, ip
 800106e:	429e      	cmp	r6, r3
 8001070:	d903      	bls.n	800107a <__aeabi_ddiv+0x18e>
 8001072:	2680      	movs	r6, #128	; 0x80
 8001074:	0276      	lsls	r6, r6, #9
 8001076:	46b4      	mov	ip, r6
 8001078:	4461      	add	r1, ip
 800107a:	0c1e      	lsrs	r6, r3, #16
 800107c:	1871      	adds	r1, r6, r1
 800107e:	0416      	lsls	r6, r2, #16
 8001080:	041b      	lsls	r3, r3, #16
 8001082:	0c36      	lsrs	r6, r6, #16
 8001084:	199e      	adds	r6, r3, r6
 8001086:	4288      	cmp	r0, r1
 8001088:	d302      	bcc.n	8001090 <__aeabi_ddiv+0x1a4>
 800108a:	d112      	bne.n	80010b2 <__aeabi_ddiv+0x1c6>
 800108c:	42b5      	cmp	r5, r6
 800108e:	d210      	bcs.n	80010b2 <__aeabi_ddiv+0x1c6>
 8001090:	4643      	mov	r3, r8
 8001092:	1e5a      	subs	r2, r3, #1
 8001094:	9b00      	ldr	r3, [sp, #0]
 8001096:	469c      	mov	ip, r3
 8001098:	4465      	add	r5, ip
 800109a:	001f      	movs	r7, r3
 800109c:	429d      	cmp	r5, r3
 800109e:	419b      	sbcs	r3, r3
 80010a0:	425b      	negs	r3, r3
 80010a2:	191b      	adds	r3, r3, r4
 80010a4:	18c0      	adds	r0, r0, r3
 80010a6:	4284      	cmp	r4, r0
 80010a8:	d200      	bcs.n	80010ac <__aeabi_ddiv+0x1c0>
 80010aa:	e19e      	b.n	80013ea <__aeabi_ddiv+0x4fe>
 80010ac:	d100      	bne.n	80010b0 <__aeabi_ddiv+0x1c4>
 80010ae:	e199      	b.n	80013e4 <__aeabi_ddiv+0x4f8>
 80010b0:	4690      	mov	r8, r2
 80010b2:	1bae      	subs	r6, r5, r6
 80010b4:	42b5      	cmp	r5, r6
 80010b6:	41ad      	sbcs	r5, r5
 80010b8:	1a40      	subs	r0, r0, r1
 80010ba:	426d      	negs	r5, r5
 80010bc:	1b40      	subs	r0, r0, r5
 80010be:	4284      	cmp	r4, r0
 80010c0:	d100      	bne.n	80010c4 <__aeabi_ddiv+0x1d8>
 80010c2:	e1d2      	b.n	800146a <__aeabi_ddiv+0x57e>
 80010c4:	4649      	mov	r1, r9
 80010c6:	f7ff f8a5 	bl	8000214 <__aeabi_uidivmod>
 80010ca:	9a01      	ldr	r2, [sp, #4]
 80010cc:	040b      	lsls	r3, r1, #16
 80010ce:	4342      	muls	r2, r0
 80010d0:	0c31      	lsrs	r1, r6, #16
 80010d2:	0005      	movs	r5, r0
 80010d4:	4319      	orrs	r1, r3
 80010d6:	428a      	cmp	r2, r1
 80010d8:	d900      	bls.n	80010dc <__aeabi_ddiv+0x1f0>
 80010da:	e16c      	b.n	80013b6 <__aeabi_ddiv+0x4ca>
 80010dc:	1a88      	subs	r0, r1, r2
 80010de:	4649      	mov	r1, r9
 80010e0:	f7ff f898 	bl	8000214 <__aeabi_uidivmod>
 80010e4:	9a01      	ldr	r2, [sp, #4]
 80010e6:	0436      	lsls	r6, r6, #16
 80010e8:	4342      	muls	r2, r0
 80010ea:	0409      	lsls	r1, r1, #16
 80010ec:	0c36      	lsrs	r6, r6, #16
 80010ee:	0003      	movs	r3, r0
 80010f0:	430e      	orrs	r6, r1
 80010f2:	42b2      	cmp	r2, r6
 80010f4:	d900      	bls.n	80010f8 <__aeabi_ddiv+0x20c>
 80010f6:	e153      	b.n	80013a0 <__aeabi_ddiv+0x4b4>
 80010f8:	9803      	ldr	r0, [sp, #12]
 80010fa:	1ab6      	subs	r6, r6, r2
 80010fc:	0002      	movs	r2, r0
 80010fe:	042d      	lsls	r5, r5, #16
 8001100:	431d      	orrs	r5, r3
 8001102:	9f02      	ldr	r7, [sp, #8]
 8001104:	042b      	lsls	r3, r5, #16
 8001106:	0c1b      	lsrs	r3, r3, #16
 8001108:	435a      	muls	r2, r3
 800110a:	437b      	muls	r3, r7
 800110c:	469c      	mov	ip, r3
 800110e:	0c29      	lsrs	r1, r5, #16
 8001110:	4348      	muls	r0, r1
 8001112:	0c13      	lsrs	r3, r2, #16
 8001114:	4484      	add	ip, r0
 8001116:	4463      	add	r3, ip
 8001118:	4379      	muls	r1, r7
 800111a:	4298      	cmp	r0, r3
 800111c:	d903      	bls.n	8001126 <__aeabi_ddiv+0x23a>
 800111e:	2080      	movs	r0, #128	; 0x80
 8001120:	0240      	lsls	r0, r0, #9
 8001122:	4684      	mov	ip, r0
 8001124:	4461      	add	r1, ip
 8001126:	0c18      	lsrs	r0, r3, #16
 8001128:	0412      	lsls	r2, r2, #16
 800112a:	041b      	lsls	r3, r3, #16
 800112c:	0c12      	lsrs	r2, r2, #16
 800112e:	1840      	adds	r0, r0, r1
 8001130:	189b      	adds	r3, r3, r2
 8001132:	4286      	cmp	r6, r0
 8001134:	d200      	bcs.n	8001138 <__aeabi_ddiv+0x24c>
 8001136:	e100      	b.n	800133a <__aeabi_ddiv+0x44e>
 8001138:	d100      	bne.n	800113c <__aeabi_ddiv+0x250>
 800113a:	e0fb      	b.n	8001334 <__aeabi_ddiv+0x448>
 800113c:	2301      	movs	r3, #1
 800113e:	431d      	orrs	r5, r3
 8001140:	4b49      	ldr	r3, [pc, #292]	; (8001268 <__aeabi_ddiv+0x37c>)
 8001142:	445b      	add	r3, fp
 8001144:	2b00      	cmp	r3, #0
 8001146:	dc00      	bgt.n	800114a <__aeabi_ddiv+0x25e>
 8001148:	e0aa      	b.n	80012a0 <__aeabi_ddiv+0x3b4>
 800114a:	076a      	lsls	r2, r5, #29
 800114c:	d000      	beq.n	8001150 <__aeabi_ddiv+0x264>
 800114e:	e13d      	b.n	80013cc <__aeabi_ddiv+0x4e0>
 8001150:	08e9      	lsrs	r1, r5, #3
 8001152:	4642      	mov	r2, r8
 8001154:	01d2      	lsls	r2, r2, #7
 8001156:	d506      	bpl.n	8001166 <__aeabi_ddiv+0x27a>
 8001158:	4642      	mov	r2, r8
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <__aeabi_ddiv+0x380>)
 800115c:	401a      	ands	r2, r3
 800115e:	2380      	movs	r3, #128	; 0x80
 8001160:	4690      	mov	r8, r2
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	445b      	add	r3, fp
 8001166:	4a42      	ldr	r2, [pc, #264]	; (8001270 <__aeabi_ddiv+0x384>)
 8001168:	4293      	cmp	r3, r2
 800116a:	dd00      	ble.n	800116e <__aeabi_ddiv+0x282>
 800116c:	e723      	b.n	8000fb6 <__aeabi_ddiv+0xca>
 800116e:	4642      	mov	r2, r8
 8001170:	055b      	lsls	r3, r3, #21
 8001172:	0755      	lsls	r5, r2, #29
 8001174:	0252      	lsls	r2, r2, #9
 8001176:	430d      	orrs	r5, r1
 8001178:	0b12      	lsrs	r2, r2, #12
 800117a:	0d5b      	lsrs	r3, r3, #21
 800117c:	e70d      	b.n	8000f9a <__aeabi_ddiv+0xae>
 800117e:	4651      	mov	r1, sl
 8001180:	4321      	orrs	r1, r4
 8001182:	d100      	bne.n	8001186 <__aeabi_ddiv+0x29a>
 8001184:	e07c      	b.n	8001280 <__aeabi_ddiv+0x394>
 8001186:	2c00      	cmp	r4, #0
 8001188:	d100      	bne.n	800118c <__aeabi_ddiv+0x2a0>
 800118a:	e0fb      	b.n	8001384 <__aeabi_ddiv+0x498>
 800118c:	0020      	movs	r0, r4
 800118e:	f000 fa51 	bl	8001634 <__clzsi2>
 8001192:	0002      	movs	r2, r0
 8001194:	3a0b      	subs	r2, #11
 8001196:	231d      	movs	r3, #29
 8001198:	1a9b      	subs	r3, r3, r2
 800119a:	4652      	mov	r2, sl
 800119c:	0001      	movs	r1, r0
 800119e:	40da      	lsrs	r2, r3
 80011a0:	4653      	mov	r3, sl
 80011a2:	3908      	subs	r1, #8
 80011a4:	408b      	lsls	r3, r1
 80011a6:	408c      	lsls	r4, r1
 80011a8:	0019      	movs	r1, r3
 80011aa:	4314      	orrs	r4, r2
 80011ac:	4b31      	ldr	r3, [pc, #196]	; (8001274 <__aeabi_ddiv+0x388>)
 80011ae:	4458      	add	r0, fp
 80011b0:	469b      	mov	fp, r3
 80011b2:	4483      	add	fp, r0
 80011b4:	2000      	movs	r0, #0
 80011b6:	e6d9      	b.n	8000f6c <__aeabi_ddiv+0x80>
 80011b8:	0003      	movs	r3, r0
 80011ba:	4323      	orrs	r3, r4
 80011bc:	4698      	mov	r8, r3
 80011be:	d044      	beq.n	800124a <__aeabi_ddiv+0x35e>
 80011c0:	2c00      	cmp	r4, #0
 80011c2:	d100      	bne.n	80011c6 <__aeabi_ddiv+0x2da>
 80011c4:	e0cf      	b.n	8001366 <__aeabi_ddiv+0x47a>
 80011c6:	0020      	movs	r0, r4
 80011c8:	f000 fa34 	bl	8001634 <__clzsi2>
 80011cc:	0001      	movs	r1, r0
 80011ce:	0002      	movs	r2, r0
 80011d0:	390b      	subs	r1, #11
 80011d2:	231d      	movs	r3, #29
 80011d4:	1a5b      	subs	r3, r3, r1
 80011d6:	4649      	mov	r1, r9
 80011d8:	0010      	movs	r0, r2
 80011da:	40d9      	lsrs	r1, r3
 80011dc:	3808      	subs	r0, #8
 80011de:	4084      	lsls	r4, r0
 80011e0:	000b      	movs	r3, r1
 80011e2:	464d      	mov	r5, r9
 80011e4:	4323      	orrs	r3, r4
 80011e6:	4698      	mov	r8, r3
 80011e8:	4085      	lsls	r5, r0
 80011ea:	4b23      	ldr	r3, [pc, #140]	; (8001278 <__aeabi_ddiv+0x38c>)
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	469b      	mov	fp, r3
 80011f0:	2300      	movs	r3, #0
 80011f2:	4699      	mov	r9, r3
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	e69e      	b.n	8000f36 <__aeabi_ddiv+0x4a>
 80011f8:	0002      	movs	r2, r0
 80011fa:	4322      	orrs	r2, r4
 80011fc:	4690      	mov	r8, r2
 80011fe:	d11d      	bne.n	800123c <__aeabi_ddiv+0x350>
 8001200:	2208      	movs	r2, #8
 8001202:	469b      	mov	fp, r3
 8001204:	2302      	movs	r3, #2
 8001206:	2500      	movs	r5, #0
 8001208:	4691      	mov	r9, r2
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	e693      	b.n	8000f36 <__aeabi_ddiv+0x4a>
 800120e:	4651      	mov	r1, sl
 8001210:	4321      	orrs	r1, r4
 8001212:	d109      	bne.n	8001228 <__aeabi_ddiv+0x33c>
 8001214:	2302      	movs	r3, #2
 8001216:	464a      	mov	r2, r9
 8001218:	431a      	orrs	r2, r3
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <__aeabi_ddiv+0x390>)
 800121c:	4691      	mov	r9, r2
 800121e:	469c      	mov	ip, r3
 8001220:	2400      	movs	r4, #0
 8001222:	2002      	movs	r0, #2
 8001224:	44e3      	add	fp, ip
 8001226:	e6a1      	b.n	8000f6c <__aeabi_ddiv+0x80>
 8001228:	2303      	movs	r3, #3
 800122a:	464a      	mov	r2, r9
 800122c:	431a      	orrs	r2, r3
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <__aeabi_ddiv+0x390>)
 8001230:	4691      	mov	r9, r2
 8001232:	469c      	mov	ip, r3
 8001234:	4651      	mov	r1, sl
 8001236:	2003      	movs	r0, #3
 8001238:	44e3      	add	fp, ip
 800123a:	e697      	b.n	8000f6c <__aeabi_ddiv+0x80>
 800123c:	220c      	movs	r2, #12
 800123e:	469b      	mov	fp, r3
 8001240:	2303      	movs	r3, #3
 8001242:	46a0      	mov	r8, r4
 8001244:	4691      	mov	r9, r2
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	e675      	b.n	8000f36 <__aeabi_ddiv+0x4a>
 800124a:	2304      	movs	r3, #4
 800124c:	4699      	mov	r9, r3
 800124e:	2300      	movs	r3, #0
 8001250:	469b      	mov	fp, r3
 8001252:	3301      	adds	r3, #1
 8001254:	2500      	movs	r5, #0
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	e66d      	b.n	8000f36 <__aeabi_ddiv+0x4a>
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	000007ff 	.word	0x000007ff
 8001260:	fffffc01 	.word	0xfffffc01
 8001264:	08009d18 	.word	0x08009d18
 8001268:	000003ff 	.word	0x000003ff
 800126c:	feffffff 	.word	0xfeffffff
 8001270:	000007fe 	.word	0x000007fe
 8001274:	000003f3 	.word	0x000003f3
 8001278:	fffffc0d 	.word	0xfffffc0d
 800127c:	fffff801 	.word	0xfffff801
 8001280:	464a      	mov	r2, r9
 8001282:	2301      	movs	r3, #1
 8001284:	431a      	orrs	r2, r3
 8001286:	4691      	mov	r9, r2
 8001288:	2400      	movs	r4, #0
 800128a:	2001      	movs	r0, #1
 800128c:	e66e      	b.n	8000f6c <__aeabi_ddiv+0x80>
 800128e:	2300      	movs	r3, #0
 8001290:	2280      	movs	r2, #128	; 0x80
 8001292:	469a      	mov	sl, r3
 8001294:	2500      	movs	r5, #0
 8001296:	4b88      	ldr	r3, [pc, #544]	; (80014b8 <__aeabi_ddiv+0x5cc>)
 8001298:	0312      	lsls	r2, r2, #12
 800129a:	e67e      	b.n	8000f9a <__aeabi_ddiv+0xae>
 800129c:	2501      	movs	r5, #1
 800129e:	426d      	negs	r5, r5
 80012a0:	2201      	movs	r2, #1
 80012a2:	1ad2      	subs	r2, r2, r3
 80012a4:	2a38      	cmp	r2, #56	; 0x38
 80012a6:	dd00      	ble.n	80012aa <__aeabi_ddiv+0x3be>
 80012a8:	e674      	b.n	8000f94 <__aeabi_ddiv+0xa8>
 80012aa:	2a1f      	cmp	r2, #31
 80012ac:	dc00      	bgt.n	80012b0 <__aeabi_ddiv+0x3c4>
 80012ae:	e0bd      	b.n	800142c <__aeabi_ddiv+0x540>
 80012b0:	211f      	movs	r1, #31
 80012b2:	4249      	negs	r1, r1
 80012b4:	1acb      	subs	r3, r1, r3
 80012b6:	4641      	mov	r1, r8
 80012b8:	40d9      	lsrs	r1, r3
 80012ba:	000b      	movs	r3, r1
 80012bc:	2a20      	cmp	r2, #32
 80012be:	d004      	beq.n	80012ca <__aeabi_ddiv+0x3de>
 80012c0:	4641      	mov	r1, r8
 80012c2:	4a7e      	ldr	r2, [pc, #504]	; (80014bc <__aeabi_ddiv+0x5d0>)
 80012c4:	445a      	add	r2, fp
 80012c6:	4091      	lsls	r1, r2
 80012c8:	430d      	orrs	r5, r1
 80012ca:	0029      	movs	r1, r5
 80012cc:	1e4a      	subs	r2, r1, #1
 80012ce:	4191      	sbcs	r1, r2
 80012d0:	4319      	orrs	r1, r3
 80012d2:	2307      	movs	r3, #7
 80012d4:	001d      	movs	r5, r3
 80012d6:	2200      	movs	r2, #0
 80012d8:	400d      	ands	r5, r1
 80012da:	420b      	tst	r3, r1
 80012dc:	d100      	bne.n	80012e0 <__aeabi_ddiv+0x3f4>
 80012de:	e0d0      	b.n	8001482 <__aeabi_ddiv+0x596>
 80012e0:	220f      	movs	r2, #15
 80012e2:	2300      	movs	r3, #0
 80012e4:	400a      	ands	r2, r1
 80012e6:	2a04      	cmp	r2, #4
 80012e8:	d100      	bne.n	80012ec <__aeabi_ddiv+0x400>
 80012ea:	e0c7      	b.n	800147c <__aeabi_ddiv+0x590>
 80012ec:	1d0a      	adds	r2, r1, #4
 80012ee:	428a      	cmp	r2, r1
 80012f0:	4189      	sbcs	r1, r1
 80012f2:	4249      	negs	r1, r1
 80012f4:	185b      	adds	r3, r3, r1
 80012f6:	0011      	movs	r1, r2
 80012f8:	021a      	lsls	r2, r3, #8
 80012fa:	d400      	bmi.n	80012fe <__aeabi_ddiv+0x412>
 80012fc:	e0be      	b.n	800147c <__aeabi_ddiv+0x590>
 80012fe:	2301      	movs	r3, #1
 8001300:	2200      	movs	r2, #0
 8001302:	2500      	movs	r5, #0
 8001304:	e649      	b.n	8000f9a <__aeabi_ddiv+0xae>
 8001306:	2280      	movs	r2, #128	; 0x80
 8001308:	4643      	mov	r3, r8
 800130a:	0312      	lsls	r2, r2, #12
 800130c:	4213      	tst	r3, r2
 800130e:	d008      	beq.n	8001322 <__aeabi_ddiv+0x436>
 8001310:	4214      	tst	r4, r2
 8001312:	d106      	bne.n	8001322 <__aeabi_ddiv+0x436>
 8001314:	4322      	orrs	r2, r4
 8001316:	0312      	lsls	r2, r2, #12
 8001318:	46ba      	mov	sl, r7
 800131a:	000d      	movs	r5, r1
 800131c:	4b66      	ldr	r3, [pc, #408]	; (80014b8 <__aeabi_ddiv+0x5cc>)
 800131e:	0b12      	lsrs	r2, r2, #12
 8001320:	e63b      	b.n	8000f9a <__aeabi_ddiv+0xae>
 8001322:	2280      	movs	r2, #128	; 0x80
 8001324:	4643      	mov	r3, r8
 8001326:	0312      	lsls	r2, r2, #12
 8001328:	431a      	orrs	r2, r3
 800132a:	0312      	lsls	r2, r2, #12
 800132c:	46b2      	mov	sl, r6
 800132e:	4b62      	ldr	r3, [pc, #392]	; (80014b8 <__aeabi_ddiv+0x5cc>)
 8001330:	0b12      	lsrs	r2, r2, #12
 8001332:	e632      	b.n	8000f9a <__aeabi_ddiv+0xae>
 8001334:	2b00      	cmp	r3, #0
 8001336:	d100      	bne.n	800133a <__aeabi_ddiv+0x44e>
 8001338:	e702      	b.n	8001140 <__aeabi_ddiv+0x254>
 800133a:	19a6      	adds	r6, r4, r6
 800133c:	1e6a      	subs	r2, r5, #1
 800133e:	42a6      	cmp	r6, r4
 8001340:	d200      	bcs.n	8001344 <__aeabi_ddiv+0x458>
 8001342:	e089      	b.n	8001458 <__aeabi_ddiv+0x56c>
 8001344:	4286      	cmp	r6, r0
 8001346:	d200      	bcs.n	800134a <__aeabi_ddiv+0x45e>
 8001348:	e09f      	b.n	800148a <__aeabi_ddiv+0x59e>
 800134a:	d100      	bne.n	800134e <__aeabi_ddiv+0x462>
 800134c:	e0af      	b.n	80014ae <__aeabi_ddiv+0x5c2>
 800134e:	0015      	movs	r5, r2
 8001350:	e6f4      	b.n	800113c <__aeabi_ddiv+0x250>
 8001352:	42a9      	cmp	r1, r5
 8001354:	d900      	bls.n	8001358 <__aeabi_ddiv+0x46c>
 8001356:	e63c      	b.n	8000fd2 <__aeabi_ddiv+0xe6>
 8001358:	4643      	mov	r3, r8
 800135a:	07de      	lsls	r6, r3, #31
 800135c:	0858      	lsrs	r0, r3, #1
 800135e:	086b      	lsrs	r3, r5, #1
 8001360:	431e      	orrs	r6, r3
 8001362:	07ed      	lsls	r5, r5, #31
 8001364:	e63c      	b.n	8000fe0 <__aeabi_ddiv+0xf4>
 8001366:	f000 f965 	bl	8001634 <__clzsi2>
 800136a:	0001      	movs	r1, r0
 800136c:	0002      	movs	r2, r0
 800136e:	3115      	adds	r1, #21
 8001370:	3220      	adds	r2, #32
 8001372:	291c      	cmp	r1, #28
 8001374:	dc00      	bgt.n	8001378 <__aeabi_ddiv+0x48c>
 8001376:	e72c      	b.n	80011d2 <__aeabi_ddiv+0x2e6>
 8001378:	464b      	mov	r3, r9
 800137a:	3808      	subs	r0, #8
 800137c:	4083      	lsls	r3, r0
 800137e:	2500      	movs	r5, #0
 8001380:	4698      	mov	r8, r3
 8001382:	e732      	b.n	80011ea <__aeabi_ddiv+0x2fe>
 8001384:	f000 f956 	bl	8001634 <__clzsi2>
 8001388:	0003      	movs	r3, r0
 800138a:	001a      	movs	r2, r3
 800138c:	3215      	adds	r2, #21
 800138e:	3020      	adds	r0, #32
 8001390:	2a1c      	cmp	r2, #28
 8001392:	dc00      	bgt.n	8001396 <__aeabi_ddiv+0x4aa>
 8001394:	e6ff      	b.n	8001196 <__aeabi_ddiv+0x2aa>
 8001396:	4654      	mov	r4, sl
 8001398:	3b08      	subs	r3, #8
 800139a:	2100      	movs	r1, #0
 800139c:	409c      	lsls	r4, r3
 800139e:	e705      	b.n	80011ac <__aeabi_ddiv+0x2c0>
 80013a0:	1936      	adds	r6, r6, r4
 80013a2:	3b01      	subs	r3, #1
 80013a4:	42b4      	cmp	r4, r6
 80013a6:	d900      	bls.n	80013aa <__aeabi_ddiv+0x4be>
 80013a8:	e6a6      	b.n	80010f8 <__aeabi_ddiv+0x20c>
 80013aa:	42b2      	cmp	r2, r6
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x4c4>
 80013ae:	e6a3      	b.n	80010f8 <__aeabi_ddiv+0x20c>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	1936      	adds	r6, r6, r4
 80013b4:	e6a0      	b.n	80010f8 <__aeabi_ddiv+0x20c>
 80013b6:	1909      	adds	r1, r1, r4
 80013b8:	3d01      	subs	r5, #1
 80013ba:	428c      	cmp	r4, r1
 80013bc:	d900      	bls.n	80013c0 <__aeabi_ddiv+0x4d4>
 80013be:	e68d      	b.n	80010dc <__aeabi_ddiv+0x1f0>
 80013c0:	428a      	cmp	r2, r1
 80013c2:	d800      	bhi.n	80013c6 <__aeabi_ddiv+0x4da>
 80013c4:	e68a      	b.n	80010dc <__aeabi_ddiv+0x1f0>
 80013c6:	1e85      	subs	r5, r0, #2
 80013c8:	1909      	adds	r1, r1, r4
 80013ca:	e687      	b.n	80010dc <__aeabi_ddiv+0x1f0>
 80013cc:	220f      	movs	r2, #15
 80013ce:	402a      	ands	r2, r5
 80013d0:	2a04      	cmp	r2, #4
 80013d2:	d100      	bne.n	80013d6 <__aeabi_ddiv+0x4ea>
 80013d4:	e6bc      	b.n	8001150 <__aeabi_ddiv+0x264>
 80013d6:	1d29      	adds	r1, r5, #4
 80013d8:	42a9      	cmp	r1, r5
 80013da:	41ad      	sbcs	r5, r5
 80013dc:	426d      	negs	r5, r5
 80013de:	08c9      	lsrs	r1, r1, #3
 80013e0:	44a8      	add	r8, r5
 80013e2:	e6b6      	b.n	8001152 <__aeabi_ddiv+0x266>
 80013e4:	42af      	cmp	r7, r5
 80013e6:	d900      	bls.n	80013ea <__aeabi_ddiv+0x4fe>
 80013e8:	e662      	b.n	80010b0 <__aeabi_ddiv+0x1c4>
 80013ea:	4281      	cmp	r1, r0
 80013ec:	d804      	bhi.n	80013f8 <__aeabi_ddiv+0x50c>
 80013ee:	d000      	beq.n	80013f2 <__aeabi_ddiv+0x506>
 80013f0:	e65e      	b.n	80010b0 <__aeabi_ddiv+0x1c4>
 80013f2:	42ae      	cmp	r6, r5
 80013f4:	d800      	bhi.n	80013f8 <__aeabi_ddiv+0x50c>
 80013f6:	e65b      	b.n	80010b0 <__aeabi_ddiv+0x1c4>
 80013f8:	2302      	movs	r3, #2
 80013fa:	425b      	negs	r3, r3
 80013fc:	469c      	mov	ip, r3
 80013fe:	9b00      	ldr	r3, [sp, #0]
 8001400:	44e0      	add	r8, ip
 8001402:	469c      	mov	ip, r3
 8001404:	4465      	add	r5, ip
 8001406:	429d      	cmp	r5, r3
 8001408:	419b      	sbcs	r3, r3
 800140a:	425b      	negs	r3, r3
 800140c:	191b      	adds	r3, r3, r4
 800140e:	18c0      	adds	r0, r0, r3
 8001410:	e64f      	b.n	80010b2 <__aeabi_ddiv+0x1c6>
 8001412:	42b2      	cmp	r2, r6
 8001414:	d800      	bhi.n	8001418 <__aeabi_ddiv+0x52c>
 8001416:	e612      	b.n	800103e <__aeabi_ddiv+0x152>
 8001418:	1e83      	subs	r3, r0, #2
 800141a:	1936      	adds	r6, r6, r4
 800141c:	e60f      	b.n	800103e <__aeabi_ddiv+0x152>
 800141e:	428a      	cmp	r2, r1
 8001420:	d800      	bhi.n	8001424 <__aeabi_ddiv+0x538>
 8001422:	e5fa      	b.n	800101a <__aeabi_ddiv+0x12e>
 8001424:	1e83      	subs	r3, r0, #2
 8001426:	4698      	mov	r8, r3
 8001428:	1909      	adds	r1, r1, r4
 800142a:	e5f6      	b.n	800101a <__aeabi_ddiv+0x12e>
 800142c:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <__aeabi_ddiv+0x5d4>)
 800142e:	0028      	movs	r0, r5
 8001430:	445b      	add	r3, fp
 8001432:	4641      	mov	r1, r8
 8001434:	409d      	lsls	r5, r3
 8001436:	4099      	lsls	r1, r3
 8001438:	40d0      	lsrs	r0, r2
 800143a:	1e6b      	subs	r3, r5, #1
 800143c:	419d      	sbcs	r5, r3
 800143e:	4643      	mov	r3, r8
 8001440:	4301      	orrs	r1, r0
 8001442:	4329      	orrs	r1, r5
 8001444:	40d3      	lsrs	r3, r2
 8001446:	074a      	lsls	r2, r1, #29
 8001448:	d100      	bne.n	800144c <__aeabi_ddiv+0x560>
 800144a:	e755      	b.n	80012f8 <__aeabi_ddiv+0x40c>
 800144c:	220f      	movs	r2, #15
 800144e:	400a      	ands	r2, r1
 8001450:	2a04      	cmp	r2, #4
 8001452:	d000      	beq.n	8001456 <__aeabi_ddiv+0x56a>
 8001454:	e74a      	b.n	80012ec <__aeabi_ddiv+0x400>
 8001456:	e74f      	b.n	80012f8 <__aeabi_ddiv+0x40c>
 8001458:	0015      	movs	r5, r2
 800145a:	4286      	cmp	r6, r0
 800145c:	d000      	beq.n	8001460 <__aeabi_ddiv+0x574>
 800145e:	e66d      	b.n	800113c <__aeabi_ddiv+0x250>
 8001460:	9a00      	ldr	r2, [sp, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d000      	beq.n	8001468 <__aeabi_ddiv+0x57c>
 8001466:	e669      	b.n	800113c <__aeabi_ddiv+0x250>
 8001468:	e66a      	b.n	8001140 <__aeabi_ddiv+0x254>
 800146a:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <__aeabi_ddiv+0x5d8>)
 800146c:	445b      	add	r3, fp
 800146e:	2b00      	cmp	r3, #0
 8001470:	dc00      	bgt.n	8001474 <__aeabi_ddiv+0x588>
 8001472:	e713      	b.n	800129c <__aeabi_ddiv+0x3b0>
 8001474:	2501      	movs	r5, #1
 8001476:	2100      	movs	r1, #0
 8001478:	44a8      	add	r8, r5
 800147a:	e66a      	b.n	8001152 <__aeabi_ddiv+0x266>
 800147c:	075d      	lsls	r5, r3, #29
 800147e:	025b      	lsls	r3, r3, #9
 8001480:	0b1a      	lsrs	r2, r3, #12
 8001482:	08c9      	lsrs	r1, r1, #3
 8001484:	2300      	movs	r3, #0
 8001486:	430d      	orrs	r5, r1
 8001488:	e587      	b.n	8000f9a <__aeabi_ddiv+0xae>
 800148a:	9900      	ldr	r1, [sp, #0]
 800148c:	3d02      	subs	r5, #2
 800148e:	004a      	lsls	r2, r1, #1
 8001490:	428a      	cmp	r2, r1
 8001492:	41bf      	sbcs	r7, r7
 8001494:	427f      	negs	r7, r7
 8001496:	193f      	adds	r7, r7, r4
 8001498:	19f6      	adds	r6, r6, r7
 800149a:	9200      	str	r2, [sp, #0]
 800149c:	e7dd      	b.n	800145a <__aeabi_ddiv+0x56e>
 800149e:	2280      	movs	r2, #128	; 0x80
 80014a0:	4643      	mov	r3, r8
 80014a2:	0312      	lsls	r2, r2, #12
 80014a4:	431a      	orrs	r2, r3
 80014a6:	0312      	lsls	r2, r2, #12
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <__aeabi_ddiv+0x5cc>)
 80014aa:	0b12      	lsrs	r2, r2, #12
 80014ac:	e575      	b.n	8000f9a <__aeabi_ddiv+0xae>
 80014ae:	9900      	ldr	r1, [sp, #0]
 80014b0:	4299      	cmp	r1, r3
 80014b2:	d3ea      	bcc.n	800148a <__aeabi_ddiv+0x59e>
 80014b4:	0015      	movs	r5, r2
 80014b6:	e7d3      	b.n	8001460 <__aeabi_ddiv+0x574>
 80014b8:	000007ff 	.word	0x000007ff
 80014bc:	0000043e 	.word	0x0000043e
 80014c0:	0000041e 	.word	0x0000041e
 80014c4:	000003ff 	.word	0x000003ff

080014c8 <__aeabi_i2d>:
 80014c8:	b570      	push	{r4, r5, r6, lr}
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d016      	beq.n	80014fc <__aeabi_i2d+0x34>
 80014ce:	17c3      	asrs	r3, r0, #31
 80014d0:	18c5      	adds	r5, r0, r3
 80014d2:	405d      	eors	r5, r3
 80014d4:	0fc4      	lsrs	r4, r0, #31
 80014d6:	0028      	movs	r0, r5
 80014d8:	f000 f8ac 	bl	8001634 <__clzsi2>
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <__aeabi_i2d+0x5c>)
 80014de:	1a1b      	subs	r3, r3, r0
 80014e0:	280a      	cmp	r0, #10
 80014e2:	dc16      	bgt.n	8001512 <__aeabi_i2d+0x4a>
 80014e4:	0002      	movs	r2, r0
 80014e6:	002e      	movs	r6, r5
 80014e8:	3215      	adds	r2, #21
 80014ea:	4096      	lsls	r6, r2
 80014ec:	220b      	movs	r2, #11
 80014ee:	1a12      	subs	r2, r2, r0
 80014f0:	40d5      	lsrs	r5, r2
 80014f2:	055b      	lsls	r3, r3, #21
 80014f4:	032d      	lsls	r5, r5, #12
 80014f6:	0b2d      	lsrs	r5, r5, #12
 80014f8:	0d5b      	lsrs	r3, r3, #21
 80014fa:	e003      	b.n	8001504 <__aeabi_i2d+0x3c>
 80014fc:	2400      	movs	r4, #0
 80014fe:	2300      	movs	r3, #0
 8001500:	2500      	movs	r5, #0
 8001502:	2600      	movs	r6, #0
 8001504:	051b      	lsls	r3, r3, #20
 8001506:	432b      	orrs	r3, r5
 8001508:	07e4      	lsls	r4, r4, #31
 800150a:	4323      	orrs	r3, r4
 800150c:	0030      	movs	r0, r6
 800150e:	0019      	movs	r1, r3
 8001510:	bd70      	pop	{r4, r5, r6, pc}
 8001512:	380b      	subs	r0, #11
 8001514:	4085      	lsls	r5, r0
 8001516:	055b      	lsls	r3, r3, #21
 8001518:	032d      	lsls	r5, r5, #12
 800151a:	2600      	movs	r6, #0
 800151c:	0b2d      	lsrs	r5, r5, #12
 800151e:	0d5b      	lsrs	r3, r3, #21
 8001520:	e7f0      	b.n	8001504 <__aeabi_i2d+0x3c>
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	0000041e 	.word	0x0000041e

08001528 <__aeabi_d2f>:
 8001528:	0002      	movs	r2, r0
 800152a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152c:	004b      	lsls	r3, r1, #1
 800152e:	030d      	lsls	r5, r1, #12
 8001530:	0f40      	lsrs	r0, r0, #29
 8001532:	0d5b      	lsrs	r3, r3, #21
 8001534:	0fcc      	lsrs	r4, r1, #31
 8001536:	0a6d      	lsrs	r5, r5, #9
 8001538:	493a      	ldr	r1, [pc, #232]	; (8001624 <__aeabi_d2f+0xfc>)
 800153a:	4305      	orrs	r5, r0
 800153c:	1c58      	adds	r0, r3, #1
 800153e:	00d7      	lsls	r7, r2, #3
 8001540:	4208      	tst	r0, r1
 8001542:	d00a      	beq.n	800155a <__aeabi_d2f+0x32>
 8001544:	4938      	ldr	r1, [pc, #224]	; (8001628 <__aeabi_d2f+0x100>)
 8001546:	1859      	adds	r1, r3, r1
 8001548:	29fe      	cmp	r1, #254	; 0xfe
 800154a:	dd16      	ble.n	800157a <__aeabi_d2f+0x52>
 800154c:	20ff      	movs	r0, #255	; 0xff
 800154e:	2200      	movs	r2, #0
 8001550:	05c0      	lsls	r0, r0, #23
 8001552:	4310      	orrs	r0, r2
 8001554:	07e4      	lsls	r4, r4, #31
 8001556:	4320      	orrs	r0, r4
 8001558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800155a:	2b00      	cmp	r3, #0
 800155c:	d106      	bne.n	800156c <__aeabi_d2f+0x44>
 800155e:	433d      	orrs	r5, r7
 8001560:	d026      	beq.n	80015b0 <__aeabi_d2f+0x88>
 8001562:	2205      	movs	r2, #5
 8001564:	0192      	lsls	r2, r2, #6
 8001566:	0a52      	lsrs	r2, r2, #9
 8001568:	b2d8      	uxtb	r0, r3
 800156a:	e7f1      	b.n	8001550 <__aeabi_d2f+0x28>
 800156c:	432f      	orrs	r7, r5
 800156e:	d0ed      	beq.n	800154c <__aeabi_d2f+0x24>
 8001570:	2280      	movs	r2, #128	; 0x80
 8001572:	03d2      	lsls	r2, r2, #15
 8001574:	20ff      	movs	r0, #255	; 0xff
 8001576:	432a      	orrs	r2, r5
 8001578:	e7ea      	b.n	8001550 <__aeabi_d2f+0x28>
 800157a:	2900      	cmp	r1, #0
 800157c:	dd1b      	ble.n	80015b6 <__aeabi_d2f+0x8e>
 800157e:	0192      	lsls	r2, r2, #6
 8001580:	1e50      	subs	r0, r2, #1
 8001582:	4182      	sbcs	r2, r0
 8001584:	00ed      	lsls	r5, r5, #3
 8001586:	0f7f      	lsrs	r7, r7, #29
 8001588:	432a      	orrs	r2, r5
 800158a:	433a      	orrs	r2, r7
 800158c:	0753      	lsls	r3, r2, #29
 800158e:	d047      	beq.n	8001620 <__aeabi_d2f+0xf8>
 8001590:	230f      	movs	r3, #15
 8001592:	4013      	ands	r3, r2
 8001594:	2b04      	cmp	r3, #4
 8001596:	d000      	beq.n	800159a <__aeabi_d2f+0x72>
 8001598:	3204      	adds	r2, #4
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	04db      	lsls	r3, r3, #19
 800159e:	4013      	ands	r3, r2
 80015a0:	d03e      	beq.n	8001620 <__aeabi_d2f+0xf8>
 80015a2:	1c48      	adds	r0, r1, #1
 80015a4:	29fe      	cmp	r1, #254	; 0xfe
 80015a6:	d0d1      	beq.n	800154c <__aeabi_d2f+0x24>
 80015a8:	0192      	lsls	r2, r2, #6
 80015aa:	0a52      	lsrs	r2, r2, #9
 80015ac:	b2c0      	uxtb	r0, r0
 80015ae:	e7cf      	b.n	8001550 <__aeabi_d2f+0x28>
 80015b0:	2000      	movs	r0, #0
 80015b2:	2200      	movs	r2, #0
 80015b4:	e7cc      	b.n	8001550 <__aeabi_d2f+0x28>
 80015b6:	000a      	movs	r2, r1
 80015b8:	3217      	adds	r2, #23
 80015ba:	db2f      	blt.n	800161c <__aeabi_d2f+0xf4>
 80015bc:	2680      	movs	r6, #128	; 0x80
 80015be:	0436      	lsls	r6, r6, #16
 80015c0:	432e      	orrs	r6, r5
 80015c2:	251e      	movs	r5, #30
 80015c4:	1a6d      	subs	r5, r5, r1
 80015c6:	2d1f      	cmp	r5, #31
 80015c8:	dd11      	ble.n	80015ee <__aeabi_d2f+0xc6>
 80015ca:	2202      	movs	r2, #2
 80015cc:	4252      	negs	r2, r2
 80015ce:	1a52      	subs	r2, r2, r1
 80015d0:	0031      	movs	r1, r6
 80015d2:	40d1      	lsrs	r1, r2
 80015d4:	2d20      	cmp	r5, #32
 80015d6:	d004      	beq.n	80015e2 <__aeabi_d2f+0xba>
 80015d8:	4a14      	ldr	r2, [pc, #80]	; (800162c <__aeabi_d2f+0x104>)
 80015da:	4694      	mov	ip, r2
 80015dc:	4463      	add	r3, ip
 80015de:	409e      	lsls	r6, r3
 80015e0:	4337      	orrs	r7, r6
 80015e2:	003a      	movs	r2, r7
 80015e4:	1e53      	subs	r3, r2, #1
 80015e6:	419a      	sbcs	r2, r3
 80015e8:	430a      	orrs	r2, r1
 80015ea:	2100      	movs	r1, #0
 80015ec:	e7ce      	b.n	800158c <__aeabi_d2f+0x64>
 80015ee:	4a10      	ldr	r2, [pc, #64]	; (8001630 <__aeabi_d2f+0x108>)
 80015f0:	0038      	movs	r0, r7
 80015f2:	4694      	mov	ip, r2
 80015f4:	4463      	add	r3, ip
 80015f6:	4098      	lsls	r0, r3
 80015f8:	003a      	movs	r2, r7
 80015fa:	1e41      	subs	r1, r0, #1
 80015fc:	4188      	sbcs	r0, r1
 80015fe:	409e      	lsls	r6, r3
 8001600:	40ea      	lsrs	r2, r5
 8001602:	4330      	orrs	r0, r6
 8001604:	4302      	orrs	r2, r0
 8001606:	2100      	movs	r1, #0
 8001608:	0753      	lsls	r3, r2, #29
 800160a:	d1c1      	bne.n	8001590 <__aeabi_d2f+0x68>
 800160c:	2180      	movs	r1, #128	; 0x80
 800160e:	0013      	movs	r3, r2
 8001610:	04c9      	lsls	r1, r1, #19
 8001612:	2001      	movs	r0, #1
 8001614:	400b      	ands	r3, r1
 8001616:	420a      	tst	r2, r1
 8001618:	d1c6      	bne.n	80015a8 <__aeabi_d2f+0x80>
 800161a:	e7a3      	b.n	8001564 <__aeabi_d2f+0x3c>
 800161c:	2300      	movs	r3, #0
 800161e:	e7a0      	b.n	8001562 <__aeabi_d2f+0x3a>
 8001620:	000b      	movs	r3, r1
 8001622:	e79f      	b.n	8001564 <__aeabi_d2f+0x3c>
 8001624:	000007fe 	.word	0x000007fe
 8001628:	fffffc80 	.word	0xfffffc80
 800162c:	fffffca2 	.word	0xfffffca2
 8001630:	fffffc82 	.word	0xfffffc82

08001634 <__clzsi2>:
 8001634:	211c      	movs	r1, #28
 8001636:	2301      	movs	r3, #1
 8001638:	041b      	lsls	r3, r3, #16
 800163a:	4298      	cmp	r0, r3
 800163c:	d301      	bcc.n	8001642 <__clzsi2+0xe>
 800163e:	0c00      	lsrs	r0, r0, #16
 8001640:	3910      	subs	r1, #16
 8001642:	0a1b      	lsrs	r3, r3, #8
 8001644:	4298      	cmp	r0, r3
 8001646:	d301      	bcc.n	800164c <__clzsi2+0x18>
 8001648:	0a00      	lsrs	r0, r0, #8
 800164a:	3908      	subs	r1, #8
 800164c:	091b      	lsrs	r3, r3, #4
 800164e:	4298      	cmp	r0, r3
 8001650:	d301      	bcc.n	8001656 <__clzsi2+0x22>
 8001652:	0900      	lsrs	r0, r0, #4
 8001654:	3904      	subs	r1, #4
 8001656:	a202      	add	r2, pc, #8	; (adr r2, 8001660 <__clzsi2+0x2c>)
 8001658:	5c10      	ldrb	r0, [r2, r0]
 800165a:	1840      	adds	r0, r0, r1
 800165c:	4770      	bx	lr
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	02020304 	.word	0x02020304
 8001664:	01010101 	.word	0x01010101
	...

08001670 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	0018      	movs	r0, r3
 800167a:	230c      	movs	r3, #12
 800167c:	001a      	movs	r2, r3
 800167e:	2100      	movs	r1, #0
 8001680:	f008 f9fc 	bl	8009a7c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001684:	4b50      	ldr	r3, [pc, #320]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001686:	4a51      	ldr	r2, [pc, #324]	; (80017cc <MX_ADC1_Init+0x15c>)
 8001688:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800168a:	4b4f      	ldr	r3, [pc, #316]	; (80017c8 <MX_ADC1_Init+0x158>)
 800168c:	2280      	movs	r2, #128	; 0x80
 800168e:	05d2      	lsls	r2, r2, #23
 8001690:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001692:	4b4d      	ldr	r3, [pc, #308]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001698:	4b4b      	ldr	r3, [pc, #300]	; (80017c8 <MX_ADC1_Init+0x158>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800169e:	4b4a      	ldr	r3, [pc, #296]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016a0:	2280      	movs	r2, #128	; 0x80
 80016a2:	0392      	lsls	r2, r2, #14
 80016a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016a6:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016a8:	2204      	movs	r2, #4
 80016aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016ac:	4b46      	ldr	r3, [pc, #280]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80016b2:	4b45      	ldr	r3, [pc, #276]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016b8:	4b43      	ldr	r3, [pc, #268]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 80016be:	4b42      	ldr	r3, [pc, #264]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016c0:	2205      	movs	r2, #5
 80016c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016c4:	4b40      	ldr	r3, [pc, #256]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016ca:	4b3f      	ldr	r3, [pc, #252]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80016d0:	4b3d      	ldr	r3, [pc, #244]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016d2:	222c      	movs	r2, #44	; 0x2c
 80016d4:	2101      	movs	r1, #1
 80016d6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016d8:	4b3b      	ldr	r3, [pc, #236]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016da:	2200      	movs	r2, #0
 80016dc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 80016de:	4b3a      	ldr	r3, [pc, #232]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016e0:	2205      	movs	r2, #5
 80016e2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80016e4:	4b38      	ldr	r3, [pc, #224]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 80016ea:	4b37      	ldr	r3, [pc, #220]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016ec:	223c      	movs	r2, #60	; 0x3c
 80016ee:	2101      	movs	r1, #1
 80016f0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 80016f2:	4b35      	ldr	r3, [pc, #212]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016f4:	220c      	movs	r2, #12
 80016f6:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 80016f8:	4b33      	ldr	r3, [pc, #204]	; (80017c8 <MX_ADC1_Init+0x158>)
 80016fa:	2280      	movs	r2, #128	; 0x80
 80016fc:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80016fe:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001700:	2200      	movs	r2, #0
 8001702:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001704:	4b30      	ldr	r3, [pc, #192]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001706:	2200      	movs	r2, #0
 8001708:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800170a:	4b2f      	ldr	r3, [pc, #188]	; (80017c8 <MX_ADC1_Init+0x158>)
 800170c:	0018      	movs	r0, r3
 800170e:	f000 ff37 	bl	8002580 <HAL_ADC_Init>
 8001712:	1e03      	subs	r3, r0, #0
 8001714:	d001      	beq.n	800171a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001716:	f000 fa53 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2201      	movs	r2, #1
 800171e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2200      	movs	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800172c:	1d3a      	adds	r2, r7, #4
 800172e:	4b26      	ldr	r3, [pc, #152]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001730:	0011      	movs	r1, r2
 8001732:	0018      	movs	r0, r3
 8001734:	f001 f972 	bl	8002a1c <HAL_ADC_ConfigChannel>
 8001738:	1e03      	subs	r3, r0, #0
 800173a:	d001      	beq.n	8001740 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800173c:	f000 fa40 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	4a23      	ldr	r2, [pc, #140]	; (80017d0 <MX_ADC1_Init+0x160>)
 8001744:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	2204      	movs	r2, #4
 800174a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800174c:	1d3a      	adds	r2, r7, #4
 800174e:	4b1e      	ldr	r3, [pc, #120]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001750:	0011      	movs	r1, r2
 8001752:	0018      	movs	r0, r3
 8001754:	f001 f962 	bl	8002a1c <HAL_ADC_ConfigChannel>
 8001758:	1e03      	subs	r3, r0, #0
 800175a:	d001      	beq.n	8001760 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 800175c:	f000 fa30 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001760:	1d3b      	adds	r3, r7, #4
 8001762:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <MX_ADC1_Init+0x164>)
 8001764:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2208      	movs	r2, #8
 800176a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176c:	1d3a      	adds	r2, r7, #4
 800176e:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001770:	0011      	movs	r1, r2
 8001772:	0018      	movs	r0, r3
 8001774:	f001 f952 	bl	8002a1c <HAL_ADC_ConfigChannel>
 8001778:	1e03      	subs	r3, r0, #0
 800177a:	d001      	beq.n	8001780 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 800177c:	f000 fa20 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	4a15      	ldr	r2, [pc, #84]	; (80017d8 <MX_ADC1_Init+0x168>)
 8001784:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	220c      	movs	r2, #12
 800178a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800178c:	1d3a      	adds	r2, r7, #4
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <MX_ADC1_Init+0x158>)
 8001790:	0011      	movs	r1, r2
 8001792:	0018      	movs	r0, r3
 8001794:	f001 f942 	bl	8002a1c <HAL_ADC_ConfigChannel>
 8001798:	1e03      	subs	r3, r0, #0
 800179a:	d001      	beq.n	80017a0 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 800179c:	f000 fa10 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4a0e      	ldr	r2, [pc, #56]	; (80017dc <MX_ADC1_Init+0x16c>)
 80017a4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2210      	movs	r2, #16
 80017aa:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ac:	1d3a      	adds	r2, r7, #4
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <MX_ADC1_Init+0x158>)
 80017b0:	0011      	movs	r1, r2
 80017b2:	0018      	movs	r0, r3
 80017b4:	f001 f932 	bl	8002a1c <HAL_ADC_ConfigChannel>
 80017b8:	1e03      	subs	r3, r0, #0
 80017ba:	d001      	beq.n	80017c0 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 80017bc:	f000 fa00 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c0:	46c0      	nop			; (mov r8, r8)
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b004      	add	sp, #16
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000094 	.word	0x20000094
 80017cc:	40012400 	.word	0x40012400
 80017d0:	04000002 	.word	0x04000002
 80017d4:	08000004 	.word	0x08000004
 80017d8:	18000040 	.word	0x18000040
 80017dc:	b4002000 	.word	0xb4002000

080017e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	b08b      	sub	sp, #44	; 0x2c
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e8:	2414      	movs	r4, #20
 80017ea:	193b      	adds	r3, r7, r4
 80017ec:	0018      	movs	r0, r3
 80017ee:	2314      	movs	r3, #20
 80017f0:	001a      	movs	r2, r3
 80017f2:	2100      	movs	r1, #0
 80017f4:	f008 f942 	bl	8009a7c <memset>
  if(adcHandle->Instance==ADC1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a2d      	ldr	r2, [pc, #180]	; (80018b4 <HAL_ADC_MspInit+0xd4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d154      	bne.n	80018ac <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 8001804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001806:	4b2c      	ldr	r3, [pc, #176]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 8001808:	2180      	movs	r1, #128	; 0x80
 800180a:	0349      	lsls	r1, r1, #13
 800180c:	430a      	orrs	r2, r1
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
 8001810:	4b29      	ldr	r3, [pc, #164]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 8001812:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	035b      	lsls	r3, r3, #13
 8001818:	4013      	ands	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
 800181c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 8001820:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001822:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 8001824:	2101      	movs	r1, #1
 8001826:	430a      	orrs	r2, r1
 8001828:	635a      	str	r2, [r3, #52]	; 0x34
 800182a:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <HAL_ADC_MspInit+0xd8>)
 800182c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182e:	2201      	movs	r2, #1
 8001830:	4013      	ands	r3, r2
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = BAT1_VOL_Pin|BAT2_VOL_Pin|SYS_VOL_Pin|ADT_VOL_Pin;
 8001836:	193b      	adds	r3, r7, r4
 8001838:	2247      	movs	r2, #71	; 0x47
 800183a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183c:	193b      	adds	r3, r7, r4
 800183e:	2203      	movs	r2, #3
 8001840:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	193b      	adds	r3, r7, r4
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	193a      	adds	r2, r7, r4
 800184a:	23a0      	movs	r3, #160	; 0xa0
 800184c:	05db      	lsls	r3, r3, #23
 800184e:	0011      	movs	r1, r2
 8001850:	0018      	movs	r0, r3
 8001852:	f002 f8e5 	bl	8003a20 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001856:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001858:	4a19      	ldr	r2, [pc, #100]	; (80018c0 <HAL_ADC_MspInit+0xe0>)
 800185a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800185c:	4b17      	ldr	r3, [pc, #92]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 800185e:	2205      	movs	r2, #5
 8001860:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001862:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001870:	2280      	movs	r2, #128	; 0x80
 8001872:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001874:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001876:	2280      	movs	r2, #128	; 0x80
 8001878:	0052      	lsls	r2, r2, #1
 800187a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800187c:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 800187e:	2280      	movs	r2, #128	; 0x80
 8001880:	00d2      	lsls	r2, r2, #3
 8001882:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001884:	4b0d      	ldr	r3, [pc, #52]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001886:	2220      	movs	r2, #32
 8001888:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001890:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 8001892:	0018      	movs	r0, r3
 8001894:	f001 fe10 	bl	80034b8 <HAL_DMA_Init>
 8001898:	1e03      	subs	r3, r0, #0
 800189a:	d001      	beq.n	80018a0 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 800189c:	f000 f990 	bl	8001bc0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a06      	ldr	r2, [pc, #24]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 80018a4:	651a      	str	r2, [r3, #80]	; 0x50
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_ADC_MspInit+0xdc>)
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80018ac:	46c0      	nop			; (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b00b      	add	sp, #44	; 0x2c
 80018b2:	bd90      	pop	{r4, r7, pc}
 80018b4:	40012400 	.word	0x40012400
 80018b8:	40021000 	.word	0x40021000
 80018bc:	200000f8 	.word	0x200000f8
 80018c0:	40020008 	.word	0x40020008

080018c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80018c8:	4a05      	ldr	r2, [pc, #20]	; (80018e0 <MX_FREERTOS_Init+0x1c>)
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <MX_FREERTOS_Init+0x20>)
 80018cc:	2100      	movs	r1, #0
 80018ce:	0018      	movs	r0, r3
 80018d0:	f004 ffae 	bl	8006830 <osThreadNew>
 80018d4:	0002      	movs	r2, r0
 80018d6:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <MX_FREERTOS_Init+0x24>)
 80018d8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	08009d58 	.word	0x08009d58
 80018e4:	080018ed 	.word	0x080018ed
 80018e8:	20000154 	.word	0x20000154

080018ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
//		  ADC_FUCK = HAL_ADCEx_Calibration_GetValue(&hadc1);
//		  HAL_ADCEx_Calibration_SetValue(&hadc1, ADC_FUCK);
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 80018f4:	2001      	movs	r0, #1
 80018f6:	f005 f831 	bl	800695c <osDelay>
 80018fa:	e7fb      	b.n	80018f4 <StartDefaultTask+0x8>

080018fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <MX_DMA_Init+0x48>)
 8001904:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <MX_DMA_Init+0x48>)
 8001908:	2101      	movs	r1, #1
 800190a:	430a      	orrs	r2, r1
 800190c:	639a      	str	r2, [r3, #56]	; 0x38
 800190e:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <MX_DMA_Init+0x48>)
 8001910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001912:	2201      	movs	r2, #1
 8001914:	4013      	ands	r3, r2
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2103      	movs	r1, #3
 800191e:	2009      	movs	r0, #9
 8001920:	f001 fda4 	bl	800346c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001924:	2009      	movs	r0, #9
 8001926:	f001 fdb6 	bl	8003496 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 800192a:	2200      	movs	r2, #0
 800192c:	2103      	movs	r1, #3
 800192e:	200a      	movs	r0, #10
 8001930:	f001 fd9c 	bl	800346c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001934:	200a      	movs	r0, #10
 8001936:	f001 fdae 	bl	8003496 <HAL_NVIC_EnableIRQ>

}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	46bd      	mov	sp, r7
 800193e:	b002      	add	sp, #8
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	40021000 	.word	0x40021000

08001948 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b08b      	sub	sp, #44	; 0x2c
 800194c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194e:	2414      	movs	r4, #20
 8001950:	193b      	adds	r3, r7, r4
 8001952:	0018      	movs	r0, r3
 8001954:	2314      	movs	r3, #20
 8001956:	001a      	movs	r2, r3
 8001958:	2100      	movs	r1, #0
 800195a:	f008 f88f 	bl	8009a7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	4b50      	ldr	r3, [pc, #320]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001960:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001962:	4b4f      	ldr	r3, [pc, #316]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001964:	2104      	movs	r1, #4
 8001966:	430a      	orrs	r2, r1
 8001968:	635a      	str	r2, [r3, #52]	; 0x34
 800196a:	4b4d      	ldr	r3, [pc, #308]	; (8001aa0 <MX_GPIO_Init+0x158>)
 800196c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196e:	2204      	movs	r2, #4
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001976:	4b4a      	ldr	r3, [pc, #296]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001978:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800197a:	4b49      	ldr	r3, [pc, #292]	; (8001aa0 <MX_GPIO_Init+0x158>)
 800197c:	2120      	movs	r1, #32
 800197e:	430a      	orrs	r2, r1
 8001980:	635a      	str	r2, [r3, #52]	; 0x34
 8001982:	4b47      	ldr	r3, [pc, #284]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001986:	2220      	movs	r2, #32
 8001988:	4013      	ands	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800198e:	4b44      	ldr	r3, [pc, #272]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001990:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001992:	4b43      	ldr	r3, [pc, #268]	; (8001aa0 <MX_GPIO_Init+0x158>)
 8001994:	2101      	movs	r1, #1
 8001996:	430a      	orrs	r2, r1
 8001998:	635a      	str	r2, [r3, #52]	; 0x34
 800199a:	4b41      	ldr	r3, [pc, #260]	; (8001aa0 <MX_GPIO_Init+0x158>)
 800199c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199e:	2201      	movs	r2, #1
 80019a0:	4013      	ands	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a6:	4b3e      	ldr	r3, [pc, #248]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019aa:	4b3d      	ldr	r3, [pc, #244]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019ac:	2102      	movs	r1, #2
 80019ae:	430a      	orrs	r2, r1
 80019b0:	635a      	str	r2, [r3, #52]	; 0x34
 80019b2:	4b3b      	ldr	r3, [pc, #236]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b6:	2202      	movs	r2, #2
 80019b8:	4013      	ands	r3, r2
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019be:	4b38      	ldr	r3, [pc, #224]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019c2:	4b37      	ldr	r3, [pc, #220]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019c4:	2108      	movs	r1, #8
 80019c6:	430a      	orrs	r2, r1
 80019c8:	635a      	str	r2, [r3, #52]	; 0x34
 80019ca:	4b35      	ldr	r3, [pc, #212]	; (8001aa0 <MX_GPIO_Init+0x158>)
 80019cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ce:	2208      	movs	r2, #8
 80019d0:	4013      	ands	r3, r2
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80019d6:	23a0      	movs	r3, #160	; 0xa0
 80019d8:	05db      	lsls	r3, r3, #23
 80019da:	2200      	movs	r2, #0
 80019dc:	2120      	movs	r1, #32
 80019de:	0018      	movs	r0, r3
 80019e0:	f002 f982 	bl	8003ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MAX_BATSEL_Pin|MAX_RELEARN_Pin|MAX_CHG_Pin, GPIO_PIN_RESET);
 80019e4:	4b2f      	ldr	r3, [pc, #188]	; (8001aa4 <MX_GPIO_Init+0x15c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	2107      	movs	r1, #7
 80019ea:	0018      	movs	r0, r3
 80019ec:	f002 f97c 	bl	8003ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80019f0:	193b      	adds	r3, r7, r4
 80019f2:	2220      	movs	r2, #32
 80019f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	193b      	adds	r3, r7, r4
 80019f8:	2201      	movs	r2, #1
 80019fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	193b      	adds	r3, r7, r4
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a02:	193b      	adds	r3, r7, r4
 8001a04:	2202      	movs	r2, #2
 8001a06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001a08:	193a      	adds	r2, r7, r4
 8001a0a:	23a0      	movs	r3, #160	; 0xa0
 8001a0c:	05db      	lsls	r3, r3, #23
 8001a0e:	0011      	movs	r1, r2
 8001a10:	0018      	movs	r0, r3
 8001a12:	f002 f805 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MAX_OUT0_Pin|MAX_OUT1_Pin|MAX_OUT2_Pin;
 8001a16:	0021      	movs	r1, r4
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	22e0      	movs	r2, #224	; 0xe0
 8001a1c:	0212      	lsls	r2, r2, #8
 8001a1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a20:	000c      	movs	r4, r1
 8001a22:	193b      	adds	r3, r7, r4
 8001a24:	2200      	movs	r2, #0
 8001a26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a28:	193b      	adds	r3, r7, r4
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2e:	193b      	adds	r3, r7, r4
 8001a30:	4a1d      	ldr	r2, [pc, #116]	; (8001aa8 <MX_GPIO_Init+0x160>)
 8001a32:	0019      	movs	r1, r3
 8001a34:	0010      	movs	r0, r2
 8001a36:	f001 fff3 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8001a3a:	0021      	movs	r1, r4
 8001a3c:	187b      	adds	r3, r7, r1
 8001a3e:	2280      	movs	r2, #128	; 0x80
 8001a40:	0092      	lsls	r2, r2, #2
 8001a42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	22c4      	movs	r2, #196	; 0xc4
 8001a48:	0392      	lsls	r2, r2, #14
 8001a4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a4c:	187b      	adds	r3, r7, r1
 8001a4e:	2201      	movs	r2, #1
 8001a50:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8001a52:	000c      	movs	r4, r1
 8001a54:	187b      	adds	r3, r7, r1
 8001a56:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <MX_GPIO_Init+0x15c>)
 8001a58:	0019      	movs	r1, r3
 8001a5a:	0010      	movs	r0, r2
 8001a5c:	f001 ffe0 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = MAX_BATSEL_Pin|MAX_RELEARN_Pin|MAX_CHG_Pin;
 8001a60:	0021      	movs	r1, r4
 8001a62:	187b      	adds	r3, r7, r1
 8001a64:	2207      	movs	r2, #7
 8001a66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a68:	187b      	adds	r3, r7, r1
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	2202      	movs	r2, #2
 8001a72:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	187b      	adds	r3, r7, r1
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	4a09      	ldr	r2, [pc, #36]	; (8001aa4 <MX_GPIO_Init+0x15c>)
 8001a7e:	0019      	movs	r1, r3
 8001a80:	0010      	movs	r0, r2
 8001a82:	f001 ffcd 	bl	8003a20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2101      	movs	r1, #1
 8001a8a:	2007      	movs	r0, #7
 8001a8c:	f001 fcee 	bl	800346c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001a90:	2007      	movs	r0, #7
 8001a92:	f001 fd00 	bl	8003496 <HAL_NVIC_EnableIRQ>

}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b00b      	add	sp, #44	; 0x2c
 8001a9c:	bd90      	pop	{r4, r7, pc}
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	50000c00 	.word	0x50000c00
 8001aa8:	50000400 	.word	0x50000400

08001aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab0:	f000 fbd2 	bl	8002258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab4:	f000 f817 	bl	8001ae6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab8:	f7ff ff46 	bl	8001948 <MX_GPIO_Init>
  MX_DMA_Init();
 8001abc:	f7ff ff1e 	bl	80018fc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001ac0:	f000 fa7a 	bl	8001fb8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001ac4:	f7ff fdd4 	bl	8001670 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001ac8:	f000 f880 	bl	8001bcc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_SPI_TransmitReceive_IT(&hspi2, TBuff, RecvBuff, 28);
  SlTask_init();
 8001acc:	f007 fd76 	bl	80095bc <SlTask_init>
  AdcTask_init();
 8001ad0:	f007 fc18 	bl	8009304 <AdcTask_init>
  BattControllerTask_init();
 8001ad4:	f007 fcec 	bl	80094b0 <BattControllerTask_init>
//  HAL_ADCEx_Calibration_Start(&hadc1);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC_raw, 3);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001ad8:	f004 fe62 	bl	80067a0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001adc:	f7ff fef2 	bl	80018c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001ae0:	f004 fe80 	bl	80067e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <main+0x38>

08001ae6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae6:	b590      	push	{r4, r7, lr}
 8001ae8:	b093      	sub	sp, #76	; 0x4c
 8001aea:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aec:	2414      	movs	r4, #20
 8001aee:	193b      	adds	r3, r7, r4
 8001af0:	0018      	movs	r0, r3
 8001af2:	2334      	movs	r3, #52	; 0x34
 8001af4:	001a      	movs	r2, r3
 8001af6:	2100      	movs	r1, #0
 8001af8:	f007 ffc0 	bl	8009a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	0018      	movs	r0, r3
 8001b00:	2310      	movs	r3, #16
 8001b02:	001a      	movs	r2, r3
 8001b04:	2100      	movs	r1, #0
 8001b06:	f007 ffb9 	bl	8009a7c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f002 f932 	bl	8003d78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b14:	193b      	adds	r3, r7, r4
 8001b16:	2202      	movs	r2, #2
 8001b18:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b1a:	193b      	adds	r3, r7, r4
 8001b1c:	2280      	movs	r2, #128	; 0x80
 8001b1e:	0052      	lsls	r2, r2, #1
 8001b20:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001b22:	0021      	movs	r1, r4
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	2200      	movs	r2, #0
 8001b28:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b2a:	187b      	adds	r3, r7, r1
 8001b2c:	2240      	movs	r2, #64	; 0x40
 8001b2e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b30:	187b      	adds	r3, r7, r1
 8001b32:	2202      	movs	r2, #2
 8001b34:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b36:	187b      	adds	r3, r7, r1
 8001b38:	2202      	movs	r2, #2
 8001b3a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001b3c:	187b      	adds	r3, r7, r1
 8001b3e:	2200      	movs	r2, #0
 8001b40:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001b42:	187b      	adds	r3, r7, r1
 8001b44:	2208      	movs	r2, #8
 8001b46:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	0292      	lsls	r2, r2, #10
 8001b4e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b50:	187b      	adds	r3, r7, r1
 8001b52:	2280      	movs	r2, #128	; 0x80
 8001b54:	0592      	lsls	r2, r2, #22
 8001b56:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b58:	187b      	adds	r3, r7, r1
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f002 f958 	bl	8003e10 <HAL_RCC_OscConfig>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d001      	beq.n	8001b68 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b64:	f000 f82c 	bl	8001bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2202      	movs	r2, #2
 8001b72:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2280      	movs	r2, #128	; 0x80
 8001b7e:	01d2      	lsls	r2, r2, #7
 8001b80:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	2102      	movs	r1, #2
 8001b86:	0018      	movs	r0, r3
 8001b88:	f002 fc52 	bl	8004430 <HAL_RCC_ClockConfig>
 8001b8c:	1e03      	subs	r3, r0, #0
 8001b8e:	d001      	beq.n	8001b94 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001b90:	f000 f816 	bl	8001bc0 <Error_Handler>
  }
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b013      	add	sp, #76	; 0x4c
 8001b9a:	bd90      	pop	{r4, r7, pc}

08001b9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d101      	bne.n	8001bb2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001bae:	f000 fb73 	bl	8002298 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bb2:	46c0      	nop			; (mov r8, r8)
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	b002      	add	sp, #8
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	40012c00 	.word	0x40012c00

08001bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc4:	b672      	cpsid	i
}
 8001bc6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <Error_Handler+0x8>
	...

08001bcc <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001bd0:	4b19      	ldr	r3, [pc, #100]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bd2:	4a1a      	ldr	r2, [pc, #104]	; (8001c3c <MX_SPI1_Init+0x70>)
 8001bd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001be4:	22e0      	movs	r2, #224	; 0xe0
 8001be6:	00d2      	lsls	r2, r2, #3
 8001be8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001bf8:	2280      	movs	r2, #128	; 0x80
 8001bfa:	0092      	lsls	r2, r2, #2
 8001bfc:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c0a:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c10:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c12:	2207      	movs	r2, #7
 8001c14:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <MX_SPI1_Init+0x6c>)
 8001c24:	0018      	movs	r0, r3
 8001c26:	f002 ff0b 	bl	8004a40 <HAL_SPI_Init>
 8001c2a:	1e03      	subs	r3, r0, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8001c2e:	f7ff ffc7 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000158 	.word	0x20000158
 8001c3c:	40013000 	.word	0x40013000

08001c40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b08b      	sub	sp, #44	; 0x2c
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	2414      	movs	r4, #20
 8001c4a:	193b      	adds	r3, r7, r4
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	2314      	movs	r3, #20
 8001c50:	001a      	movs	r2, r3
 8001c52:	2100      	movs	r1, #0
 8001c54:	f007 ff12 	bl	8009a7c <memset>
  if(spiHandle->Instance==SPI1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a57      	ldr	r2, [pc, #348]	; (8001dbc <HAL_SPI_MspInit+0x17c>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d000      	beq.n	8001c64 <HAL_SPI_MspInit+0x24>
 8001c62:	e0a7      	b.n	8001db4 <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c64:	4b56      	ldr	r3, [pc, #344]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c68:	4b55      	ldr	r3, [pc, #340]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c6a:	2180      	movs	r1, #128	; 0x80
 8001c6c:	0149      	lsls	r1, r1, #5
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	641a      	str	r2, [r3, #64]	; 0x40
 8001c72:	4b53      	ldr	r3, [pc, #332]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c76:	2380      	movs	r3, #128	; 0x80
 8001c78:	015b      	lsls	r3, r3, #5
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c80:	4b4f      	ldr	r3, [pc, #316]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c84:	4b4e      	ldr	r3, [pc, #312]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c86:	2108      	movs	r1, #8
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	635a      	str	r2, [r3, #52]	; 0x34
 8001c8c:	4b4c      	ldr	r3, [pc, #304]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c90:	2208      	movs	r2, #8
 8001c92:	4013      	ands	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c98:	4b49      	ldr	r3, [pc, #292]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c9c:	4b48      	ldr	r3, [pc, #288]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	635a      	str	r2, [r3, #52]	; 0x34
 8001ca4:	4b46      	ldr	r3, [pc, #280]	; (8001dc0 <HAL_SPI_MspInit+0x180>)
 8001ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4013      	ands	r3, r2
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PD8     ------> SPI1_SCK
    PA11 [PA9]     ------> SPI1_MISO
    PA12 [PA10]     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cb0:	193b      	adds	r3, r7, r4
 8001cb2:	2280      	movs	r2, #128	; 0x80
 8001cb4:	0052      	lsls	r2, r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	193b      	adds	r3, r7, r4
 8001cba:	2202      	movs	r2, #2
 8001cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cbe:	193b      	adds	r3, r7, r4
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	193b      	adds	r3, r7, r4
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8001cca:	193b      	adds	r3, r7, r4
 8001ccc:	2201      	movs	r2, #1
 8001cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cd0:	193b      	adds	r3, r7, r4
 8001cd2:	4a3c      	ldr	r2, [pc, #240]	; (8001dc4 <HAL_SPI_MspInit+0x184>)
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	0010      	movs	r0, r2
 8001cd8:	f001 fea2 	bl	8003a20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cdc:	0021      	movs	r1, r4
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	22c0      	movs	r2, #192	; 0xc0
 8001ce2:	0152      	lsls	r2, r2, #5
 8001ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	2202      	movs	r2, #2
 8001cea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cec:	187b      	adds	r3, r7, r1
 8001cee:	2201      	movs	r2, #1
 8001cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	187b      	adds	r3, r7, r1
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001cf8:	187b      	adds	r3, r7, r1
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfe:	187a      	adds	r2, r7, r1
 8001d00:	23a0      	movs	r3, #160	; 0xa0
 8001d02:	05db      	lsls	r3, r3, #23
 8001d04:	0011      	movs	r1, r2
 8001d06:	0018      	movs	r0, r3
 8001d08:	f001 fe8a 	bl	8003a20 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d0e:	4a2f      	ldr	r2, [pc, #188]	; (8001dcc <HAL_SPI_MspInit+0x18c>)
 8001d10:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001d12:	4b2d      	ldr	r3, [pc, #180]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d14:	2210      	movs	r2, #16
 8001d16:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d18:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d1e:	4b2a      	ldr	r3, [pc, #168]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d24:	4b28      	ldr	r3, [pc, #160]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d26:	2280      	movs	r2, #128	; 0x80
 8001d28:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d2a:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d30:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001d36:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d3c:	4b22      	ldr	r3, [pc, #136]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d3e:	2280      	movs	r2, #128	; 0x80
 8001d40:	0152      	lsls	r2, r2, #5
 8001d42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001d44:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d46:	0018      	movs	r0, r3
 8001d48:	f001 fbb6 	bl	80034b8 <HAL_DMA_Init>
 8001d4c:	1e03      	subs	r3, r0, #0
 8001d4e:	d001      	beq.n	8001d54 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8001d50:	f7ff ff36 	bl	8001bc0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a1c      	ldr	r2, [pc, #112]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d58:	659a      	str	r2, [r3, #88]	; 0x58
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <HAL_SPI_MspInit+0x188>)
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001d60:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d62:	4a1c      	ldr	r2, [pc, #112]	; (8001dd4 <HAL_SPI_MspInit+0x194>)
 8001d64:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001d66:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d68:	2211      	movs	r2, #17
 8001d6a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6c:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d6e:	2210      	movs	r2, #16
 8001d70:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d72:	4b17      	ldr	r3, [pc, #92]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d78:	4b15      	ldr	r3, [pc, #84]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d7a:	2280      	movs	r2, #128	; 0x80
 8001d7c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d7e:	4b14      	ldr	r3, [pc, #80]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d84:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001d8a:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d90:	4b0f      	ldr	r3, [pc, #60]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	0152      	lsls	r2, r2, #5
 8001d96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001d98:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f001 fb8c 	bl	80034b8 <HAL_DMA_Init>
 8001da0:	1e03      	subs	r3, r0, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 8001da4:	f7ff ff0c 	bl	8001bc0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001dac:	655a      	str	r2, [r3, #84]	; 0x54
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_SPI_MspInit+0x190>)
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001db4:	46c0      	nop			; (mov r8, r8)
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b00b      	add	sp, #44	; 0x2c
 8001dba:	bd90      	pop	{r4, r7, pc}
 8001dbc:	40013000 	.word	0x40013000
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	50000c00 	.word	0x50000c00
 8001dc8:	200001bc 	.word	0x200001bc
 8001dcc:	4002001c 	.word	0x4002001c
 8001dd0:	20000218 	.word	0x20000218
 8001dd4:	40020030 	.word	0x40020030

08001dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dde:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_MspInit+0x50>)
 8001de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de2:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <HAL_MspInit+0x50>)
 8001de4:	2101      	movs	r1, #1
 8001de6:	430a      	orrs	r2, r1
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_MspInit+0x50>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	2201      	movs	r2, #1
 8001df0:	4013      	ands	r3, r2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <HAL_MspInit+0x50>)
 8001df8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_MspInit+0x50>)
 8001dfc:	2180      	movs	r1, #128	; 0x80
 8001dfe:	0549      	lsls	r1, r1, #21
 8001e00:	430a      	orrs	r2, r1
 8001e02:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e04:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_MspInit+0x50>)
 8001e06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	055b      	lsls	r3, r3, #21
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001e12:	2302      	movs	r3, #2
 8001e14:	425b      	negs	r3, r3
 8001e16:	2200      	movs	r2, #0
 8001e18:	2103      	movs	r1, #3
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f001 fb26 	bl	800346c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e20:	46c0      	nop			; (mov r8, r8)
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b002      	add	sp, #8
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000

08001e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b5b0      	push	{r4, r5, r7, lr}
 8001e2e:	b08c      	sub	sp, #48	; 0x30
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001e34:	232b      	movs	r3, #43	; 0x2b
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e3c:	4b38      	ldr	r3, [pc, #224]	; (8001f20 <HAL_InitTick+0xf4>)
 8001e3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e40:	4b37      	ldr	r3, [pc, #220]	; (8001f20 <HAL_InitTick+0xf4>)
 8001e42:	2180      	movs	r1, #128	; 0x80
 8001e44:	0109      	lsls	r1, r1, #4
 8001e46:	430a      	orrs	r2, r1
 8001e48:	641a      	str	r2, [r3, #64]	; 0x40
 8001e4a:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <HAL_InitTick+0xf4>)
 8001e4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	4013      	ands	r3, r2
 8001e54:	60bb      	str	r3, [r7, #8]
 8001e56:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e58:	230c      	movs	r3, #12
 8001e5a:	18fa      	adds	r2, r7, r3
 8001e5c:	2410      	movs	r4, #16
 8001e5e:	193b      	adds	r3, r7, r4
 8001e60:	0011      	movs	r1, r2
 8001e62:	0018      	movs	r0, r3
 8001e64:	f002 fc8e 	bl	8004784 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e68:	193b      	adds	r3, r7, r4
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d104      	bne.n	8001e7e <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e74:	f002 fc70 	bl	8004758 <HAL_RCC_GetPCLK1Freq>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e7c:	e004      	b.n	8001e88 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e7e:	f002 fc6b 	bl	8004758 <HAL_RCC_GetPCLK1Freq>
 8001e82:	0003      	movs	r3, r0
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e8a:	4926      	ldr	r1, [pc, #152]	; (8001f24 <HAL_InitTick+0xf8>)
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7fe f93b 	bl	8000108 <__udivsi3>
 8001e92:	0003      	movs	r3, r0
 8001e94:	3b01      	subs	r3, #1
 8001e96:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e98:	4b23      	ldr	r3, [pc, #140]	; (8001f28 <HAL_InitTick+0xfc>)
 8001e9a:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <HAL_InitTick+0x100>)
 8001e9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e9e:	4b22      	ldr	r3, [pc, #136]	; (8001f28 <HAL_InitTick+0xfc>)
 8001ea0:	4a23      	ldr	r2, [pc, #140]	; (8001f30 <HAL_InitTick+0x104>)
 8001ea2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ea4:	4b20      	ldr	r3, [pc, #128]	; (8001f28 <HAL_InitTick+0xfc>)
 8001ea6:	6a3a      	ldr	r2, [r7, #32]
 8001ea8:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8001eaa:	4b1f      	ldr	r3, [pc, #124]	; (8001f28 <HAL_InitTick+0xfc>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb0:	4b1d      	ldr	r3, [pc, #116]	; (8001f28 <HAL_InitTick+0xfc>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb6:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <HAL_InitTick+0xfc>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001ebc:	252b      	movs	r5, #43	; 0x2b
 8001ebe:	197c      	adds	r4, r7, r5
 8001ec0:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <HAL_InitTick+0xfc>)
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f003 fc6e 	bl	80057a4 <HAL_TIM_Base_Init>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8001ecc:	197b      	adds	r3, r7, r5
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d11e      	bne.n	8001f12 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ed4:	197c      	adds	r4, r7, r5
 8001ed6:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <HAL_InitTick+0xfc>)
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f003 fcc3 	bl	8005864 <HAL_TIM_Base_Start_IT>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8001ee2:	197b      	adds	r3, r7, r5
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d113      	bne.n	8001f12 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001eea:	200d      	movs	r0, #13
 8001eec:	f001 fad3 	bl	8003496 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d809      	bhi.n	8001f0a <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	0019      	movs	r1, r3
 8001efc:	200d      	movs	r0, #13
 8001efe:	f001 fab5 	bl	800346c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f02:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <HAL_InitTick+0x108>)
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	e003      	b.n	8001f12 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8001f0a:	232b      	movs	r3, #43	; 0x2b
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	2201      	movs	r2, #1
 8001f10:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8001f12:	232b      	movs	r3, #43	; 0x2b
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	781b      	ldrb	r3, [r3, #0]
}
 8001f18:	0018      	movs	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	b00c      	add	sp, #48	; 0x30
 8001f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f20:	40021000 	.word	0x40021000
 8001f24:	000f4240 	.word	0x000f4240
 8001f28:	20000274 	.word	0x20000274
 8001f2c:	40012c00 	.word	0x40012c00
 8001f30:	000003e7 	.word	0x000003e7
 8001f34:	20000004 	.word	0x20000004

08001f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f3c:	e7fe      	b.n	8001f3c <NMI_Handler+0x4>

08001f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f42:	e7fe      	b.n	8001f42 <HardFault_Handler+0x4>

08001f44 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPI1_NSS_Pin);
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f001 fee9 	bl	8003d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001f52:	46c0      	nop			; (mov r8, r8)
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <DMA1_Channel1_IRQHandler+0x14>)
 8001f5e:	0018      	movs	r0, r3
 8001f60:	f001 fc1c 	bl	800379c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f64:	46c0      	nop			; (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	200000f8 	.word	0x200000f8

08001f70 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8001f76:	0018      	movs	r0, r3
 8001f78:	f001 fc10 	bl	800379c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f7c:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f001 fc0c 	bl	800379c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	200001bc 	.word	0x200001bc
 8001f90:	20000218 	.word	0x20000218

08001f94 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f003 fcb8 	bl	8005910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001fa0:	46c0      	nop			; (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	20000274 	.word	0x20000274

08001fac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb0:	46c0      	nop			; (mov r8, r8)
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
	...

08001fb8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fbc:	4b23      	ldr	r3, [pc, #140]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fbe:	4a24      	ldr	r2, [pc, #144]	; (8002050 <MX_USART1_UART_Init+0x98>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fc4:	22e1      	movs	r2, #225	; 0xe1
 8001fc6:	0252      	lsls	r2, r2, #9
 8001fc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b20      	ldr	r3, [pc, #128]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b1e      	ldr	r3, [pc, #120]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b1a      	ldr	r3, [pc, #104]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b18      	ldr	r3, [pc, #96]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fee:	4b17      	ldr	r3, [pc, #92]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ff4:	4b15      	ldr	r3, [pc, #84]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ffa:	4b14      	ldr	r3, [pc, #80]	; (800204c <MX_USART1_UART_Init+0x94>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <MX_USART1_UART_Init+0x94>)
 8002002:	0018      	movs	r0, r3
 8002004:	f003 fe64 	bl	8005cd0 <HAL_UART_Init>
 8002008:	1e03      	subs	r3, r0, #0
 800200a:	d001      	beq.n	8002010 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800200c:	f7ff fdd8 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002010:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_USART1_UART_Init+0x94>)
 8002012:	2100      	movs	r1, #0
 8002014:	0018      	movs	r0, r3
 8002016:	f004 fa59 	bl	80064cc <HAL_UARTEx_SetTxFifoThreshold>
 800201a:	1e03      	subs	r3, r0, #0
 800201c:	d001      	beq.n	8002022 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800201e:	f7ff fdcf 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <MX_USART1_UART_Init+0x94>)
 8002024:	2100      	movs	r1, #0
 8002026:	0018      	movs	r0, r3
 8002028:	f004 fa90 	bl	800654c <HAL_UARTEx_SetRxFifoThreshold>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d001      	beq.n	8002034 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002030:	f7ff fdc6 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <MX_USART1_UART_Init+0x94>)
 8002036:	0018      	movs	r0, r3
 8002038:	f004 fa0e 	bl	8006458 <HAL_UARTEx_DisableFifoMode>
 800203c:	1e03      	subs	r3, r0, #0
 800203e:	d001      	beq.n	8002044 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002040:	f7ff fdbe 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002044:	46c0      	nop			; (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	200002c0 	.word	0x200002c0
 8002050:	40013800 	.word	0x40013800

08002054 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002054:	b590      	push	{r4, r7, lr}
 8002056:	b091      	sub	sp, #68	; 0x44
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	232c      	movs	r3, #44	; 0x2c
 800205e:	18fb      	adds	r3, r7, r3
 8002060:	0018      	movs	r0, r3
 8002062:	2314      	movs	r3, #20
 8002064:	001a      	movs	r2, r3
 8002066:	2100      	movs	r1, #0
 8002068:	f007 fd08 	bl	8009a7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800206c:	2410      	movs	r4, #16
 800206e:	193b      	adds	r3, r7, r4
 8002070:	0018      	movs	r0, r3
 8002072:	231c      	movs	r3, #28
 8002074:	001a      	movs	r2, r3
 8002076:	2100      	movs	r1, #0
 8002078:	f007 fd00 	bl	8009a7c <memset>
  if(uartHandle->Instance==USART1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a22      	ldr	r2, [pc, #136]	; (800210c <HAL_UART_MspInit+0xb8>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d13d      	bne.n	8002102 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002086:	193b      	adds	r3, r7, r4
 8002088:	2201      	movs	r2, #1
 800208a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800208c:	193b      	adds	r3, r7, r4
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002092:	193b      	adds	r3, r7, r4
 8002094:	0018      	movs	r0, r3
 8002096:	f002 fb9f 	bl	80047d8 <HAL_RCCEx_PeriphCLKConfig>
 800209a:	1e03      	subs	r3, r0, #0
 800209c:	d001      	beq.n	80020a2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800209e:	f7ff fd8f 	bl	8001bc0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020a2:	4b1b      	ldr	r3, [pc, #108]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020a6:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020a8:	2180      	movs	r1, #128	; 0x80
 80020aa:	01c9      	lsls	r1, r1, #7
 80020ac:	430a      	orrs	r2, r1
 80020ae:	641a      	str	r2, [r3, #64]	; 0x40
 80020b0:	4b17      	ldr	r3, [pc, #92]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	01db      	lsls	r3, r3, #7
 80020b8:	4013      	ands	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020be:	4b14      	ldr	r3, [pc, #80]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020c2:	4b13      	ldr	r3, [pc, #76]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020c4:	2104      	movs	r1, #4
 80020c6:	430a      	orrs	r2, r1
 80020c8:	635a      	str	r2, [r3, #52]	; 0x34
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <HAL_UART_MspInit+0xbc>)
 80020cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ce:	2204      	movs	r2, #4
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020d6:	212c      	movs	r1, #44	; 0x2c
 80020d8:	187b      	adds	r3, r7, r1
 80020da:	2230      	movs	r2, #48	; 0x30
 80020dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020de:	187b      	adds	r3, r7, r1
 80020e0:	2202      	movs	r2, #2
 80020e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	187b      	adds	r3, r7, r1
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ea:	187b      	adds	r3, r7, r1
 80020ec:	2200      	movs	r2, #0
 80020ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80020f0:	187b      	adds	r3, r7, r1
 80020f2:	2201      	movs	r2, #1
 80020f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f6:	187b      	adds	r3, r7, r1
 80020f8:	4a06      	ldr	r2, [pc, #24]	; (8002114 <HAL_UART_MspInit+0xc0>)
 80020fa:	0019      	movs	r1, r3
 80020fc:	0010      	movs	r0, r2
 80020fe:	f001 fc8f 	bl	8003a20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	46bd      	mov	sp, r7
 8002106:	b011      	add	sp, #68	; 0x44
 8002108:	bd90      	pop	{r4, r7, pc}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	40013800 	.word	0x40013800
 8002110:	40021000 	.word	0x40021000
 8002114:	50000800 	.word	0x50000800

08002118 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002118:	480d      	ldr	r0, [pc, #52]	; (8002150 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800211a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800211c:	f7ff ff46 	bl	8001fac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002120:	480c      	ldr	r0, [pc, #48]	; (8002154 <LoopForever+0x6>)
  ldr r1, =_edata
 8002122:	490d      	ldr	r1, [pc, #52]	; (8002158 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002124:	4a0d      	ldr	r2, [pc, #52]	; (800215c <LoopForever+0xe>)
  movs r3, #0
 8002126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002128:	e002      	b.n	8002130 <LoopCopyDataInit>

0800212a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800212a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800212c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800212e:	3304      	adds	r3, #4

08002130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002134:	d3f9      	bcc.n	800212a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002136:	4a0a      	ldr	r2, [pc, #40]	; (8002160 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002138:	4c0a      	ldr	r4, [pc, #40]	; (8002164 <LoopForever+0x16>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800213c:	e001      	b.n	8002142 <LoopFillZerobss>

0800213e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800213e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002140:	3204      	adds	r2, #4

08002142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002144:	d3fb      	bcc.n	800213e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002146:	f007 fcff 	bl	8009b48 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800214a:	f7ff fcaf 	bl	8001aac <main>

0800214e <LoopForever>:

LoopForever:
  b LoopForever
 800214e:	e7fe      	b.n	800214e <LoopForever>
  ldr   r0, =_estack
 8002150:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8002154:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002158:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800215c:	08009e34 	.word	0x08009e34
  ldr r2, =_sbss
 8002160:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002164:	20001fe0 	.word	0x20001fe0

08002168 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002168:	e7fe      	b.n	8002168 <ADC1_IRQHandler>

0800216a <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800216a:	b590      	push	{r4, r7, lr}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d104      	bne.n	8002182 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002178:	b672      	cpsid	i
}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	f7ff fd20 	bl	8001bc0 <Error_Handler>
 8002180:	e7fe      	b.n	8002180 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	7a1b      	ldrb	r3, [r3, #8]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d904      	bls.n	8002194 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 800218a:	b672      	cpsid	i
}
 800218c:	46c0      	nop			; (mov r8, r8)
 800218e:	f7ff fd17 	bl	8001bc0 <Error_Handler>
 8002192:	e7fe      	b.n	8002192 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	7a1b      	ldrb	r3, [r3, #8]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	b2d1      	uxtb	r1, r2
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	7211      	strb	r1, [r2, #8]
 80021a0:	001c      	movs	r4, r3
 80021a2:	f006 fe8f 	bl	8008ec4 <ulSetInterruptMaskFromISR>
 80021a6:	0001      	movs	r1, r0
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	00a2      	lsls	r2, r4, #2
 80021ac:	50d1      	str	r1, [r2, r3]
}
 80021ae:	46c0      	nop			; (mov r8, r8)
 80021b0:	46bd      	mov	sp, r7
 80021b2:	b003      	add	sp, #12
 80021b4:	bd90      	pop	{r4, r7, pc}

080021b6 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d104      	bne.n	80021ce <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80021c4:	b672      	cpsid	i
}
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	f7ff fcfa 	bl	8001bc0 <Error_Handler>
 80021cc:	e7fe      	b.n	80021cc <stm32_lock_release+0x16>
  lock->nesting_level--;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	7a1b      	ldrb	r3, [r3, #8]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	7a1b      	ldrb	r3, [r3, #8]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d904      	bls.n	80021ec <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 80021e2:	b672      	cpsid	i
}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	f7ff fceb 	bl	8001bc0 <Error_Handler>
 80021ea:	e7fe      	b.n	80021ea <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	7a1b      	ldrb	r3, [r3, #8]
 80021f0:	001a      	movs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	0092      	lsls	r2, r2, #2
 80021f6:	58d3      	ldr	r3, [r2, r3]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f006 fe69 	bl	8008ed0 <vClearInterruptMaskFromISR>
}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	46bd      	mov	sp, r7
 8002202:	b002      	add	sp, #8
 8002204:	bd80      	pop	{r7, pc}

08002206 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d104      	bne.n	800221e <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002214:	b672      	cpsid	i
}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	f7ff fcd2 	bl	8001bc0 <Error_Handler>
 800221c:	e7fe      	b.n	800221c <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	0018      	movs	r0, r3
 8002222:	f7ff ffa2 	bl	800216a <stm32_lock_acquire>
}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	b002      	add	sp, #8
 800222c:	bd80      	pop	{r7, pc}

0800222e <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d104      	bne.n	8002246 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800223c:	b672      	cpsid	i
}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	f7ff fcbe 	bl	8001bc0 <Error_Handler>
 8002244:	e7fe      	b.n	8002244 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	0018      	movs	r0, r3
 800224a:	f7ff ffb4 	bl	80021b6 <stm32_lock_release>
}
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	46bd      	mov	sp, r7
 8002252:	b002      	add	sp, #8
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800225e:	1dfb      	adds	r3, r7, #7
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_Init+0x3c>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <HAL_Init+0x3c>)
 800226a:	2180      	movs	r1, #128	; 0x80
 800226c:	0049      	lsls	r1, r1, #1
 800226e:	430a      	orrs	r2, r1
 8002270:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002272:	2003      	movs	r0, #3
 8002274:	f7ff fdda 	bl	8001e2c <HAL_InitTick>
 8002278:	1e03      	subs	r3, r0, #0
 800227a:	d003      	beq.n	8002284 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800227c:	1dfb      	adds	r3, r7, #7
 800227e:	2201      	movs	r2, #1
 8002280:	701a      	strb	r2, [r3, #0]
 8002282:	e001      	b.n	8002288 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002284:	f7ff fda8 	bl	8001dd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002288:	1dfb      	adds	r3, r7, #7
 800228a:	781b      	ldrb	r3, [r3, #0]
}
 800228c:	0018      	movs	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	b002      	add	sp, #8
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40022000 	.word	0x40022000

08002298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_IncTick+0x1c>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	001a      	movs	r2, r3
 80022a2:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <HAL_IncTick+0x20>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	18d2      	adds	r2, r2, r3
 80022a8:	4b03      	ldr	r3, [pc, #12]	; (80022b8 <HAL_IncTick+0x20>)
 80022aa:	601a      	str	r2, [r3, #0]
}
 80022ac:	46c0      	nop			; (mov r8, r8)
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	20000008 	.word	0x20000008
 80022b8:	20000360 	.word	0x20000360

080022bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  return uwTick;
 80022c0:	4b02      	ldr	r3, [pc, #8]	; (80022cc <HAL_GetTick+0x10>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	0018      	movs	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			; (mov r8, r8)
 80022cc:	20000360 	.word	0x20000360

080022d0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a05      	ldr	r2, [pc, #20]	; (80022f4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80022e0:	401a      	ands	r2, r3
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	431a      	orrs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	601a      	str	r2, [r3, #0]
}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b002      	add	sp, #8
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	fe3fffff 	.word	0xfe3fffff

080022f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	23e0      	movs	r3, #224	; 0xe0
 8002306:	045b      	lsls	r3, r3, #17
 8002308:	4013      	ands	r3, r2
}
 800230a:	0018      	movs	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	b002      	add	sp, #8
 8002310:	bd80      	pop	{r7, pc}

08002312 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	2104      	movs	r1, #4
 8002326:	400a      	ands	r2, r1
 8002328:	2107      	movs	r1, #7
 800232a:	4091      	lsls	r1, r2
 800232c:	000a      	movs	r2, r1
 800232e:	43d2      	mvns	r2, r2
 8002330:	401a      	ands	r2, r3
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2104      	movs	r1, #4
 8002336:	400b      	ands	r3, r1
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4099      	lsls	r1, r3
 800233c:	000b      	movs	r3, r1
 800233e:	431a      	orrs	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b004      	add	sp, #16
 800234a:	bd80      	pop	{r7, pc}

0800234c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	2104      	movs	r1, #4
 800235e:	400a      	ands	r2, r1
 8002360:	2107      	movs	r1, #7
 8002362:	4091      	lsls	r1, r2
 8002364:	000a      	movs	r2, r1
 8002366:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	2104      	movs	r1, #4
 800236c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800236e:	40da      	lsrs	r2, r3
 8002370:	0013      	movs	r3, r2
}
 8002372:	0018      	movs	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	b002      	add	sp, #8
 8002378:	bd80      	pop	{r7, pc}

0800237a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	23c0      	movs	r3, #192	; 0xc0
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	4013      	ands	r3, r2
 800238c:	d101      	bne.n	8002392 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800238e:	2301      	movs	r3, #1
 8002390:	e000      	b.n	8002394 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002392:	2300      	movs	r3, #0
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b002      	add	sp, #8
 800239a:	bd80      	pop	{r7, pc}

0800239c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	211f      	movs	r1, #31
 80023b0:	400a      	ands	r2, r1
 80023b2:	210f      	movs	r1, #15
 80023b4:	4091      	lsls	r1, r2
 80023b6:	000a      	movs	r2, r1
 80023b8:	43d2      	mvns	r2, r2
 80023ba:	401a      	ands	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	0e9b      	lsrs	r3, r3, #26
 80023c0:	210f      	movs	r1, #15
 80023c2:	4019      	ands	r1, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	201f      	movs	r0, #31
 80023c8:	4003      	ands	r3, r0
 80023ca:	4099      	lsls	r1, r3
 80023cc:	000b      	movs	r3, r1
 80023ce:	431a      	orrs	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023d4:	46c0      	nop			; (mov r8, r8)
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b004      	add	sp, #16
 80023da:	bd80      	pop	{r7, pc}

080023dc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	035b      	lsls	r3, r3, #13
 80023ee:	0b5b      	lsrs	r3, r3, #13
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b002      	add	sp, #8
 80023fc:	bd80      	pop	{r7, pc}

080023fe <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
 8002406:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	0352      	lsls	r2, r2, #13
 8002410:	0b52      	lsrs	r2, r2, #13
 8002412:	43d2      	mvns	r2, r2
 8002414:	401a      	ands	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	629a      	str	r2, [r3, #40]	; 0x28
}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	46bd      	mov	sp, r7
 800241e:	b002      	add	sp, #8
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	0212      	lsls	r2, r2, #8
 8002438:	43d2      	mvns	r2, r2
 800243a:	401a      	ands	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	021b      	lsls	r3, r3, #8
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	400b      	ands	r3, r1
 8002444:	4904      	ldr	r1, [pc, #16]	; (8002458 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002446:	400b      	ands	r3, r1
 8002448:	431a      	orrs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	46bd      	mov	sp, r7
 8002452:	b004      	add	sp, #16
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	07ffff00 	.word	0x07ffff00

0800245c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	4a05      	ldr	r2, [pc, #20]	; (8002480 <LL_ADC_EnableInternalRegulator+0x24>)
 800246a:	4013      	ands	r3, r2
 800246c:	2280      	movs	r2, #128	; 0x80
 800246e:	0552      	lsls	r2, r2, #21
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	46bd      	mov	sp, r7
 800247a:	b002      	add	sp, #8
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	6fffffe8 	.word	0x6fffffe8

08002484 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	055b      	lsls	r3, r3, #21
 8002494:	401a      	ands	r2, r3
 8002496:	2380      	movs	r3, #128	; 0x80
 8002498:	055b      	lsls	r3, r3, #21
 800249a:	429a      	cmp	r2, r3
 800249c:	d101      	bne.n	80024a2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b002      	add	sp, #8
 80024aa:	bd80      	pop	{r7, pc}

080024ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	4a04      	ldr	r2, [pc, #16]	; (80024cc <LL_ADC_Enable+0x20>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	2201      	movs	r2, #1
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	7fffffe8 	.word	0x7fffffe8

080024d0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4a04      	ldr	r2, [pc, #16]	; (80024f0 <LL_ADC_Disable+0x20>)
 80024de:	4013      	ands	r3, r2
 80024e0:	2202      	movs	r2, #2
 80024e2:	431a      	orrs	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024e8:	46c0      	nop			; (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	7fffffe8 	.word	0x7fffffe8

080024f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2201      	movs	r2, #1
 8002502:	4013      	ands	r3, r2
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <LL_ADC_IsEnabled+0x18>
 8002508:	2301      	movs	r3, #1
 800250a:	e000      	b.n	800250e <LL_ADC_IsEnabled+0x1a>
 800250c:	2300      	movs	r3, #0
}
 800250e:	0018      	movs	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	b002      	add	sp, #8
 8002514:	bd80      	pop	{r7, pc}

08002516 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2202      	movs	r2, #2
 8002524:	4013      	ands	r3, r2
 8002526:	2b02      	cmp	r3, #2
 8002528:	d101      	bne.n	800252e <LL_ADC_IsDisableOngoing+0x18>
 800252a:	2301      	movs	r3, #1
 800252c:	e000      	b.n	8002530 <LL_ADC_IsDisableOngoing+0x1a>
 800252e:	2300      	movs	r3, #0
}
 8002530:	0018      	movs	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	b002      	add	sp, #8
 8002536:	bd80      	pop	{r7, pc}

08002538 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	4a04      	ldr	r2, [pc, #16]	; (8002558 <LL_ADC_REG_StartConversion+0x20>)
 8002546:	4013      	ands	r3, r2
 8002548:	2204      	movs	r2, #4
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002550:	46c0      	nop			; (mov r8, r8)
 8002552:	46bd      	mov	sp, r7
 8002554:	b002      	add	sp, #8
 8002556:	bd80      	pop	{r7, pc}
 8002558:	7fffffe8 	.word	0x7fffffe8

0800255c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2204      	movs	r2, #4
 800256a:	4013      	ands	r3, r2
 800256c:	2b04      	cmp	r3, #4
 800256e:	d101      	bne.n	8002574 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002574:	2300      	movs	r3, #0
}
 8002576:	0018      	movs	r0, r3
 8002578:	46bd      	mov	sp, r7
 800257a:	b002      	add	sp, #8
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b088      	sub	sp, #32
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002588:	231f      	movs	r3, #31
 800258a:	18fb      	adds	r3, r7, r3
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002590:	2300      	movs	r3, #0
 8002592:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e17f      	b.n	80028a6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10a      	bne.n	80025c4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	0018      	movs	r0, r3
 80025b2:	f7ff f915 	bl	80017e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2254      	movs	r2, #84	; 0x54
 80025c0:	2100      	movs	r1, #0
 80025c2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f7ff ff5b 	bl	8002484 <LL_ADC_IsInternalRegulatorEnabled>
 80025ce:	1e03      	subs	r3, r0, #0
 80025d0:	d115      	bne.n	80025fe <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	0018      	movs	r0, r3
 80025d8:	f7ff ff40 	bl	800245c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025dc:	4bb4      	ldr	r3, [pc, #720]	; (80028b0 <HAL_ADC_Init+0x330>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	49b4      	ldr	r1, [pc, #720]	; (80028b4 <HAL_ADC_Init+0x334>)
 80025e2:	0018      	movs	r0, r3
 80025e4:	f7fd fd90 	bl	8000108 <__udivsi3>
 80025e8:	0003      	movs	r3, r0
 80025ea:	3301      	adds	r3, #1
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80025f0:	e002      	b.n	80025f8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3b01      	subs	r3, #1
 80025f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f9      	bne.n	80025f2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	0018      	movs	r0, r3
 8002604:	f7ff ff3e 	bl	8002484 <LL_ADC_IsInternalRegulatorEnabled>
 8002608:	1e03      	subs	r3, r0, #0
 800260a:	d10f      	bne.n	800262c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002610:	2210      	movs	r2, #16
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261c:	2201      	movs	r2, #1
 800261e:	431a      	orrs	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002624:	231f      	movs	r3, #31
 8002626:	18fb      	adds	r3, r7, r3
 8002628:	2201      	movs	r2, #1
 800262a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	0018      	movs	r0, r3
 8002632:	f7ff ff93 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002636:	0003      	movs	r3, r0
 8002638:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263e:	2210      	movs	r2, #16
 8002640:	4013      	ands	r3, r2
 8002642:	d000      	beq.n	8002646 <HAL_ADC_Init+0xc6>
 8002644:	e122      	b.n	800288c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d000      	beq.n	800264e <HAL_ADC_Init+0xce>
 800264c:	e11e      	b.n	800288c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002652:	4a99      	ldr	r2, [pc, #612]	; (80028b8 <HAL_ADC_Init+0x338>)
 8002654:	4013      	ands	r3, r2
 8002656:	2202      	movs	r2, #2
 8002658:	431a      	orrs	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	0018      	movs	r0, r3
 8002664:	f7ff ff46 	bl	80024f4 <LL_ADC_IsEnabled>
 8002668:	1e03      	subs	r3, r0, #0
 800266a:	d000      	beq.n	800266e <HAL_ADC_Init+0xee>
 800266c:	e0ad      	b.n	80027ca <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7e1b      	ldrb	r3, [r3, #24]
 8002676:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002678:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7e5b      	ldrb	r3, [r3, #25]
 800267e:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002680:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7e9b      	ldrb	r3, [r3, #26]
 8002686:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002688:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	2b00      	cmp	r3, #0
 8002690:	d002      	beq.n	8002698 <HAL_ADC_Init+0x118>
 8002692:	2380      	movs	r3, #128	; 0x80
 8002694:	015b      	lsls	r3, r3, #5
 8002696:	e000      	b.n	800269a <HAL_ADC_Init+0x11a>
 8002698:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800269a:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80026a0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	da04      	bge.n	80026b4 <HAL_ADC_Init+0x134>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	085b      	lsrs	r3, r3, #1
 80026b2:	e001      	b.n	80026b8 <HAL_ADC_Init+0x138>
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80026b8:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	212c      	movs	r1, #44	; 0x2c
 80026be:	5c5b      	ldrb	r3, [r3, r1]
 80026c0:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80026c2:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2220      	movs	r2, #32
 80026ce:	5c9b      	ldrb	r3, [r3, r2]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d115      	bne.n	8002700 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	7e9b      	ldrb	r3, [r3, #26]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d105      	bne.n	80026e8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2280      	movs	r2, #128	; 0x80
 80026e0:	0252      	lsls	r2, r2, #9
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	e00b      	b.n	8002700 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ec:	2220      	movs	r2, #32
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f8:	2201      	movs	r2, #1
 80026fa:	431a      	orrs	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00a      	beq.n	800271e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800270c:	23e0      	movs	r3, #224	; 0xe0
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002716:	4313      	orrs	r3, r2
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a65      	ldr	r2, [pc, #404]	; (80028bc <HAL_ADC_Init+0x33c>)
 8002726:	4013      	ands	r3, r2
 8002728:	0019      	movs	r1, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	430a      	orrs	r2, r1
 8002732:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	0f9b      	lsrs	r3, r3, #30
 800273a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002740:	4313      	orrs	r3, r2
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	4313      	orrs	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	223c      	movs	r2, #60	; 0x3c
 800274c:	5c9b      	ldrb	r3, [r3, r2]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d111      	bne.n	8002776 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	0f9b      	lsrs	r3, r3, #30
 8002758:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800275e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002764:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800276a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	4313      	orrs	r3, r2
 8002770:	2201      	movs	r2, #1
 8002772:	4313      	orrs	r3, r2
 8002774:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	4a50      	ldr	r2, [pc, #320]	; (80028c0 <HAL_ADC_Init+0x340>)
 800277e:	4013      	ands	r3, r2
 8002780:	0019      	movs	r1, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	430a      	orrs	r2, r1
 800278a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	23c0      	movs	r3, #192	; 0xc0
 8002792:	061b      	lsls	r3, r3, #24
 8002794:	429a      	cmp	r2, r3
 8002796:	d018      	beq.n	80027ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800279c:	2380      	movs	r3, #128	; 0x80
 800279e:	05db      	lsls	r3, r3, #23
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d012      	beq.n	80027ca <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	061b      	lsls	r3, r3, #24
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d00c      	beq.n	80027ca <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80027b0:	4b44      	ldr	r3, [pc, #272]	; (80028c4 <HAL_ADC_Init+0x344>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a44      	ldr	r2, [pc, #272]	; (80028c8 <HAL_ADC_Init+0x348>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	0019      	movs	r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	23f0      	movs	r3, #240	; 0xf0
 80027c0:	039b      	lsls	r3, r3, #14
 80027c2:	401a      	ands	r2, r3
 80027c4:	4b3f      	ldr	r3, [pc, #252]	; (80028c4 <HAL_ADC_Init+0x344>)
 80027c6:	430a      	orrs	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d2:	001a      	movs	r2, r3
 80027d4:	2100      	movs	r1, #0
 80027d6:	f7ff fd9c 	bl	8002312 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e2:	493a      	ldr	r1, [pc, #232]	; (80028cc <HAL_ADC_Init+0x34c>)
 80027e4:	001a      	movs	r2, r3
 80027e6:	f7ff fd94 	bl	8002312 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2110      	movs	r1, #16
 80027fe:	4249      	negs	r1, r1
 8002800:	430a      	orrs	r2, r1
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
 8002804:	e018      	b.n	8002838 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	039b      	lsls	r3, r3, #14
 800280e:	429a      	cmp	r2, r3
 8002810:	d112      	bne.n	8002838 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	3b01      	subs	r3, #1
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	221c      	movs	r2, #28
 8002822:	4013      	ands	r3, r2
 8002824:	2210      	movs	r2, #16
 8002826:	4252      	negs	r2, r2
 8002828:	409a      	lsls	r2, r3
 800282a:	0011      	movs	r1, r2
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2100      	movs	r1, #0
 800283e:	0018      	movs	r0, r3
 8002840:	f7ff fd84 	bl	800234c <LL_ADC_GetSamplingTimeCommonChannels>
 8002844:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800284a:	429a      	cmp	r2, r3
 800284c:	d10b      	bne.n	8002866 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002858:	2203      	movs	r2, #3
 800285a:	4393      	bics	r3, r2
 800285c:	2201      	movs	r2, #1
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002864:	e01c      	b.n	80028a0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286a:	2212      	movs	r2, #18
 800286c:	4393      	bics	r3, r2
 800286e:	2210      	movs	r2, #16
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287a:	2201      	movs	r2, #1
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8002882:	231f      	movs	r3, #31
 8002884:	18fb      	adds	r3, r7, r3
 8002886:	2201      	movs	r2, #1
 8002888:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800288a:	e009      	b.n	80028a0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002890:	2210      	movs	r2, #16
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002898:	231f      	movs	r3, #31
 800289a:	18fb      	adds	r3, r7, r3
 800289c:	2201      	movs	r2, #1
 800289e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80028a0:	231f      	movs	r3, #31
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	781b      	ldrb	r3, [r3, #0]
}
 80028a6:	0018      	movs	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b008      	add	sp, #32
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	20000000 	.word	0x20000000
 80028b4:	00030d40 	.word	0x00030d40
 80028b8:	fffffefd 	.word	0xfffffefd
 80028bc:	fffe0201 	.word	0xfffe0201
 80028c0:	1ffffc02 	.word	0x1ffffc02
 80028c4:	40012708 	.word	0x40012708
 80028c8:	ffc3ffff 	.word	0xffc3ffff
 80028cc:	07ffff04 	.word	0x07ffff04

080028d0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028d0:	b5b0      	push	{r4, r5, r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f7ff fe3b 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d16c      	bne.n	80029c4 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2254      	movs	r2, #84	; 0x54
 80028ee:	5c9b      	ldrb	r3, [r3, r2]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <HAL_ADC_Start_DMA+0x28>
 80028f4:	2302      	movs	r3, #2
 80028f6:	e06c      	b.n	80029d2 <HAL_ADC_Start_DMA+0x102>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2254      	movs	r2, #84	; 0x54
 80028fc:	2101      	movs	r1, #1
 80028fe:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2201      	movs	r2, #1
 8002908:	4013      	ands	r3, r2
 800290a:	d113      	bne.n	8002934 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0018      	movs	r0, r3
 8002912:	f7ff fdef 	bl	80024f4 <LL_ADC_IsEnabled>
 8002916:	1e03      	subs	r3, r0, #0
 8002918:	d004      	beq.n	8002924 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	0018      	movs	r0, r3
 8002920:	f7ff fdd6 	bl	80024d0 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68da      	ldr	r2, [r3, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2101      	movs	r1, #1
 8002930:	430a      	orrs	r2, r1
 8002932:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002934:	2517      	movs	r5, #23
 8002936:	197c      	adds	r4, r7, r5
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	0018      	movs	r0, r3
 800293c:	f000 fa46 	bl	8002dcc <ADC_Enable>
 8002940:	0003      	movs	r3, r0
 8002942:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002944:	002c      	movs	r4, r5
 8002946:	193b      	adds	r3, r7, r4
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d13e      	bne.n	80029cc <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002952:	4a22      	ldr	r2, [pc, #136]	; (80029dc <HAL_ADC_Start_DMA+0x10c>)
 8002954:	4013      	ands	r3, r2
 8002956:	2280      	movs	r2, #128	; 0x80
 8002958:	0052      	lsls	r2, r2, #1
 800295a:	431a      	orrs	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800296a:	4a1d      	ldr	r2, [pc, #116]	; (80029e0 <HAL_ADC_Start_DMA+0x110>)
 800296c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002972:	4a1c      	ldr	r2, [pc, #112]	; (80029e4 <HAL_ADC_Start_DMA+0x114>)
 8002974:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800297a:	4a1b      	ldr	r2, [pc, #108]	; (80029e8 <HAL_ADC_Start_DMA+0x118>)
 800297c:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	221c      	movs	r2, #28
 8002984:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2254      	movs	r2, #84	; 0x54
 800298a:	2100      	movs	r1, #0
 800298c:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2110      	movs	r1, #16
 800299a:	430a      	orrs	r2, r1
 800299c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	3340      	adds	r3, #64	; 0x40
 80029a8:	0019      	movs	r1, r3
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	193c      	adds	r4, r7, r4
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f000 fe0c 	bl	80035cc <HAL_DMA_Start_IT>
 80029b4:	0003      	movs	r3, r0
 80029b6:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	0018      	movs	r0, r3
 80029be:	f7ff fdbb 	bl	8002538 <LL_ADC_REG_StartConversion>
 80029c2:	e003      	b.n	80029cc <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029c4:	2317      	movs	r3, #23
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	2202      	movs	r2, #2
 80029ca:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80029cc:	2317      	movs	r3, #23
 80029ce:	18fb      	adds	r3, r7, r3
 80029d0:	781b      	ldrb	r3, [r3, #0]
}
 80029d2:	0018      	movs	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b006      	add	sp, #24
 80029d8:	bdb0      	pop	{r4, r5, r7, pc}
 80029da:	46c0      	nop			; (mov r8, r8)
 80029dc:	fffff0fe 	.word	0xfffff0fe
 80029e0:	08002f95 	.word	0x08002f95
 80029e4:	0800305d 	.word	0x0800305d
 80029e8:	0800307b 	.word	0x0800307b

080029ec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80029f4:	46c0      	nop			; (mov r8, r8)
 80029f6:	46bd      	mov	sp, r7
 80029f8:	b002      	add	sp, #8
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a04:	46c0      	nop			; (mov r8, r8)
 8002a06:	46bd      	mov	sp, r7
 8002a08:	b002      	add	sp, #8
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a14:	46c0      	nop			; (mov r8, r8)
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b002      	add	sp, #8
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a26:	2317      	movs	r3, #23
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2254      	movs	r2, #84	; 0x54
 8002a36:	5c9b      	ldrb	r3, [r3, r2]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x24>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	e1c0      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x3a6>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2254      	movs	r2, #84	; 0x54
 8002a44:	2101      	movs	r1, #1
 8002a46:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f7ff fd85 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d000      	beq.n	8002a58 <HAL_ADC_ConfigChannel+0x3c>
 8002a56:	e1a3      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d100      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x46>
 8002a60:	e143      	b.n	8002cea <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	691a      	ldr	r2, [r3, #16]
 8002a66:	2380      	movs	r3, #128	; 0x80
 8002a68:	061b      	lsls	r3, r3, #24
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d004      	beq.n	8002a78 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002a72:	4ac1      	ldr	r2, [pc, #772]	; (8002d78 <HAL_ADC_ConfigChannel+0x35c>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d108      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	0019      	movs	r1, r3
 8002a82:	0010      	movs	r0, r2
 8002a84:	f7ff fcaa 	bl	80023dc <LL_ADC_REG_SetSequencerChAdd>
 8002a88:	e0c9      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	211f      	movs	r1, #31
 8002a94:	400b      	ands	r3, r1
 8002a96:	210f      	movs	r1, #15
 8002a98:	4099      	lsls	r1, r3
 8002a9a:	000b      	movs	r3, r1
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	035b      	lsls	r3, r3, #13
 8002aa8:	0b5b      	lsrs	r3, r3, #13
 8002aaa:	d105      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x9c>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	0e9b      	lsrs	r3, r3, #26
 8002ab2:	221f      	movs	r2, #31
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	e098      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2201      	movs	r2, #1
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d000      	beq.n	8002ac4 <HAL_ADC_ConfigChannel+0xa8>
 8002ac2:	e091      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x1cc>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	d000      	beq.n	8002ad0 <HAL_ADC_ConfigChannel+0xb4>
 8002ace:	e089      	b.n	8002be4 <HAL_ADC_ConfigChannel+0x1c8>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d000      	beq.n	8002adc <HAL_ADC_ConfigChannel+0xc0>
 8002ada:	e081      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x1c4>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d000      	beq.n	8002ae8 <HAL_ADC_ConfigChannel+0xcc>
 8002ae6:	e079      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x1c0>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2210      	movs	r2, #16
 8002aee:	4013      	ands	r3, r2
 8002af0:	d000      	beq.n	8002af4 <HAL_ADC_ConfigChannel+0xd8>
 8002af2:	e071      	b.n	8002bd8 <HAL_ADC_ConfigChannel+0x1bc>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2220      	movs	r2, #32
 8002afa:	4013      	ands	r3, r2
 8002afc:	d000      	beq.n	8002b00 <HAL_ADC_ConfigChannel+0xe4>
 8002afe:	e069      	b.n	8002bd4 <HAL_ADC_ConfigChannel+0x1b8>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2240      	movs	r2, #64	; 0x40
 8002b06:	4013      	ands	r3, r2
 8002b08:	d000      	beq.n	8002b0c <HAL_ADC_ConfigChannel+0xf0>
 8002b0a:	e061      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x1b4>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2280      	movs	r2, #128	; 0x80
 8002b12:	4013      	ands	r3, r2
 8002b14:	d000      	beq.n	8002b18 <HAL_ADC_ConfigChannel+0xfc>
 8002b16:	e059      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x1b0>
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4013      	ands	r3, r2
 8002b22:	d151      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x1ac>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	2380      	movs	r3, #128	; 0x80
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d149      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x1a8>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	2380      	movs	r3, #128	; 0x80
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d141      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x1a4>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	011b      	lsls	r3, r3, #4
 8002b44:	4013      	ands	r3, r2
 8002b46:	d139      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x1a0>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	015b      	lsls	r3, r3, #5
 8002b50:	4013      	ands	r3, r2
 8002b52:	d131      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x19c>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	019b      	lsls	r3, r3, #6
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d129      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x198>
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	01db      	lsls	r3, r3, #7
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d121      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x194>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	2380      	movs	r3, #128	; 0x80
 8002b72:	021b      	lsls	r3, r3, #8
 8002b74:	4013      	ands	r3, r2
 8002b76:	d119      	bne.n	8002bac <HAL_ADC_ConfigChannel+0x190>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	2380      	movs	r3, #128	; 0x80
 8002b7e:	025b      	lsls	r3, r3, #9
 8002b80:	4013      	ands	r3, r2
 8002b82:	d111      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x18c>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	029b      	lsls	r3, r3, #10
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d109      	bne.n	8002ba4 <HAL_ADC_ConfigChannel+0x188>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	02db      	lsls	r3, r3, #11
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d001      	beq.n	8002ba0 <HAL_ADC_ConfigChannel+0x184>
 8002b9c:	2312      	movs	r3, #18
 8002b9e:	e024      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	e022      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002ba4:	2311      	movs	r3, #17
 8002ba6:	e020      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002ba8:	2310      	movs	r3, #16
 8002baa:	e01e      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bac:	230f      	movs	r3, #15
 8002bae:	e01c      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bb0:	230e      	movs	r3, #14
 8002bb2:	e01a      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bb4:	230d      	movs	r3, #13
 8002bb6:	e018      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bb8:	230c      	movs	r3, #12
 8002bba:	e016      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bbc:	230b      	movs	r3, #11
 8002bbe:	e014      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bc0:	230a      	movs	r3, #10
 8002bc2:	e012      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bc4:	2309      	movs	r3, #9
 8002bc6:	e010      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bc8:	2308      	movs	r3, #8
 8002bca:	e00e      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bcc:	2307      	movs	r3, #7
 8002bce:	e00c      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bd0:	2306      	movs	r3, #6
 8002bd2:	e00a      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bd4:	2305      	movs	r3, #5
 8002bd6:	e008      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e006      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e004      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e002      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_ADC_ConfigChannel+0x1ce>
 8002be8:	2300      	movs	r3, #0
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	6852      	ldr	r2, [r2, #4]
 8002bee:	201f      	movs	r0, #31
 8002bf0:	4002      	ands	r2, r0
 8002bf2:	4093      	lsls	r3, r2
 8002bf4:	000a      	movs	r2, r1
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	089b      	lsrs	r3, r3, #2
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d808      	bhi.n	8002c1e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6818      	ldr	r0, [r3, #0]
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	6859      	ldr	r1, [r3, #4]
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	001a      	movs	r2, r3
 8002c1a:	f7ff fbbf 	bl	800239c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6818      	ldr	r0, [r3, #0]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6819      	ldr	r1, [r3, #0]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	001a      	movs	r2, r3
 8002c2c:	f7ff fbfa 	bl	8002424 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	db00      	blt.n	8002c3a <HAL_ADC_ConfigChannel+0x21e>
 8002c38:	e0bc      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c3a:	4b50      	ldr	r3, [pc, #320]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7ff fb5b 	bl	80022f8 <LL_ADC_GetCommonPathInternalCh>
 8002c42:	0003      	movs	r3, r0
 8002c44:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a4d      	ldr	r2, [pc, #308]	; (8002d80 <HAL_ADC_ConfigChannel+0x364>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d122      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	2380      	movs	r3, #128	; 0x80
 8002c54:	041b      	lsls	r3, r3, #16
 8002c56:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c58:	d11d      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	2280      	movs	r2, #128	; 0x80
 8002c5e:	0412      	lsls	r2, r2, #16
 8002c60:	4313      	orrs	r3, r2
 8002c62:	4a46      	ldr	r2, [pc, #280]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002c64:	0019      	movs	r1, r3
 8002c66:	0010      	movs	r0, r2
 8002c68:	f7ff fb32 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c6c:	4b45      	ldr	r3, [pc, #276]	; (8002d84 <HAL_ADC_ConfigChannel+0x368>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4945      	ldr	r1, [pc, #276]	; (8002d88 <HAL_ADC_ConfigChannel+0x36c>)
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fd fa48 	bl	8000108 <__udivsi3>
 8002c78:	0003      	movs	r3, r0
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	0013      	movs	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	189b      	adds	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c86:	e002      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1f9      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c94:	e08e      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a3c      	ldr	r2, [pc, #240]	; (8002d8c <HAL_ADC_ConfigChannel+0x370>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d10e      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	2380      	movs	r3, #128	; 0x80
 8002ca4:	045b      	lsls	r3, r3, #17
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d109      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2280      	movs	r2, #128	; 0x80
 8002cae:	0452      	lsls	r2, r2, #17
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	4a32      	ldr	r2, [pc, #200]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002cb4:	0019      	movs	r1, r3
 8002cb6:	0010      	movs	r0, r2
 8002cb8:	f7ff fb0a 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
 8002cbc:	e07a      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a33      	ldr	r2, [pc, #204]	; (8002d90 <HAL_ADC_ConfigChannel+0x374>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d000      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x2ae>
 8002cc8:	e074      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	03db      	lsls	r3, r3, #15
 8002cd0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002cd2:	d000      	beq.n	8002cd6 <HAL_ADC_ConfigChannel+0x2ba>
 8002cd4:	e06e      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	2280      	movs	r2, #128	; 0x80
 8002cda:	03d2      	lsls	r2, r2, #15
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	4a27      	ldr	r2, [pc, #156]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002ce0:	0019      	movs	r1, r3
 8002ce2:	0010      	movs	r0, r2
 8002ce4:	f7ff faf4 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
 8002ce8:	e064      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691a      	ldr	r2, [r3, #16]
 8002cee:	2380      	movs	r3, #128	; 0x80
 8002cf0:	061b      	lsls	r3, r3, #24
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d004      	beq.n	8002d00 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002cfa:	4a1f      	ldr	r2, [pc, #124]	; (8002d78 <HAL_ADC_ConfigChannel+0x35c>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d107      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	0019      	movs	r1, r3
 8002d0a:	0010      	movs	r0, r2
 8002d0c:	f7ff fb77 	bl	80023fe <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	da4d      	bge.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d18:	4b18      	ldr	r3, [pc, #96]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f7ff faec 	bl	80022f8 <LL_ADC_GetCommonPathInternalCh>
 8002d20:	0003      	movs	r3, r0
 8002d22:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a15      	ldr	r2, [pc, #84]	; (8002d80 <HAL_ADC_ConfigChannel+0x364>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	4a18      	ldr	r2, [pc, #96]	; (8002d94 <HAL_ADC_ConfigChannel+0x378>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002d36:	0019      	movs	r1, r3
 8002d38:	0010      	movs	r0, r2
 8002d3a:	f7ff fac9 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
 8002d3e:	e039      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a11      	ldr	r2, [pc, #68]	; (8002d8c <HAL_ADC_ConfigChannel+0x370>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d108      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4a12      	ldr	r2, [pc, #72]	; (8002d98 <HAL_ADC_ConfigChannel+0x37c>)
 8002d4e:	4013      	ands	r3, r2
 8002d50:	4a0a      	ldr	r2, [pc, #40]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002d52:	0019      	movs	r1, r3
 8002d54:	0010      	movs	r0, r2
 8002d56:	f7ff fabb 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
 8002d5a:	e02b      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a0b      	ldr	r2, [pc, #44]	; (8002d90 <HAL_ADC_ConfigChannel+0x374>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d126      	bne.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4a0c      	ldr	r2, [pc, #48]	; (8002d9c <HAL_ADC_ConfigChannel+0x380>)
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	4a03      	ldr	r2, [pc, #12]	; (8002d7c <HAL_ADC_ConfigChannel+0x360>)
 8002d6e:	0019      	movs	r1, r3
 8002d70:	0010      	movs	r0, r2
 8002d72:	f7ff faad 	bl	80022d0 <LL_ADC_SetCommonPathInternalCh>
 8002d76:	e01d      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x398>
 8002d78:	80000004 	.word	0x80000004
 8002d7c:	40012708 	.word	0x40012708
 8002d80:	b0001000 	.word	0xb0001000
 8002d84:	20000000 	.word	0x20000000
 8002d88:	00030d40 	.word	0x00030d40
 8002d8c:	b8004000 	.word	0xb8004000
 8002d90:	b4002000 	.word	0xb4002000
 8002d94:	ff7fffff 	.word	0xff7fffff
 8002d98:	feffffff 	.word	0xfeffffff
 8002d9c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da4:	2220      	movs	r2, #32
 8002da6:	431a      	orrs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002dac:	2317      	movs	r3, #23
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	2201      	movs	r2, #1
 8002db2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2254      	movs	r2, #84	; 0x54
 8002db8:	2100      	movs	r1, #0
 8002dba:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002dbc:	2317      	movs	r3, #23
 8002dbe:	18fb      	adds	r3, r7, r3
 8002dc0:	781b      	ldrb	r3, [r3, #0]
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b006      	add	sp, #24
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)

08002dcc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f7ff fb89 	bl	80024f4 <LL_ADC_IsEnabled>
 8002de2:	1e03      	subs	r3, r0, #0
 8002de4:	d000      	beq.n	8002de8 <ADC_Enable+0x1c>
 8002de6:	e069      	b.n	8002ebc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	4a36      	ldr	r2, [pc, #216]	; (8002ec8 <ADC_Enable+0xfc>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	d00d      	beq.n	8002e10 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df8:	2210      	movs	r2, #16
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e04:	2201      	movs	r2, #1
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e056      	b.n	8002ebe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	0018      	movs	r0, r3
 8002e16:	f7ff fb49 	bl	80024ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8002e1a:	4b2c      	ldr	r3, [pc, #176]	; (8002ecc <ADC_Enable+0x100>)
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7ff fa6b 	bl	80022f8 <LL_ADC_GetCommonPathInternalCh>
 8002e22:	0002      	movs	r2, r0
 8002e24:	2380      	movs	r3, #128	; 0x80
 8002e26:	041b      	lsls	r3, r3, #16
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d00f      	beq.n	8002e4c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e2c:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <ADC_Enable+0x104>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4928      	ldr	r1, [pc, #160]	; (8002ed4 <ADC_Enable+0x108>)
 8002e32:	0018      	movs	r0, r3
 8002e34:	f7fd f968 	bl	8000108 <__udivsi3>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8002e3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e3e:	e002      	b.n	8002e46 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	3b01      	subs	r3, #1
 8002e44:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f9      	bne.n	8002e40 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	7e5b      	ldrb	r3, [r3, #25]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d033      	beq.n	8002ebc <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002e54:	f7ff fa32 	bl	80022bc <HAL_GetTick>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e5c:	e027      	b.n	8002eae <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	0018      	movs	r0, r3
 8002e64:	f7ff fb46 	bl	80024f4 <LL_ADC_IsEnabled>
 8002e68:	1e03      	subs	r3, r0, #0
 8002e6a:	d104      	bne.n	8002e76 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f7ff fb1b 	bl	80024ac <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e76:	f7ff fa21 	bl	80022bc <HAL_GetTick>
 8002e7a:	0002      	movs	r2, r0
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d914      	bls.n	8002eae <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d00d      	beq.n	8002eae <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e96:	2210      	movs	r2, #16
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e007      	b.n	8002ebe <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d1d0      	bne.n	8002e5e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	b004      	add	sp, #16
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	80000017 	.word	0x80000017
 8002ecc:	40012708 	.word	0x40012708
 8002ed0:	20000000 	.word	0x20000000
 8002ed4:	00030d40 	.word	0x00030d40

08002ed8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f7ff fb16 	bl	8002516 <LL_ADC_IsDisableOngoing>
 8002eea:	0003      	movs	r3, r0
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f7ff fafe 	bl	80024f4 <LL_ADC_IsEnabled>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d046      	beq.n	8002f8a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d143      	bne.n	8002f8a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2205      	movs	r2, #5
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d10d      	bne.n	8002f2c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7ff fadb 	bl	80024d0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2203      	movs	r2, #3
 8002f20:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f22:	f7ff f9cb 	bl	80022bc <HAL_GetTick>
 8002f26:	0003      	movs	r3, r0
 8002f28:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f2a:	e028      	b.n	8002f7e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f30:	2210      	movs	r2, #16
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e021      	b.n	8002f8c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f48:	f7ff f9b8 	bl	80022bc <HAL_GetTick>
 8002f4c:	0002      	movs	r2, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d913      	bls.n	8002f7e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d00d      	beq.n	8002f7e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f66:	2210      	movs	r2, #16
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f72:	2201      	movs	r2, #1
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e006      	b.n	8002f8c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	2201      	movs	r2, #1
 8002f86:	4013      	ands	r3, r2
 8002f88:	d1de      	bne.n	8002f48 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b004      	add	sp, #16
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa6:	2250      	movs	r2, #80	; 0x50
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d141      	bne.n	8003030 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	0092      	lsls	r2, r2, #2
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f7ff f9db 	bl	800237a <LL_ADC_REG_IsTriggerSourceSWStart>
 8002fc4:	1e03      	subs	r3, r0, #0
 8002fc6:	d02e      	beq.n	8003026 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	7e9b      	ldrb	r3, [r3, #26]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d12a      	bne.n	8003026 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2208      	movs	r2, #8
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d123      	bne.n	8003026 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff faba 	bl	800255c <LL_ADC_REG_IsConversionOngoing>
 8002fe8:	1e03      	subs	r3, r0, #0
 8002fea:	d110      	bne.n	800300e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	210c      	movs	r1, #12
 8002ff8:	438a      	bics	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003000:	4a15      	ldr	r2, [pc, #84]	; (8003058 <ADC_DMAConvCplt+0xc4>)
 8003002:	4013      	ands	r3, r2
 8003004:	2201      	movs	r2, #1
 8003006:	431a      	orrs	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	659a      	str	r2, [r3, #88]	; 0x58
 800300c:	e00b      	b.n	8003026 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003012:	2220      	movs	r2, #32
 8003014:	431a      	orrs	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301e:	2201      	movs	r2, #1
 8003020:	431a      	orrs	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	0018      	movs	r0, r3
 800302a:	f7ff fcdf 	bl	80029ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800302e:	e00f      	b.n	8003050 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003034:	2210      	movs	r2, #16
 8003036:	4013      	ands	r3, r2
 8003038:	d004      	beq.n	8003044 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff fce5 	bl	8002a0c <HAL_ADC_ErrorCallback>
}
 8003042:	e005      	b.n	8003050 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	0010      	movs	r0, r2
 800304e:	4798      	blx	r3
}
 8003050:	46c0      	nop			; (mov r8, r8)
 8003052:	46bd      	mov	sp, r7
 8003054:	b004      	add	sp, #16
 8003056:	bd80      	pop	{r7, pc}
 8003058:	fffffefe 	.word	0xfffffefe

0800305c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003068:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	0018      	movs	r0, r3
 800306e:	f7ff fcc5 	bl	80029fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	46bd      	mov	sp, r7
 8003076:	b004      	add	sp, #16
 8003078:	bd80      	pop	{r7, pc}

0800307a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308c:	2240      	movs	r2, #64	; 0x40
 800308e:	431a      	orrs	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003098:	2204      	movs	r2, #4
 800309a:	431a      	orrs	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	0018      	movs	r0, r3
 80030a4:	f7ff fcb2 	bl	8002a0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b004      	add	sp, #16
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <LL_ADC_SetCalibrationFactor>:
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	22b4      	movs	r2, #180	; 0xb4
 80030be:	589b      	ldr	r3, [r3, r2]
 80030c0:	227f      	movs	r2, #127	; 0x7f
 80030c2:	4393      	bics	r3, r2
 80030c4:	001a      	movs	r2, r3
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	21b4      	movs	r1, #180	; 0xb4
 80030ce:	505a      	str	r2, [r3, r1]
}
 80030d0:	46c0      	nop			; (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b002      	add	sp, #8
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <LL_ADC_GetCalibrationFactor>:
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	22b4      	movs	r2, #180	; 0xb4
 80030e4:	589b      	ldr	r3, [r3, r2]
 80030e6:	227f      	movs	r2, #127	; 0x7f
 80030e8:	4013      	ands	r3, r2
}
 80030ea:	0018      	movs	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	b002      	add	sp, #8
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <LL_ADC_Enable>:
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	4a04      	ldr	r2, [pc, #16]	; (8003114 <LL_ADC_Enable+0x20>)
 8003102:	4013      	ands	r3, r2
 8003104:	2201      	movs	r2, #1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	609a      	str	r2, [r3, #8]
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	b002      	add	sp, #8
 8003112:	bd80      	pop	{r7, pc}
 8003114:	7fffffe8 	.word	0x7fffffe8

08003118 <LL_ADC_Disable>:
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	4a04      	ldr	r2, [pc, #16]	; (8003138 <LL_ADC_Disable+0x20>)
 8003126:	4013      	ands	r3, r2
 8003128:	2202      	movs	r2, #2
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	609a      	str	r2, [r3, #8]
}
 8003130:	46c0      	nop			; (mov r8, r8)
 8003132:	46bd      	mov	sp, r7
 8003134:	b002      	add	sp, #8
 8003136:	bd80      	pop	{r7, pc}
 8003138:	7fffffe8 	.word	0x7fffffe8

0800313c <LL_ADC_IsEnabled>:
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2201      	movs	r2, #1
 800314a:	4013      	ands	r3, r2
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <LL_ADC_IsEnabled+0x18>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <LL_ADC_IsEnabled+0x1a>
 8003154:	2300      	movs	r3, #0
}
 8003156:	0018      	movs	r0, r3
 8003158:	46bd      	mov	sp, r7
 800315a:	b002      	add	sp, #8
 800315c:	bd80      	pop	{r7, pc}
	...

08003160 <LL_ADC_StartCalibration>:
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	4a05      	ldr	r2, [pc, #20]	; (8003184 <LL_ADC_StartCalibration+0x24>)
 800316e:	4013      	ands	r3, r2
 8003170:	2280      	movs	r2, #128	; 0x80
 8003172:	0612      	lsls	r2, r2, #24
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	609a      	str	r2, [r3, #8]
}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	7fffffe8 	.word	0x7fffffe8

08003188 <LL_ADC_IsCalibrationOnGoing>:
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	0fdb      	lsrs	r3, r3, #31
 8003196:	07da      	lsls	r2, r3, #31
 8003198:	2380      	movs	r3, #128	; 0x80
 800319a:	061b      	lsls	r3, r3, #24
 800319c:	429a      	cmp	r2, r3
 800319e:	d101      	bne.n	80031a4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031a0:	2301      	movs	r3, #1
 80031a2:	e000      	b.n	80031a6 <LL_ADC_IsCalibrationOnGoing+0x1e>
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	0018      	movs	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	b002      	add	sp, #8
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80031b0:	b590      	push	{r4, r7, lr}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2254      	movs	r2, #84	; 0x54
 80031c4:	5c9b      	ldrb	r3, [r3, r2]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_ADCEx_Calibration_Start+0x1e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0ba      	b.n	8003344 <HAL_ADCEx_Calibration_Start+0x194>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2254      	movs	r2, #84	; 0x54
 80031d2:	2101      	movs	r1, #1
 80031d4:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80031d6:	2317      	movs	r3, #23
 80031d8:	18fc      	adds	r4, r7, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	0018      	movs	r0, r3
 80031de:	f7ff fe7b 	bl	8002ed8 <ADC_Disable>
 80031e2:	0003      	movs	r3, r0
 80031e4:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7ff ffa6 	bl	800313c <LL_ADC_IsEnabled>
 80031f0:	1e03      	subs	r3, r0, #0
 80031f2:	d000      	beq.n	80031f6 <HAL_ADCEx_Calibration_Start+0x46>
 80031f4:	e099      	b.n	800332a <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031fa:	4a54      	ldr	r2, [pc, #336]	; (800334c <HAL_ADCEx_Calibration_Start+0x19c>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	2202      	movs	r2, #2
 8003200:	431a      	orrs	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4a50      	ldr	r2, [pc, #320]	; (8003350 <HAL_ADCEx_Calibration_Start+0x1a0>)
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68da      	ldr	r2, [r3, #12]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	494d      	ldr	r1, [pc, #308]	; (8003354 <HAL_ADCEx_Calibration_Start+0x1a4>)
 800321e:	400a      	ands	r2, r1
 8003220:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003222:	2300      	movs	r3, #0
 8003224:	61fb      	str	r3, [r7, #28]
 8003226:	e02d      	b.n	8003284 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	0018      	movs	r0, r3
 800322e:	f7ff ff97 	bl	8003160 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003232:	e014      	b.n	800325e <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	3301      	adds	r3, #1
 8003238:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4a46      	ldr	r2, [pc, #280]	; (8003358 <HAL_ADCEx_Calibration_Start+0x1a8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d90d      	bls.n	800325e <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003246:	2212      	movs	r2, #18
 8003248:	4393      	bics	r3, r2
 800324a:	2210      	movs	r2, #16
 800324c:	431a      	orrs	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2254      	movs	r2, #84	; 0x54
 8003256:	2100      	movs	r1, #0
 8003258:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e072      	b.n	8003344 <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	0018      	movs	r0, r3
 8003264:	f7ff ff90 	bl	8003188 <LL_ADC_IsCalibrationOnGoing>
 8003268:	1e03      	subs	r3, r0, #0
 800326a:	d1e3      	bne.n	8003234 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	0018      	movs	r0, r3
 8003272:	f7ff ff31 	bl	80030d8 <LL_ADC_GetCalibrationFactor>
 8003276:	0002      	movs	r2, r0
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	189b      	adds	r3, r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	3301      	adds	r3, #1
 8003282:	61fb      	str	r3, [r7, #28]
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	2b07      	cmp	r3, #7
 8003288:	d9ce      	bls.n	8003228 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800328a:	69f9      	ldr	r1, [r7, #28]
 800328c:	69b8      	ldr	r0, [r7, #24]
 800328e:	f7fc ff3b 	bl	8000108 <__udivsi3>
 8003292:	0003      	movs	r3, r0
 8003294:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	0018      	movs	r0, r3
 800329c:	f7ff ff2a 	bl	80030f4 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	0011      	movs	r1, r2
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff ff01 	bl	80030b0 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	0018      	movs	r0, r3
 80032b4:	f7ff ff30 	bl	8003118 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032b8:	f7ff f800 	bl	80022bc <HAL_GetTick>
 80032bc:	0003      	movs	r3, r0
 80032be:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032c0:	e01b      	b.n	80032fa <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032c2:	f7fe fffb 	bl	80022bc <HAL_GetTick>
 80032c6:	0002      	movs	r2, r0
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d914      	bls.n	80032fa <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f7ff ff31 	bl	800313c <LL_ADC_IsEnabled>
 80032da:	1e03      	subs	r3, r0, #0
 80032dc:	d00d      	beq.n	80032fa <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	2210      	movs	r2, #16
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	2201      	movs	r2, #1
 80032f0:	431a      	orrs	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e024      	b.n	8003344 <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	0018      	movs	r0, r3
 8003300:	f7ff ff1c 	bl	800313c <LL_ADC_IsEnabled>
 8003304:	1e03      	subs	r3, r0, #0
 8003306:	d1dc      	bne.n	80032c2 <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68d9      	ldr	r1, [r3, #12]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	430a      	orrs	r2, r1
 8003316:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331c:	2203      	movs	r2, #3
 800331e:	4393      	bics	r3, r2
 8003320:	2201      	movs	r2, #1
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	659a      	str	r2, [r3, #88]	; 0x58
 8003328:	e005      	b.n	8003336 <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332e:	2210      	movs	r2, #16
 8003330:	431a      	orrs	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2254      	movs	r2, #84	; 0x54
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800333e:	2317      	movs	r3, #23
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	781b      	ldrb	r3, [r3, #0]
}
 8003344:	0018      	movs	r0, r3
 8003346:	46bd      	mov	sp, r7
 8003348:	b009      	add	sp, #36	; 0x24
 800334a:	bd90      	pop	{r4, r7, pc}
 800334c:	fffffefd 	.word	0xfffffefd
 8003350:	00008003 	.word	0x00008003
 8003354:	ffff7ffc 	.word	0xffff7ffc
 8003358:	0002f1ff 	.word	0x0002f1ff

0800335c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	0002      	movs	r2, r0
 8003364:	1dfb      	adds	r3, r7, #7
 8003366:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003368:	1dfb      	adds	r3, r7, #7
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b7f      	cmp	r3, #127	; 0x7f
 800336e:	d809      	bhi.n	8003384 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003370:	1dfb      	adds	r3, r7, #7
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	001a      	movs	r2, r3
 8003376:	231f      	movs	r3, #31
 8003378:	401a      	ands	r2, r3
 800337a:	4b04      	ldr	r3, [pc, #16]	; (800338c <__NVIC_EnableIRQ+0x30>)
 800337c:	2101      	movs	r1, #1
 800337e:	4091      	lsls	r1, r2
 8003380:	000a      	movs	r2, r1
 8003382:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003384:	46c0      	nop			; (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b002      	add	sp, #8
 800338a:	bd80      	pop	{r7, pc}
 800338c:	e000e100 	.word	0xe000e100

08003390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003390:	b590      	push	{r4, r7, lr}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	0002      	movs	r2, r0
 8003398:	6039      	str	r1, [r7, #0]
 800339a:	1dfb      	adds	r3, r7, #7
 800339c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800339e:	1dfb      	adds	r3, r7, #7
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	2b7f      	cmp	r3, #127	; 0x7f
 80033a4:	d828      	bhi.n	80033f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033a6:	4a2f      	ldr	r2, [pc, #188]	; (8003464 <__NVIC_SetPriority+0xd4>)
 80033a8:	1dfb      	adds	r3, r7, #7
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	b25b      	sxtb	r3, r3
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	33c0      	adds	r3, #192	; 0xc0
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	589b      	ldr	r3, [r3, r2]
 80033b6:	1dfa      	adds	r2, r7, #7
 80033b8:	7812      	ldrb	r2, [r2, #0]
 80033ba:	0011      	movs	r1, r2
 80033bc:	2203      	movs	r2, #3
 80033be:	400a      	ands	r2, r1
 80033c0:	00d2      	lsls	r2, r2, #3
 80033c2:	21ff      	movs	r1, #255	; 0xff
 80033c4:	4091      	lsls	r1, r2
 80033c6:	000a      	movs	r2, r1
 80033c8:	43d2      	mvns	r2, r2
 80033ca:	401a      	ands	r2, r3
 80033cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	019b      	lsls	r3, r3, #6
 80033d2:	22ff      	movs	r2, #255	; 0xff
 80033d4:	401a      	ands	r2, r3
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	0018      	movs	r0, r3
 80033dc:	2303      	movs	r3, #3
 80033de:	4003      	ands	r3, r0
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033e4:	481f      	ldr	r0, [pc, #124]	; (8003464 <__NVIC_SetPriority+0xd4>)
 80033e6:	1dfb      	adds	r3, r7, #7
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	b25b      	sxtb	r3, r3
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	430a      	orrs	r2, r1
 80033f0:	33c0      	adds	r3, #192	; 0xc0
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80033f6:	e031      	b.n	800345c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033f8:	4a1b      	ldr	r2, [pc, #108]	; (8003468 <__NVIC_SetPriority+0xd8>)
 80033fa:	1dfb      	adds	r3, r7, #7
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	0019      	movs	r1, r3
 8003400:	230f      	movs	r3, #15
 8003402:	400b      	ands	r3, r1
 8003404:	3b08      	subs	r3, #8
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	3306      	adds	r3, #6
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	18d3      	adds	r3, r2, r3
 800340e:	3304      	adds	r3, #4
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	1dfa      	adds	r2, r7, #7
 8003414:	7812      	ldrb	r2, [r2, #0]
 8003416:	0011      	movs	r1, r2
 8003418:	2203      	movs	r2, #3
 800341a:	400a      	ands	r2, r1
 800341c:	00d2      	lsls	r2, r2, #3
 800341e:	21ff      	movs	r1, #255	; 0xff
 8003420:	4091      	lsls	r1, r2
 8003422:	000a      	movs	r2, r1
 8003424:	43d2      	mvns	r2, r2
 8003426:	401a      	ands	r2, r3
 8003428:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	019b      	lsls	r3, r3, #6
 800342e:	22ff      	movs	r2, #255	; 0xff
 8003430:	401a      	ands	r2, r3
 8003432:	1dfb      	adds	r3, r7, #7
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	0018      	movs	r0, r3
 8003438:	2303      	movs	r3, #3
 800343a:	4003      	ands	r3, r0
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003440:	4809      	ldr	r0, [pc, #36]	; (8003468 <__NVIC_SetPriority+0xd8>)
 8003442:	1dfb      	adds	r3, r7, #7
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	001c      	movs	r4, r3
 8003448:	230f      	movs	r3, #15
 800344a:	4023      	ands	r3, r4
 800344c:	3b08      	subs	r3, #8
 800344e:	089b      	lsrs	r3, r3, #2
 8003450:	430a      	orrs	r2, r1
 8003452:	3306      	adds	r3, #6
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	18c3      	adds	r3, r0, r3
 8003458:	3304      	adds	r3, #4
 800345a:	601a      	str	r2, [r3, #0]
}
 800345c:	46c0      	nop			; (mov r8, r8)
 800345e:	46bd      	mov	sp, r7
 8003460:	b003      	add	sp, #12
 8003462:	bd90      	pop	{r4, r7, pc}
 8003464:	e000e100 	.word	0xe000e100
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	210f      	movs	r1, #15
 8003478:	187b      	adds	r3, r7, r1
 800347a:	1c02      	adds	r2, r0, #0
 800347c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	187b      	adds	r3, r7, r1
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	b25b      	sxtb	r3, r3
 8003486:	0011      	movs	r1, r2
 8003488:	0018      	movs	r0, r3
 800348a:	f7ff ff81 	bl	8003390 <__NVIC_SetPriority>
}
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	b004      	add	sp, #16
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b082      	sub	sp, #8
 800349a:	af00      	add	r7, sp, #0
 800349c:	0002      	movs	r2, r0
 800349e:	1dfb      	adds	r3, r7, #7
 80034a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034a2:	1dfb      	adds	r3, r7, #7
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	b25b      	sxtb	r3, r3
 80034a8:	0018      	movs	r0, r3
 80034aa:	f7ff ff57 	bl	800335c <__NVIC_EnableIRQ>
}
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b002      	add	sp, #8
 80034b4:	bd80      	pop	{r7, pc}
	...

080034b8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e077      	b.n	80035ba <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a3d      	ldr	r2, [pc, #244]	; (80035c4 <HAL_DMA_Init+0x10c>)
 80034d0:	4694      	mov	ip, r2
 80034d2:	4463      	add	r3, ip
 80034d4:	2114      	movs	r1, #20
 80034d6:	0018      	movs	r0, r3
 80034d8:	f7fc fe16 	bl	8000108 <__udivsi3>
 80034dc:	0003      	movs	r3, r0
 80034de:	009a      	lsls	r2, r3, #2
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2225      	movs	r2, #37	; 0x25
 80034e8:	2102      	movs	r1, #2
 80034ea:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4934      	ldr	r1, [pc, #208]	; (80035c8 <HAL_DMA_Init+0x110>)
 80034f8:	400a      	ands	r2, r1
 80034fa:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6819      	ldr	r1, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689a      	ldr	r2, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	431a      	orrs	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	431a      	orrs	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	0018      	movs	r0, r3
 8003536:	f000 fa23 	bl	8003980 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	2380      	movs	r3, #128	; 0x80
 8003540:	01db      	lsls	r3, r3, #7
 8003542:	429a      	cmp	r2, r3
 8003544:	d102      	bne.n	800354c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003554:	213f      	movs	r1, #63	; 0x3f
 8003556:	400a      	ands	r2, r1
 8003558:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003562:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d011      	beq.n	8003590 <HAL_DMA_Init+0xd8>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b04      	cmp	r3, #4
 8003572:	d80d      	bhi.n	8003590 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	0018      	movs	r0, r3
 8003578:	f000 fa2e 	bl	80039d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800358c:	605a      	str	r2, [r3, #4]
 800358e:	e008      	b.n	80035a2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2225      	movs	r2, #37	; 0x25
 80035ac:	2101      	movs	r1, #1
 80035ae:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2224      	movs	r2, #36	; 0x24
 80035b4:	2100      	movs	r1, #0
 80035b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	0018      	movs	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b002      	add	sp, #8
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	bffdfff8 	.word	0xbffdfff8
 80035c8:	ffff800f 	.word	0xffff800f

080035cc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
 80035d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035da:	2317      	movs	r3, #23
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	2200      	movs	r2, #0
 80035e0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2224      	movs	r2, #36	; 0x24
 80035e6:	5c9b      	ldrb	r3, [r3, r2]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_DMA_Start_IT+0x24>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e06f      	b.n	80036d0 <HAL_DMA_Start_IT+0x104>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2224      	movs	r2, #36	; 0x24
 80035f4:	2101      	movs	r1, #1
 80035f6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2225      	movs	r2, #37	; 0x25
 80035fc:	5c9b      	ldrb	r3, [r3, r2]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d157      	bne.n	80036b4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2225      	movs	r2, #37	; 0x25
 8003608:	2102      	movs	r1, #2
 800360a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2101      	movs	r1, #1
 800361e:	438a      	bics	r2, r1
 8003620:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	68b9      	ldr	r1, [r7, #8]
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f969 	bl	8003900 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	210e      	movs	r1, #14
 8003642:	430a      	orrs	r2, r1
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	e00f      	b.n	8003668 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2104      	movs	r1, #4
 8003654:	438a      	bics	r2, r1
 8003656:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	210a      	movs	r1, #10
 8003664:	430a      	orrs	r2, r1
 8003666:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	025b      	lsls	r3, r3, #9
 8003672:	4013      	ands	r3, r2
 8003674:	d008      	beq.n	8003688 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003680:	2180      	movs	r1, #128	; 0x80
 8003682:	0049      	lsls	r1, r1, #1
 8003684:	430a      	orrs	r2, r1
 8003686:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800368c:	2b00      	cmp	r3, #0
 800368e:	d008      	beq.n	80036a2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800369a:	2180      	movs	r1, #128	; 0x80
 800369c:	0049      	lsls	r1, r1, #1
 800369e:	430a      	orrs	r2, r1
 80036a0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	430a      	orrs	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	e00a      	b.n	80036ca <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2280      	movs	r2, #128	; 0x80
 80036b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2224      	movs	r2, #36	; 0x24
 80036be:	2100      	movs	r1, #0
 80036c0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80036c2:	2317      	movs	r3, #23
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	2201      	movs	r2, #1
 80036c8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80036ca:	2317      	movs	r3, #23
 80036cc:	18fb      	adds	r3, r7, r3
 80036ce:	781b      	ldrb	r3, [r3, #0]
}
 80036d0:	0018      	movs	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b006      	add	sp, #24
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e050      	b.n	800378c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2225      	movs	r2, #37	; 0x25
 80036ee:	5c9b      	ldrb	r3, [r3, r2]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d008      	beq.n	8003708 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2204      	movs	r2, #4
 80036fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2224      	movs	r2, #36	; 0x24
 8003700:	2100      	movs	r1, #0
 8003702:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e041      	b.n	800378c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	210e      	movs	r1, #14
 8003714:	438a      	bics	r2, r1
 8003716:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	491c      	ldr	r1, [pc, #112]	; (8003794 <HAL_DMA_Abort+0xbc>)
 8003724:	400a      	ands	r2, r1
 8003726:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2101      	movs	r1, #1
 8003734:	438a      	bics	r2, r1
 8003736:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8003738:	4b17      	ldr	r3, [pc, #92]	; (8003798 <HAL_DMA_Abort+0xc0>)
 800373a:	6859      	ldr	r1, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003740:	221c      	movs	r2, #28
 8003742:	4013      	ands	r3, r2
 8003744:	2201      	movs	r2, #1
 8003746:	409a      	lsls	r2, r3
 8003748:	4b13      	ldr	r3, [pc, #76]	; (8003798 <HAL_DMA_Abort+0xc0>)
 800374a:	430a      	orrs	r2, r1
 800374c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003756:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00c      	beq.n	800377a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376a:	490a      	ldr	r1, [pc, #40]	; (8003794 <HAL_DMA_Abort+0xbc>)
 800376c:	400a      	ands	r2, r1
 800376e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003778:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2225      	movs	r2, #37	; 0x25
 800377e:	2101      	movs	r1, #1
 8003780:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2224      	movs	r2, #36	; 0x24
 8003786:	2100      	movs	r1, #0
 8003788:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	0018      	movs	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	b002      	add	sp, #8
 8003792:	bd80      	pop	{r7, pc}
 8003794:	fffffeff 	.word	0xfffffeff
 8003798:	40020000 	.word	0x40020000

0800379c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80037a4:	4b55      	ldr	r3, [pc, #340]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	221c      	movs	r2, #28
 80037b8:	4013      	ands	r3, r2
 80037ba:	2204      	movs	r2, #4
 80037bc:	409a      	lsls	r2, r3
 80037be:	0013      	movs	r3, r2
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4013      	ands	r3, r2
 80037c4:	d027      	beq.n	8003816 <HAL_DMA_IRQHandler+0x7a>
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2204      	movs	r2, #4
 80037ca:	4013      	ands	r3, r2
 80037cc:	d023      	beq.n	8003816 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2220      	movs	r2, #32
 80037d6:	4013      	ands	r3, r2
 80037d8:	d107      	bne.n	80037ea <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2104      	movs	r1, #4
 80037e6:	438a      	bics	r2, r1
 80037e8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80037ea:	4b44      	ldr	r3, [pc, #272]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 80037ec:	6859      	ldr	r1, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	221c      	movs	r2, #28
 80037f4:	4013      	ands	r3, r2
 80037f6:	2204      	movs	r2, #4
 80037f8:	409a      	lsls	r2, r3
 80037fa:	4b40      	ldr	r3, [pc, #256]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 80037fc:	430a      	orrs	r2, r1
 80037fe:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003804:	2b00      	cmp	r3, #0
 8003806:	d100      	bne.n	800380a <HAL_DMA_IRQHandler+0x6e>
 8003808:	e073      	b.n	80038f2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	0010      	movs	r0, r2
 8003812:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003814:	e06d      	b.n	80038f2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	221c      	movs	r2, #28
 800381c:	4013      	ands	r3, r2
 800381e:	2202      	movs	r2, #2
 8003820:	409a      	lsls	r2, r3
 8003822:	0013      	movs	r3, r2
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4013      	ands	r3, r2
 8003828:	d02e      	beq.n	8003888 <HAL_DMA_IRQHandler+0xec>
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2202      	movs	r2, #2
 800382e:	4013      	ands	r3, r2
 8003830:	d02a      	beq.n	8003888 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2220      	movs	r2, #32
 800383a:	4013      	ands	r3, r2
 800383c:	d10b      	bne.n	8003856 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	210a      	movs	r1, #10
 800384a:	438a      	bics	r2, r1
 800384c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2225      	movs	r2, #37	; 0x25
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8003856:	4b29      	ldr	r3, [pc, #164]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 8003858:	6859      	ldr	r1, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	221c      	movs	r2, #28
 8003860:	4013      	ands	r3, r2
 8003862:	2202      	movs	r2, #2
 8003864:	409a      	lsls	r2, r3
 8003866:	4b25      	ldr	r3, [pc, #148]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 8003868:	430a      	orrs	r2, r1
 800386a:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2224      	movs	r2, #36	; 0x24
 8003870:	2100      	movs	r1, #0
 8003872:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d03a      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	0010      	movs	r0, r2
 8003884:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003886:	e034      	b.n	80038f2 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	221c      	movs	r2, #28
 800388e:	4013      	ands	r3, r2
 8003890:	2208      	movs	r2, #8
 8003892:	409a      	lsls	r2, r3
 8003894:	0013      	movs	r3, r2
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	4013      	ands	r3, r2
 800389a:	d02b      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x158>
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2208      	movs	r2, #8
 80038a0:	4013      	ands	r3, r2
 80038a2:	d027      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	210e      	movs	r1, #14
 80038b0:	438a      	bics	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80038b4:	4b11      	ldr	r3, [pc, #68]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 80038b6:	6859      	ldr	r1, [r3, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	221c      	movs	r2, #28
 80038be:	4013      	ands	r3, r2
 80038c0:	2201      	movs	r2, #1
 80038c2:	409a      	lsls	r2, r3
 80038c4:	4b0d      	ldr	r3, [pc, #52]	; (80038fc <HAL_DMA_IRQHandler+0x160>)
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2225      	movs	r2, #37	; 0x25
 80038d4:	2101      	movs	r1, #1
 80038d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2224      	movs	r2, #36	; 0x24
 80038dc:	2100      	movs	r1, #0
 80038de:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d005      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	0010      	movs	r0, r2
 80038f0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	46c0      	nop			; (mov r8, r8)
}
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b004      	add	sp, #16
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40020000 	.word	0x40020000

08003900 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003916:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003928:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800392a:	4b14      	ldr	r3, [pc, #80]	; (800397c <DMA_SetConfig+0x7c>)
 800392c:	6859      	ldr	r1, [r3, #4]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	221c      	movs	r2, #28
 8003934:	4013      	ands	r3, r2
 8003936:	2201      	movs	r2, #1
 8003938:	409a      	lsls	r2, r3
 800393a:	4b10      	ldr	r3, [pc, #64]	; (800397c <DMA_SetConfig+0x7c>)
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	2b10      	cmp	r3, #16
 800394e:	d108      	bne.n	8003962 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003960:	e007      	b.n	8003972 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	60da      	str	r2, [r3, #12]
}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	46bd      	mov	sp, r7
 8003976:	b004      	add	sp, #16
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	40020000 	.word	0x40020000

08003980 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398c:	089b      	lsrs	r3, r3, #2
 800398e:	4a10      	ldr	r2, [pc, #64]	; (80039d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003990:	4694      	mov	ip, r2
 8003992:	4463      	add	r3, ip
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	001a      	movs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	001a      	movs	r2, r3
 80039a2:	23ff      	movs	r3, #255	; 0xff
 80039a4:	4013      	ands	r3, r2
 80039a6:	3b08      	subs	r3, #8
 80039a8:	2114      	movs	r1, #20
 80039aa:	0018      	movs	r0, r3
 80039ac:	f7fc fbac 	bl	8000108 <__udivsi3>
 80039b0:	0003      	movs	r3, r0
 80039b2:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a07      	ldr	r2, [pc, #28]	; (80039d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80039b8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	221f      	movs	r2, #31
 80039be:	4013      	ands	r3, r2
 80039c0:	2201      	movs	r2, #1
 80039c2:	409a      	lsls	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80039c8:	46c0      	nop			; (mov r8, r8)
 80039ca:	46bd      	mov	sp, r7
 80039cc:	b004      	add	sp, #16
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	10008200 	.word	0x10008200
 80039d4:	40020880 	.word	0x40020880

080039d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	223f      	movs	r2, #63	; 0x3f
 80039e6:	4013      	ands	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4a0a      	ldr	r2, [pc, #40]	; (8003a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80039ee:	4694      	mov	ip, r2
 80039f0:	4463      	add	r3, ip
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	001a      	movs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80039fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	4013      	ands	r3, r2
 8003a08:	2201      	movs	r2, #1
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003a10:	46c0      	nop			; (mov r8, r8)
 8003a12:	46bd      	mov	sp, r7
 8003a14:	b004      	add	sp, #16
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	1000823f 	.word	0x1000823f
 8003a1c:	40020940 	.word	0x40020940

08003a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a2e:	e147      	b.n	8003cc0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2101      	movs	r1, #1
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4091      	lsls	r1, r2
 8003a3a:	000a      	movs	r2, r1
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d100      	bne.n	8003a48 <HAL_GPIO_Init+0x28>
 8003a46:	e138      	b.n	8003cba <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d005      	beq.n	8003a60 <HAL_GPIO_Init+0x40>
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2203      	movs	r2, #3
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d130      	bne.n	8003ac2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	409a      	lsls	r2, r3
 8003a6e:	0013      	movs	r3, r2
 8003a70:	43da      	mvns	r2, r3
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	4013      	ands	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	409a      	lsls	r2, r3
 8003a82:	0013      	movs	r3, r2
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a96:	2201      	movs	r2, #1
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	0013      	movs	r3, r2
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	091b      	lsrs	r3, r3, #4
 8003aac:	2201      	movs	r2, #1
 8003aae:	401a      	ands	r2, r3
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	0013      	movs	r3, r2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2203      	movs	r2, #3
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b03      	cmp	r3, #3
 8003acc:	d017      	beq.n	8003afe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	2203      	movs	r2, #3
 8003ada:	409a      	lsls	r2, r3
 8003adc:	0013      	movs	r3, r2
 8003ade:	43da      	mvns	r2, r3
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	689a      	ldr	r2, [r3, #8]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	409a      	lsls	r2, r3
 8003af0:	0013      	movs	r3, r2
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2203      	movs	r2, #3
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d123      	bne.n	8003b52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	08da      	lsrs	r2, r3, #3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3208      	adds	r2, #8
 8003b12:	0092      	lsls	r2, r2, #2
 8003b14:	58d3      	ldr	r3, [r2, r3]
 8003b16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2207      	movs	r2, #7
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	220f      	movs	r2, #15
 8003b22:	409a      	lsls	r2, r3
 8003b24:	0013      	movs	r3, r2
 8003b26:	43da      	mvns	r2, r3
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	691a      	ldr	r2, [r3, #16]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2107      	movs	r1, #7
 8003b36:	400b      	ands	r3, r1
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	0013      	movs	r3, r2
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	08da      	lsrs	r2, r3, #3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3208      	adds	r2, #8
 8003b4c:	0092      	lsls	r2, r2, #2
 8003b4e:	6939      	ldr	r1, [r7, #16]
 8003b50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	43da      	mvns	r2, r3
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2203      	movs	r2, #3
 8003b70:	401a      	ands	r2, r3
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	409a      	lsls	r2, r3
 8003b78:	0013      	movs	r3, r2
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	23c0      	movs	r3, #192	; 0xc0
 8003b8c:	029b      	lsls	r3, r3, #10
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d100      	bne.n	8003b94 <HAL_GPIO_Init+0x174>
 8003b92:	e092      	b.n	8003cba <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003b94:	4a50      	ldr	r2, [pc, #320]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	089b      	lsrs	r3, r3, #2
 8003b9a:	3318      	adds	r3, #24
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	589b      	ldr	r3, [r3, r2]
 8003ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	00db      	lsls	r3, r3, #3
 8003baa:	220f      	movs	r2, #15
 8003bac:	409a      	lsls	r2, r3
 8003bae:	0013      	movs	r3, r2
 8003bb0:	43da      	mvns	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	23a0      	movs	r3, #160	; 0xa0
 8003bbc:	05db      	lsls	r3, r3, #23
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d013      	beq.n	8003bea <HAL_GPIO_Init+0x1ca>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a45      	ldr	r2, [pc, #276]	; (8003cdc <HAL_GPIO_Init+0x2bc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d00d      	beq.n	8003be6 <HAL_GPIO_Init+0x1c6>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a44      	ldr	r2, [pc, #272]	; (8003ce0 <HAL_GPIO_Init+0x2c0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d007      	beq.n	8003be2 <HAL_GPIO_Init+0x1c2>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a43      	ldr	r2, [pc, #268]	; (8003ce4 <HAL_GPIO_Init+0x2c4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d101      	bne.n	8003bde <HAL_GPIO_Init+0x1be>
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e006      	b.n	8003bec <HAL_GPIO_Init+0x1cc>
 8003bde:	2305      	movs	r3, #5
 8003be0:	e004      	b.n	8003bec <HAL_GPIO_Init+0x1cc>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_Init+0x1cc>
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <HAL_GPIO_Init+0x1cc>
 8003bea:	2300      	movs	r3, #0
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	2103      	movs	r1, #3
 8003bf0:	400a      	ands	r2, r1
 8003bf2:	00d2      	lsls	r2, r2, #3
 8003bf4:	4093      	lsls	r3, r2
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003bfc:	4936      	ldr	r1, [pc, #216]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	3318      	adds	r3, #24
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c0a:	4b33      	ldr	r3, [pc, #204]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	43da      	mvns	r2, r3
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	4013      	ands	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	2380      	movs	r3, #128	; 0x80
 8003c20:	035b      	lsls	r3, r3, #13
 8003c22:	4013      	ands	r3, r2
 8003c24:	d003      	beq.n	8003c2e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c2e:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003c34:	4b28      	ldr	r3, [pc, #160]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	43da      	mvns	r2, r3
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	4013      	ands	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	2380      	movs	r3, #128	; 0x80
 8003c4a:	039b      	lsls	r3, r3, #14
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c58:	4b1f      	ldr	r3, [pc, #124]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c5e:	4a1e      	ldr	r2, [pc, #120]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c60:	2384      	movs	r3, #132	; 0x84
 8003c62:	58d3      	ldr	r3, [r2, r3]
 8003c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	43da      	mvns	r2, r3
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	2380      	movs	r3, #128	; 0x80
 8003c76:	029b      	lsls	r3, r3, #10
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d003      	beq.n	8003c84 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c84:	4914      	ldr	r1, [pc, #80]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c86:	2284      	movs	r2, #132	; 0x84
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003c8c:	4a12      	ldr	r2, [pc, #72]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003c8e:	2380      	movs	r3, #128	; 0x80
 8003c90:	58d3      	ldr	r3, [r2, r3]
 8003c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	43da      	mvns	r2, r3
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	025b      	lsls	r3, r3, #9
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cb2:	4909      	ldr	r1, [pc, #36]	; (8003cd8 <HAL_GPIO_Init+0x2b8>)
 8003cb4:	2280      	movs	r2, #128	; 0x80
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	40da      	lsrs	r2, r3
 8003cc8:	1e13      	subs	r3, r2, #0
 8003cca:	d000      	beq.n	8003cce <HAL_GPIO_Init+0x2ae>
 8003ccc:	e6b0      	b.n	8003a30 <HAL_GPIO_Init+0x10>
  }
}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	46c0      	nop			; (mov r8, r8)
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b006      	add	sp, #24
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021800 	.word	0x40021800
 8003cdc:	50000400 	.word	0x50000400
 8003ce0:	50000800 	.word	0x50000800
 8003ce4:	50000c00 	.word	0x50000c00

08003ce8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	0008      	movs	r0, r1
 8003cf2:	0011      	movs	r1, r2
 8003cf4:	1cbb      	adds	r3, r7, #2
 8003cf6:	1c02      	adds	r2, r0, #0
 8003cf8:	801a      	strh	r2, [r3, #0]
 8003cfa:	1c7b      	adds	r3, r7, #1
 8003cfc:	1c0a      	adds	r2, r1, #0
 8003cfe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d00:	1c7b      	adds	r3, r7, #1
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d004      	beq.n	8003d12 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d08:	1cbb      	adds	r3, r7, #2
 8003d0a:	881a      	ldrh	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d10:	e003      	b.n	8003d1a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d12:	1cbb      	adds	r3, r7, #2
 8003d14:	881a      	ldrh	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d1a:	46c0      	nop			; (mov r8, r8)
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	b002      	add	sp, #8
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	0002      	movs	r2, r0
 8003d2c:	1dbb      	adds	r3, r7, #6
 8003d2e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003d30:	4b10      	ldr	r3, [pc, #64]	; (8003d74 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	1dba      	adds	r2, r7, #6
 8003d36:	8812      	ldrh	r2, [r2, #0]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d008      	beq.n	8003d4e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003d3c:	4b0d      	ldr	r3, [pc, #52]	; (8003d74 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d3e:	1dba      	adds	r2, r7, #6
 8003d40:	8812      	ldrh	r2, [r2, #0]
 8003d42:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003d44:	1dbb      	adds	r3, r7, #6
 8003d46:	881b      	ldrh	r3, [r3, #0]
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f005 fd91 	bl	8009870 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8003d4e:	4b09      	ldr	r3, [pc, #36]	; (8003d74 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	1dba      	adds	r2, r7, #6
 8003d54:	8812      	ldrh	r2, [r2, #0]
 8003d56:	4013      	ands	r3, r2
 8003d58:	d008      	beq.n	8003d6c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003d5a:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d5c:	1dba      	adds	r2, r7, #6
 8003d5e:	8812      	ldrh	r2, [r2, #0]
 8003d60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003d62:	1dbb      	adds	r3, r7, #6
 8003d64:	881b      	ldrh	r3, [r3, #0]
 8003d66:	0018      	movs	r0, r3
 8003d68:	f005 fdba 	bl	80098e0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b002      	add	sp, #8
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021800 	.word	0x40021800

08003d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003d80:	4b19      	ldr	r3, [pc, #100]	; (8003de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a19      	ldr	r2, [pc, #100]	; (8003dec <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	4b17      	ldr	r3, [pc, #92]	; (8003de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d11f      	bne.n	8003ddc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003d9c:	4b14      	ldr	r3, [pc, #80]	; (8003df0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	0013      	movs	r3, r2
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	189b      	adds	r3, r3, r2
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	4912      	ldr	r1, [pc, #72]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003daa:	0018      	movs	r0, r3
 8003dac:	f7fc f9ac 	bl	8000108 <__udivsi3>
 8003db0:	0003      	movs	r3, r0
 8003db2:	3301      	adds	r3, #1
 8003db4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003db6:	e008      	b.n	8003dca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	60fb      	str	r3, [r7, #12]
 8003dc4:	e001      	b.n	8003dca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e009      	b.n	8003dde <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dca:	4b07      	ldr	r3, [pc, #28]	; (8003de8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003dcc:	695a      	ldr	r2, [r3, #20]
 8003dce:	2380      	movs	r3, #128	; 0x80
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	401a      	ands	r2, r3
 8003dd4:	2380      	movs	r3, #128	; 0x80
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d0ed      	beq.n	8003db8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	0018      	movs	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b004      	add	sp, #16
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	40007000 	.word	0x40007000
 8003dec:	fffff9ff 	.word	0xfffff9ff
 8003df0:	20000000 	.word	0x20000000
 8003df4:	000f4240 	.word	0x000f4240

08003df8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003dfc:	4b03      	ldr	r3, [pc, #12]	; (8003e0c <LL_RCC_GetAPB1Prescaler+0x14>)
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	23e0      	movs	r3, #224	; 0xe0
 8003e02:	01db      	lsls	r3, r3, #7
 8003e04:	4013      	ands	r3, r2
}
 8003e06:	0018      	movs	r0, r3
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40021000 	.word	0x40021000

08003e10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e2f3      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2201      	movs	r2, #1
 8003e28:	4013      	ands	r3, r2
 8003e2a:	d100      	bne.n	8003e2e <HAL_RCC_OscConfig+0x1e>
 8003e2c:	e07c      	b.n	8003f28 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e2e:	4bc3      	ldr	r3, [pc, #780]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	2238      	movs	r2, #56	; 0x38
 8003e34:	4013      	ands	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e38:	4bc0      	ldr	r3, [pc, #768]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	4013      	ands	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b10      	cmp	r3, #16
 8003e46:	d102      	bne.n	8003e4e <HAL_RCC_OscConfig+0x3e>
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	d002      	beq.n	8003e54 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d10b      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e54:	4bb9      	ldr	r3, [pc, #740]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	2380      	movs	r3, #128	; 0x80
 8003e5a:	029b      	lsls	r3, r3, #10
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d062      	beq.n	8003f26 <HAL_RCC_OscConfig+0x116>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d15e      	bne.n	8003f26 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e2ce      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	025b      	lsls	r3, r3, #9
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d107      	bne.n	8003e88 <HAL_RCC_OscConfig+0x78>
 8003e78:	4bb0      	ldr	r3, [pc, #704]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	4baf      	ldr	r3, [pc, #700]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e7e:	2180      	movs	r1, #128	; 0x80
 8003e80:	0249      	lsls	r1, r1, #9
 8003e82:	430a      	orrs	r2, r1
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	e020      	b.n	8003eca <HAL_RCC_OscConfig+0xba>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	23a0      	movs	r3, #160	; 0xa0
 8003e8e:	02db      	lsls	r3, r3, #11
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d10e      	bne.n	8003eb2 <HAL_RCC_OscConfig+0xa2>
 8003e94:	4ba9      	ldr	r3, [pc, #676]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	4ba8      	ldr	r3, [pc, #672]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003e9a:	2180      	movs	r1, #128	; 0x80
 8003e9c:	02c9      	lsls	r1, r1, #11
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	4ba6      	ldr	r3, [pc, #664]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4ba5      	ldr	r3, [pc, #660]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003ea8:	2180      	movs	r1, #128	; 0x80
 8003eaa:	0249      	lsls	r1, r1, #9
 8003eac:	430a      	orrs	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	e00b      	b.n	8003eca <HAL_RCC_OscConfig+0xba>
 8003eb2:	4ba2      	ldr	r3, [pc, #648]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4ba1      	ldr	r3, [pc, #644]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003eb8:	49a1      	ldr	r1, [pc, #644]	; (8004140 <HAL_RCC_OscConfig+0x330>)
 8003eba:	400a      	ands	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	4b9f      	ldr	r3, [pc, #636]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4b9e      	ldr	r3, [pc, #632]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003ec4:	499f      	ldr	r1, [pc, #636]	; (8004144 <HAL_RCC_OscConfig+0x334>)
 8003ec6:	400a      	ands	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d014      	beq.n	8003efc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f9f3 	bl	80022bc <HAL_GetTick>
 8003ed6:	0003      	movs	r3, r0
 8003ed8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003edc:	f7fe f9ee 	bl	80022bc <HAL_GetTick>
 8003ee0:	0002      	movs	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b64      	cmp	r3, #100	; 0x64
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e28d      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eee:	4b93      	ldr	r3, [pc, #588]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	2380      	movs	r3, #128	; 0x80
 8003ef4:	029b      	lsls	r3, r3, #10
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0xcc>
 8003efa:	e015      	b.n	8003f28 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fe f9de 	bl	80022bc <HAL_GetTick>
 8003f00:	0003      	movs	r3, r0
 8003f02:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f06:	f7fe f9d9 	bl	80022bc <HAL_GetTick>
 8003f0a:	0002      	movs	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b64      	cmp	r3, #100	; 0x64
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e278      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f18:	4b88      	ldr	r3, [pc, #544]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	029b      	lsls	r3, r3, #10
 8003f20:	4013      	ands	r3, r2
 8003f22:	d1f0      	bne.n	8003f06 <HAL_RCC_OscConfig+0xf6>
 8003f24:	e000      	b.n	8003f28 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f26:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	4013      	ands	r3, r2
 8003f30:	d100      	bne.n	8003f34 <HAL_RCC_OscConfig+0x124>
 8003f32:	e099      	b.n	8004068 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f34:	4b81      	ldr	r3, [pc, #516]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2238      	movs	r2, #56	; 0x38
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f3e:	4b7f      	ldr	r3, [pc, #508]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	2203      	movs	r2, #3
 8003f44:	4013      	ands	r3, r2
 8003f46:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d102      	bne.n	8003f54 <HAL_RCC_OscConfig+0x144>
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d002      	beq.n	8003f5a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d135      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f5a:	4b78      	ldr	r3, [pc, #480]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4013      	ands	r3, r2
 8003f64:	d005      	beq.n	8003f72 <HAL_RCC_OscConfig+0x162>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e24b      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f72:	4b72      	ldr	r3, [pc, #456]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4a74      	ldr	r2, [pc, #464]	; (8004148 <HAL_RCC_OscConfig+0x338>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	0019      	movs	r1, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	021a      	lsls	r2, r3, #8
 8003f82:	4b6e      	ldr	r3, [pc, #440]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d112      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003f8e:	4b6b      	ldr	r3, [pc, #428]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a6e      	ldr	r2, [pc, #440]	; (800414c <HAL_RCC_OscConfig+0x33c>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	0019      	movs	r1, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	691a      	ldr	r2, [r3, #16]
 8003f9c:	4b67      	ldr	r3, [pc, #412]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003fa2:	4b66      	ldr	r3, [pc, #408]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	0adb      	lsrs	r3, r3, #11
 8003fa8:	2207      	movs	r2, #7
 8003faa:	4013      	ands	r3, r2
 8003fac:	4a68      	ldr	r2, [pc, #416]	; (8004150 <HAL_RCC_OscConfig+0x340>)
 8003fae:	40da      	lsrs	r2, r3
 8003fb0:	4b68      	ldr	r3, [pc, #416]	; (8004154 <HAL_RCC_OscConfig+0x344>)
 8003fb2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003fb4:	4b68      	ldr	r3, [pc, #416]	; (8004158 <HAL_RCC_OscConfig+0x348>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f7fd ff37 	bl	8001e2c <HAL_InitTick>
 8003fbe:	1e03      	subs	r3, r0, #0
 8003fc0:	d051      	beq.n	8004066 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e221      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d030      	beq.n	8004030 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fce:	4b5b      	ldr	r3, [pc, #364]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a5e      	ldr	r2, [pc, #376]	; (800414c <HAL_RCC_OscConfig+0x33c>)
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	4b57      	ldr	r3, [pc, #348]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003fe2:	4b56      	ldr	r3, [pc, #344]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	4b55      	ldr	r3, [pc, #340]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8003fe8:	2180      	movs	r1, #128	; 0x80
 8003fea:	0049      	lsls	r1, r1, #1
 8003fec:	430a      	orrs	r2, r1
 8003fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff0:	f7fe f964 	bl	80022bc <HAL_GetTick>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffa:	f7fe f95f 	bl	80022bc <HAL_GetTick>
 8003ffe:	0002      	movs	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e1fe      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800400c:	4b4b      	ldr	r3, [pc, #300]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	2380      	movs	r3, #128	; 0x80
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4013      	ands	r3, r2
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004018:	4b48      	ldr	r3, [pc, #288]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	4a4a      	ldr	r2, [pc, #296]	; (8004148 <HAL_RCC_OscConfig+0x338>)
 800401e:	4013      	ands	r3, r2
 8004020:	0019      	movs	r1, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	021a      	lsls	r2, r3, #8
 8004028:	4b44      	ldr	r3, [pc, #272]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
 800402e:	e01b      	b.n	8004068 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004030:	4b42      	ldr	r3, [pc, #264]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b41      	ldr	r3, [pc, #260]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004036:	4949      	ldr	r1, [pc, #292]	; (800415c <HAL_RCC_OscConfig+0x34c>)
 8004038:	400a      	ands	r2, r1
 800403a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403c:	f7fe f93e 	bl	80022bc <HAL_GetTick>
 8004040:	0003      	movs	r3, r0
 8004042:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004046:	f7fe f939 	bl	80022bc <HAL_GetTick>
 800404a:	0002      	movs	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e1d8      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004058:	4b38      	ldr	r3, [pc, #224]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	2380      	movs	r3, #128	; 0x80
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	4013      	ands	r3, r2
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x236>
 8004064:	e000      	b.n	8004068 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004066:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2208      	movs	r2, #8
 800406e:	4013      	ands	r3, r2
 8004070:	d047      	beq.n	8004102 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004072:	4b32      	ldr	r3, [pc, #200]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2238      	movs	r2, #56	; 0x38
 8004078:	4013      	ands	r3, r2
 800407a:	2b18      	cmp	r3, #24
 800407c:	d10a      	bne.n	8004094 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800407e:	4b2f      	ldr	r3, [pc, #188]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004082:	2202      	movs	r2, #2
 8004084:	4013      	ands	r3, r2
 8004086:	d03c      	beq.n	8004102 <HAL_RCC_OscConfig+0x2f2>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d138      	bne.n	8004102 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e1ba      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d019      	beq.n	80040d0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800409c:	4b27      	ldr	r3, [pc, #156]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 800409e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040a0:	4b26      	ldr	r3, [pc, #152]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 80040a2:	2101      	movs	r1, #1
 80040a4:	430a      	orrs	r2, r1
 80040a6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fe f908 	bl	80022bc <HAL_GetTick>
 80040ac:	0003      	movs	r3, r0
 80040ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040b0:	e008      	b.n	80040c4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040b2:	f7fe f903 	bl	80022bc <HAL_GetTick>
 80040b6:	0002      	movs	r2, r0
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e1a2      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 80040c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c8:	2202      	movs	r2, #2
 80040ca:	4013      	ands	r3, r2
 80040cc:	d0f1      	beq.n	80040b2 <HAL_RCC_OscConfig+0x2a2>
 80040ce:	e018      	b.n	8004102 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80040d0:	4b1a      	ldr	r3, [pc, #104]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 80040d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040d4:	4b19      	ldr	r3, [pc, #100]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 80040d6:	2101      	movs	r1, #1
 80040d8:	438a      	bics	r2, r1
 80040da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040dc:	f7fe f8ee 	bl	80022bc <HAL_GetTick>
 80040e0:	0003      	movs	r3, r0
 80040e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040e4:	e008      	b.n	80040f8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040e6:	f7fe f8e9 	bl	80022bc <HAL_GetTick>
 80040ea:	0002      	movs	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e188      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040f8:	4b10      	ldr	r3, [pc, #64]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 80040fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040fc:	2202      	movs	r2, #2
 80040fe:	4013      	ands	r3, r2
 8004100:	d1f1      	bne.n	80040e6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2204      	movs	r2, #4
 8004108:	4013      	ands	r3, r2
 800410a:	d100      	bne.n	800410e <HAL_RCC_OscConfig+0x2fe>
 800410c:	e0c6      	b.n	800429c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410e:	231f      	movs	r3, #31
 8004110:	18fb      	adds	r3, r7, r3
 8004112:	2200      	movs	r2, #0
 8004114:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004116:	4b09      	ldr	r3, [pc, #36]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2238      	movs	r2, #56	; 0x38
 800411c:	4013      	ands	r3, r2
 800411e:	2b20      	cmp	r3, #32
 8004120:	d11e      	bne.n	8004160 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004122:	4b06      	ldr	r3, [pc, #24]	; (800413c <HAL_RCC_OscConfig+0x32c>)
 8004124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004126:	2202      	movs	r2, #2
 8004128:	4013      	ands	r3, r2
 800412a:	d100      	bne.n	800412e <HAL_RCC_OscConfig+0x31e>
 800412c:	e0b6      	b.n	800429c <HAL_RCC_OscConfig+0x48c>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d000      	beq.n	8004138 <HAL_RCC_OscConfig+0x328>
 8004136:	e0b1      	b.n	800429c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e166      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
 800413c:	40021000 	.word	0x40021000
 8004140:	fffeffff 	.word	0xfffeffff
 8004144:	fffbffff 	.word	0xfffbffff
 8004148:	ffff80ff 	.word	0xffff80ff
 800414c:	ffffc7ff 	.word	0xffffc7ff
 8004150:	00f42400 	.word	0x00f42400
 8004154:	20000000 	.word	0x20000000
 8004158:	20000004 	.word	0x20000004
 800415c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004160:	4bac      	ldr	r3, [pc, #688]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004162:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004164:	2380      	movs	r3, #128	; 0x80
 8004166:	055b      	lsls	r3, r3, #21
 8004168:	4013      	ands	r3, r2
 800416a:	d101      	bne.n	8004170 <HAL_RCC_OscConfig+0x360>
 800416c:	2301      	movs	r3, #1
 800416e:	e000      	b.n	8004172 <HAL_RCC_OscConfig+0x362>
 8004170:	2300      	movs	r3, #0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d011      	beq.n	800419a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004176:	4ba7      	ldr	r3, [pc, #668]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004178:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800417a:	4ba6      	ldr	r3, [pc, #664]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800417c:	2180      	movs	r1, #128	; 0x80
 800417e:	0549      	lsls	r1, r1, #21
 8004180:	430a      	orrs	r2, r1
 8004182:	63da      	str	r2, [r3, #60]	; 0x3c
 8004184:	4ba3      	ldr	r3, [pc, #652]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004188:	2380      	movs	r3, #128	; 0x80
 800418a:	055b      	lsls	r3, r3, #21
 800418c:	4013      	ands	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004192:	231f      	movs	r3, #31
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	2201      	movs	r2, #1
 8004198:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800419a:	4b9f      	ldr	r3, [pc, #636]	; (8004418 <HAL_RCC_OscConfig+0x608>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	2380      	movs	r3, #128	; 0x80
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	4013      	ands	r3, r2
 80041a4:	d11a      	bne.n	80041dc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041a6:	4b9c      	ldr	r3, [pc, #624]	; (8004418 <HAL_RCC_OscConfig+0x608>)
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	4b9b      	ldr	r3, [pc, #620]	; (8004418 <HAL_RCC_OscConfig+0x608>)
 80041ac:	2180      	movs	r1, #128	; 0x80
 80041ae:	0049      	lsls	r1, r1, #1
 80041b0:	430a      	orrs	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80041b4:	f7fe f882 	bl	80022bc <HAL_GetTick>
 80041b8:	0003      	movs	r3, r0
 80041ba:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041bc:	e008      	b.n	80041d0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041be:	f7fe f87d 	bl	80022bc <HAL_GetTick>
 80041c2:	0002      	movs	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e11c      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041d0:	4b91      	ldr	r3, [pc, #580]	; (8004418 <HAL_RCC_OscConfig+0x608>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	2380      	movs	r3, #128	; 0x80
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4013      	ands	r3, r2
 80041da:	d0f0      	beq.n	80041be <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d106      	bne.n	80041f2 <HAL_RCC_OscConfig+0x3e2>
 80041e4:	4b8b      	ldr	r3, [pc, #556]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80041e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80041e8:	4b8a      	ldr	r3, [pc, #552]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80041ea:	2101      	movs	r1, #1
 80041ec:	430a      	orrs	r2, r1
 80041ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80041f0:	e01c      	b.n	800422c <HAL_RCC_OscConfig+0x41c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	2b05      	cmp	r3, #5
 80041f8:	d10c      	bne.n	8004214 <HAL_RCC_OscConfig+0x404>
 80041fa:	4b86      	ldr	r3, [pc, #536]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80041fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80041fe:	4b85      	ldr	r3, [pc, #532]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004200:	2104      	movs	r1, #4
 8004202:	430a      	orrs	r2, r1
 8004204:	65da      	str	r2, [r3, #92]	; 0x5c
 8004206:	4b83      	ldr	r3, [pc, #524]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004208:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800420a:	4b82      	ldr	r3, [pc, #520]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800420c:	2101      	movs	r1, #1
 800420e:	430a      	orrs	r2, r1
 8004210:	65da      	str	r2, [r3, #92]	; 0x5c
 8004212:	e00b      	b.n	800422c <HAL_RCC_OscConfig+0x41c>
 8004214:	4b7f      	ldr	r3, [pc, #508]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004216:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004218:	4b7e      	ldr	r3, [pc, #504]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800421a:	2101      	movs	r1, #1
 800421c:	438a      	bics	r2, r1
 800421e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004220:	4b7c      	ldr	r3, [pc, #496]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004222:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004224:	4b7b      	ldr	r3, [pc, #492]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004226:	2104      	movs	r1, #4
 8004228:	438a      	bics	r2, r1
 800422a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d014      	beq.n	800425e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fe f842 	bl	80022bc <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800423c:	e009      	b.n	8004252 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f7fe f83d 	bl	80022bc <HAL_GetTick>
 8004242:	0002      	movs	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	4a74      	ldr	r2, [pc, #464]	; (800441c <HAL_RCC_OscConfig+0x60c>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e0db      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004252:	4b70      	ldr	r3, [pc, #448]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004256:	2202      	movs	r2, #2
 8004258:	4013      	ands	r3, r2
 800425a:	d0f0      	beq.n	800423e <HAL_RCC_OscConfig+0x42e>
 800425c:	e013      	b.n	8004286 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425e:	f7fe f82d 	bl	80022bc <HAL_GetTick>
 8004262:	0003      	movs	r3, r0
 8004264:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004266:	e009      	b.n	800427c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004268:	f7fe f828 	bl	80022bc <HAL_GetTick>
 800426c:	0002      	movs	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	4a6a      	ldr	r2, [pc, #424]	; (800441c <HAL_RCC_OscConfig+0x60c>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e0c6      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800427c:	4b65      	ldr	r3, [pc, #404]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800427e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004280:	2202      	movs	r2, #2
 8004282:	4013      	ands	r3, r2
 8004284:	d1f0      	bne.n	8004268 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004286:	231f      	movs	r3, #31
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d105      	bne.n	800429c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004290:	4b60      	ldr	r3, [pc, #384]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004292:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004294:	4b5f      	ldr	r3, [pc, #380]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004296:	4962      	ldr	r1, [pc, #392]	; (8004420 <HAL_RCC_OscConfig+0x610>)
 8004298:	400a      	ands	r2, r1
 800429a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d100      	bne.n	80042a6 <HAL_RCC_OscConfig+0x496>
 80042a4:	e0b0      	b.n	8004408 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042a6:	4b5b      	ldr	r3, [pc, #364]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	2238      	movs	r2, #56	; 0x38
 80042ac:	4013      	ands	r3, r2
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d100      	bne.n	80042b4 <HAL_RCC_OscConfig+0x4a4>
 80042b2:	e078      	b.n	80043a6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69db      	ldr	r3, [r3, #28]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d153      	bne.n	8004364 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042bc:	4b55      	ldr	r3, [pc, #340]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	4b54      	ldr	r3, [pc, #336]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80042c2:	4958      	ldr	r1, [pc, #352]	; (8004424 <HAL_RCC_OscConfig+0x614>)
 80042c4:	400a      	ands	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c8:	f7fd fff8 	bl	80022bc <HAL_GetTick>
 80042cc:	0003      	movs	r3, r0
 80042ce:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d2:	f7fd fff3 	bl	80022bc <HAL_GetTick>
 80042d6:	0002      	movs	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e092      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042e4:	4b4b      	ldr	r3, [pc, #300]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	2380      	movs	r3, #128	; 0x80
 80042ea:	049b      	lsls	r3, r3, #18
 80042ec:	4013      	ands	r3, r2
 80042ee:	d1f0      	bne.n	80042d2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042f0:	4b48      	ldr	r3, [pc, #288]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	4a4c      	ldr	r2, [pc, #304]	; (8004428 <HAL_RCC_OscConfig+0x618>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	0019      	movs	r1, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1a      	ldr	r2, [r3, #32]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	431a      	orrs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	021b      	lsls	r3, r3, #8
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	431a      	orrs	r2, r3
 8004318:	4b3e      	ldr	r3, [pc, #248]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800431a:	430a      	orrs	r2, r1
 800431c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800431e:	4b3d      	ldr	r3, [pc, #244]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	4b3c      	ldr	r3, [pc, #240]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004324:	2180      	movs	r1, #128	; 0x80
 8004326:	0449      	lsls	r1, r1, #17
 8004328:	430a      	orrs	r2, r1
 800432a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800432c:	4b39      	ldr	r3, [pc, #228]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800432e:	68da      	ldr	r2, [r3, #12]
 8004330:	4b38      	ldr	r3, [pc, #224]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004332:	2180      	movs	r1, #128	; 0x80
 8004334:	0549      	lsls	r1, r1, #21
 8004336:	430a      	orrs	r2, r1
 8004338:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433a:	f7fd ffbf 	bl	80022bc <HAL_GetTick>
 800433e:	0003      	movs	r3, r0
 8004340:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004344:	f7fd ffba 	bl	80022bc <HAL_GetTick>
 8004348:	0002      	movs	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e059      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004356:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	049b      	lsls	r3, r3, #18
 800435e:	4013      	ands	r3, r2
 8004360:	d0f0      	beq.n	8004344 <HAL_RCC_OscConfig+0x534>
 8004362:	e051      	b.n	8004408 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004364:	4b2b      	ldr	r3, [pc, #172]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	4b2a      	ldr	r3, [pc, #168]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800436a:	492e      	ldr	r1, [pc, #184]	; (8004424 <HAL_RCC_OscConfig+0x614>)
 800436c:	400a      	ands	r2, r1
 800436e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004370:	f7fd ffa4 	bl	80022bc <HAL_GetTick>
 8004374:	0003      	movs	r3, r0
 8004376:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437a:	f7fd ff9f 	bl	80022bc <HAL_GetTick>
 800437e:	0002      	movs	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e03e      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800438c:	4b21      	ldr	r3, [pc, #132]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	049b      	lsls	r3, r3, #18
 8004394:	4013      	ands	r3, r2
 8004396:	d1f0      	bne.n	800437a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004398:	4b1e      	ldr	r3, [pc, #120]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	4b1d      	ldr	r3, [pc, #116]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 800439e:	4923      	ldr	r1, [pc, #140]	; (800442c <HAL_RCC_OscConfig+0x61c>)
 80043a0:	400a      	ands	r2, r1
 80043a2:	60da      	str	r2, [r3, #12]
 80043a4:	e030      	b.n	8004408 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d101      	bne.n	80043b2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e02b      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80043b2:	4b18      	ldr	r3, [pc, #96]	; (8004414 <HAL_RCC_OscConfig+0x604>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	2203      	movs	r2, #3
 80043bc:	401a      	ands	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d11e      	bne.n	8004404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2270      	movs	r2, #112	; 0x70
 80043ca:	401a      	ands	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d117      	bne.n	8004404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	23fe      	movs	r3, #254	; 0xfe
 80043d8:	01db      	lsls	r3, r3, #7
 80043da:	401a      	ands	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d10e      	bne.n	8004404 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	23f8      	movs	r3, #248	; 0xf8
 80043ea:	039b      	lsls	r3, r3, #14
 80043ec:	401a      	ands	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d106      	bne.n	8004404 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	0f5b      	lsrs	r3, r3, #29
 80043fa:	075a      	lsls	r2, r3, #29
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d001      	beq.n	8004408 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	0018      	movs	r0, r3
 800440c:	46bd      	mov	sp, r7
 800440e:	b008      	add	sp, #32
 8004410:	bd80      	pop	{r7, pc}
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	40021000 	.word	0x40021000
 8004418:	40007000 	.word	0x40007000
 800441c:	00001388 	.word	0x00001388
 8004420:	efffffff 	.word	0xefffffff
 8004424:	feffffff 	.word	0xfeffffff
 8004428:	1fc1808c 	.word	0x1fc1808c
 800442c:	effefffc 	.word	0xeffefffc

08004430 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0e9      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004444:	4b76      	ldr	r3, [pc, #472]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2207      	movs	r2, #7
 800444a:	4013      	ands	r3, r2
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	d91e      	bls.n	8004490 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004452:	4b73      	ldr	r3, [pc, #460]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2207      	movs	r2, #7
 8004458:	4393      	bics	r3, r2
 800445a:	0019      	movs	r1, r3
 800445c:	4b70      	ldr	r3, [pc, #448]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004464:	f7fd ff2a 	bl	80022bc <HAL_GetTick>
 8004468:	0003      	movs	r3, r0
 800446a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800446c:	e009      	b.n	8004482 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800446e:	f7fd ff25 	bl	80022bc <HAL_GetTick>
 8004472:	0002      	movs	r2, r0
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	4a6a      	ldr	r2, [pc, #424]	; (8004624 <HAL_RCC_ClockConfig+0x1f4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d901      	bls.n	8004482 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e0ca      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004482:	4b67      	ldr	r3, [pc, #412]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2207      	movs	r2, #7
 8004488:	4013      	ands	r3, r2
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	429a      	cmp	r2, r3
 800448e:	d1ee      	bne.n	800446e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2202      	movs	r2, #2
 8004496:	4013      	ands	r3, r2
 8004498:	d015      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2204      	movs	r2, #4
 80044a0:	4013      	ands	r3, r2
 80044a2:	d006      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80044a4:	4b60      	ldr	r3, [pc, #384]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	4b5f      	ldr	r3, [pc, #380]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044aa:	21e0      	movs	r1, #224	; 0xe0
 80044ac:	01c9      	lsls	r1, r1, #7
 80044ae:	430a      	orrs	r2, r1
 80044b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b2:	4b5d      	ldr	r3, [pc, #372]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	4a5d      	ldr	r2, [pc, #372]	; (800462c <HAL_RCC_ClockConfig+0x1fc>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	0019      	movs	r1, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	4b59      	ldr	r3, [pc, #356]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044c2:	430a      	orrs	r2, r1
 80044c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2201      	movs	r2, #1
 80044cc:	4013      	ands	r3, r2
 80044ce:	d057      	beq.n	8004580 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d107      	bne.n	80044e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044d8:	4b53      	ldr	r3, [pc, #332]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	029b      	lsls	r3, r3, #10
 80044e0:	4013      	ands	r3, r2
 80044e2:	d12b      	bne.n	800453c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e097      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d107      	bne.n	8004500 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f0:	4b4d      	ldr	r3, [pc, #308]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	049b      	lsls	r3, r3, #18
 80044f8:	4013      	ands	r3, r2
 80044fa:	d11f      	bne.n	800453c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e08b      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d107      	bne.n	8004518 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004508:	4b47      	ldr	r3, [pc, #284]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	2380      	movs	r3, #128	; 0x80
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	4013      	ands	r3, r2
 8004512:	d113      	bne.n	800453c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e07f      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2b03      	cmp	r3, #3
 800451e:	d106      	bne.n	800452e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004520:	4b41      	ldr	r3, [pc, #260]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 8004522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004524:	2202      	movs	r2, #2
 8004526:	4013      	ands	r3, r2
 8004528:	d108      	bne.n	800453c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e074      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800452e:	4b3e      	ldr	r3, [pc, #248]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 8004530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004532:	2202      	movs	r2, #2
 8004534:	4013      	ands	r3, r2
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e06d      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800453c:	4b3a      	ldr	r3, [pc, #232]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	2207      	movs	r2, #7
 8004542:	4393      	bics	r3, r2
 8004544:	0019      	movs	r1, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	4b37      	ldr	r3, [pc, #220]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 800454c:	430a      	orrs	r2, r1
 800454e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004550:	f7fd feb4 	bl	80022bc <HAL_GetTick>
 8004554:	0003      	movs	r3, r0
 8004556:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004558:	e009      	b.n	800456e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800455a:	f7fd feaf 	bl	80022bc <HAL_GetTick>
 800455e:	0002      	movs	r2, r0
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	4a2f      	ldr	r2, [pc, #188]	; (8004624 <HAL_RCC_ClockConfig+0x1f4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d901      	bls.n	800456e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e054      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456e:	4b2e      	ldr	r3, [pc, #184]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2238      	movs	r2, #56	; 0x38
 8004574:	401a      	ands	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	429a      	cmp	r2, r3
 800457e:	d1ec      	bne.n	800455a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004580:	4b27      	ldr	r3, [pc, #156]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2207      	movs	r2, #7
 8004586:	4013      	ands	r3, r2
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	429a      	cmp	r2, r3
 800458c:	d21e      	bcs.n	80045cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800458e:	4b24      	ldr	r3, [pc, #144]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2207      	movs	r2, #7
 8004594:	4393      	bics	r3, r2
 8004596:	0019      	movs	r1, r3
 8004598:	4b21      	ldr	r3, [pc, #132]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80045a0:	f7fd fe8c 	bl	80022bc <HAL_GetTick>
 80045a4:	0003      	movs	r3, r0
 80045a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80045a8:	e009      	b.n	80045be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045aa:	f7fd fe87 	bl	80022bc <HAL_GetTick>
 80045ae:	0002      	movs	r2, r0
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	4a1b      	ldr	r2, [pc, #108]	; (8004624 <HAL_RCC_ClockConfig+0x1f4>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e02c      	b.n	8004618 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80045be:	4b18      	ldr	r3, [pc, #96]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2207      	movs	r2, #7
 80045c4:	4013      	ands	r3, r2
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d1ee      	bne.n	80045aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2204      	movs	r2, #4
 80045d2:	4013      	ands	r3, r2
 80045d4:	d009      	beq.n	80045ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045d6:	4b14      	ldr	r3, [pc, #80]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	4a15      	ldr	r2, [pc, #84]	; (8004630 <HAL_RCC_ClockConfig+0x200>)
 80045dc:	4013      	ands	r3, r2
 80045de:	0019      	movs	r1, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	4b10      	ldr	r3, [pc, #64]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80045e6:	430a      	orrs	r2, r1
 80045e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80045ea:	f000 f829 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80045ee:	0001      	movs	r1, r0
 80045f0:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	0a1b      	lsrs	r3, r3, #8
 80045f6:	220f      	movs	r2, #15
 80045f8:	401a      	ands	r2, r3
 80045fa:	4b0e      	ldr	r3, [pc, #56]	; (8004634 <HAL_RCC_ClockConfig+0x204>)
 80045fc:	0092      	lsls	r2, r2, #2
 80045fe:	58d3      	ldr	r3, [r2, r3]
 8004600:	221f      	movs	r2, #31
 8004602:	4013      	ands	r3, r2
 8004604:	000a      	movs	r2, r1
 8004606:	40da      	lsrs	r2, r3
 8004608:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <HAL_RCC_ClockConfig+0x208>)
 800460a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800460c:	4b0b      	ldr	r3, [pc, #44]	; (800463c <HAL_RCC_ClockConfig+0x20c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	0018      	movs	r0, r3
 8004612:	f7fd fc0b 	bl	8001e2c <HAL_InitTick>
 8004616:	0003      	movs	r3, r0
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	b004      	add	sp, #16
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40022000 	.word	0x40022000
 8004624:	00001388 	.word	0x00001388
 8004628:	40021000 	.word	0x40021000
 800462c:	fffff0ff 	.word	0xfffff0ff
 8004630:	ffff8fff 	.word	0xffff8fff
 8004634:	08009d7c 	.word	0x08009d7c
 8004638:	20000000 	.word	0x20000000
 800463c:	20000004 	.word	0x20000004

08004640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004646:	4b3c      	ldr	r3, [pc, #240]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	2238      	movs	r2, #56	; 0x38
 800464c:	4013      	ands	r3, r2
 800464e:	d10f      	bne.n	8004670 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004650:	4b39      	ldr	r3, [pc, #228]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	0adb      	lsrs	r3, r3, #11
 8004656:	2207      	movs	r2, #7
 8004658:	4013      	ands	r3, r2
 800465a:	2201      	movs	r2, #1
 800465c:	409a      	lsls	r2, r3
 800465e:	0013      	movs	r3, r2
 8004660:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004662:	6839      	ldr	r1, [r7, #0]
 8004664:	4835      	ldr	r0, [pc, #212]	; (800473c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004666:	f7fb fd4f 	bl	8000108 <__udivsi3>
 800466a:	0003      	movs	r3, r0
 800466c:	613b      	str	r3, [r7, #16]
 800466e:	e05d      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004670:	4b31      	ldr	r3, [pc, #196]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2238      	movs	r2, #56	; 0x38
 8004676:	4013      	ands	r3, r2
 8004678:	2b08      	cmp	r3, #8
 800467a:	d102      	bne.n	8004682 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800467c:	4b30      	ldr	r3, [pc, #192]	; (8004740 <HAL_RCC_GetSysClockFreq+0x100>)
 800467e:	613b      	str	r3, [r7, #16]
 8004680:	e054      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004682:	4b2d      	ldr	r3, [pc, #180]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	2238      	movs	r2, #56	; 0x38
 8004688:	4013      	ands	r3, r2
 800468a:	2b10      	cmp	r3, #16
 800468c:	d138      	bne.n	8004700 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800468e:	4b2a      	ldr	r3, [pc, #168]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	2203      	movs	r2, #3
 8004694:	4013      	ands	r3, r2
 8004696:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004698:	4b27      	ldr	r3, [pc, #156]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	091b      	lsrs	r3, r3, #4
 800469e:	2207      	movs	r2, #7
 80046a0:	4013      	ands	r3, r2
 80046a2:	3301      	adds	r3, #1
 80046a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2b03      	cmp	r3, #3
 80046aa:	d10d      	bne.n	80046c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	4824      	ldr	r0, [pc, #144]	; (8004740 <HAL_RCC_GetSysClockFreq+0x100>)
 80046b0:	f7fb fd2a 	bl	8000108 <__udivsi3>
 80046b4:	0003      	movs	r3, r0
 80046b6:	0019      	movs	r1, r3
 80046b8:	4b1f      	ldr	r3, [pc, #124]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	0a1b      	lsrs	r3, r3, #8
 80046be:	227f      	movs	r2, #127	; 0x7f
 80046c0:	4013      	ands	r3, r2
 80046c2:	434b      	muls	r3, r1
 80046c4:	617b      	str	r3, [r7, #20]
        break;
 80046c6:	e00d      	b.n	80046e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80046c8:	68b9      	ldr	r1, [r7, #8]
 80046ca:	481c      	ldr	r0, [pc, #112]	; (800473c <HAL_RCC_GetSysClockFreq+0xfc>)
 80046cc:	f7fb fd1c 	bl	8000108 <__udivsi3>
 80046d0:	0003      	movs	r3, r0
 80046d2:	0019      	movs	r1, r3
 80046d4:	4b18      	ldr	r3, [pc, #96]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	0a1b      	lsrs	r3, r3, #8
 80046da:	227f      	movs	r2, #127	; 0x7f
 80046dc:	4013      	ands	r3, r2
 80046de:	434b      	muls	r3, r1
 80046e0:	617b      	str	r3, [r7, #20]
        break;
 80046e2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80046e4:	4b14      	ldr	r3, [pc, #80]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	0f5b      	lsrs	r3, r3, #29
 80046ea:	2207      	movs	r2, #7
 80046ec:	4013      	ands	r3, r2
 80046ee:	3301      	adds	r3, #1
 80046f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	6978      	ldr	r0, [r7, #20]
 80046f6:	f7fb fd07 	bl	8000108 <__udivsi3>
 80046fa:	0003      	movs	r3, r0
 80046fc:	613b      	str	r3, [r7, #16]
 80046fe:	e015      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004700:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2238      	movs	r2, #56	; 0x38
 8004706:	4013      	ands	r3, r2
 8004708:	2b20      	cmp	r3, #32
 800470a:	d103      	bne.n	8004714 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800470c:	2380      	movs	r3, #128	; 0x80
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	e00b      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004714:	4b08      	ldr	r3, [pc, #32]	; (8004738 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	2238      	movs	r2, #56	; 0x38
 800471a:	4013      	ands	r3, r2
 800471c:	2b18      	cmp	r3, #24
 800471e:	d103      	bne.n	8004728 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004720:	23fa      	movs	r3, #250	; 0xfa
 8004722:	01db      	lsls	r3, r3, #7
 8004724:	613b      	str	r3, [r7, #16]
 8004726:	e001      	b.n	800472c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800472c:	693b      	ldr	r3, [r7, #16]
}
 800472e:	0018      	movs	r0, r3
 8004730:	46bd      	mov	sp, r7
 8004732:	b006      	add	sp, #24
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	40021000 	.word	0x40021000
 800473c:	00f42400 	.word	0x00f42400
 8004740:	007a1200 	.word	0x007a1200

08004744 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004748:	4b02      	ldr	r3, [pc, #8]	; (8004754 <HAL_RCC_GetHCLKFreq+0x10>)
 800474a:	681b      	ldr	r3, [r3, #0]
}
 800474c:	0018      	movs	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	20000000 	.word	0x20000000

08004758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004758:	b5b0      	push	{r4, r5, r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800475c:	f7ff fff2 	bl	8004744 <HAL_RCC_GetHCLKFreq>
 8004760:	0004      	movs	r4, r0
 8004762:	f7ff fb49 	bl	8003df8 <LL_RCC_GetAPB1Prescaler>
 8004766:	0003      	movs	r3, r0
 8004768:	0b1a      	lsrs	r2, r3, #12
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <HAL_RCC_GetPCLK1Freq+0x28>)
 800476c:	0092      	lsls	r2, r2, #2
 800476e:	58d3      	ldr	r3, [r2, r3]
 8004770:	221f      	movs	r2, #31
 8004772:	4013      	ands	r3, r2
 8004774:	40dc      	lsrs	r4, r3
 8004776:	0023      	movs	r3, r4
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	bdb0      	pop	{r4, r5, r7, pc}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	08009dbc 	.word	0x08009dbc

08004784 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2207      	movs	r2, #7
 8004792:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004794:	4b0e      	ldr	r3, [pc, #56]	; (80047d0 <HAL_RCC_GetClockConfig+0x4c>)
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	2207      	movs	r2, #7
 800479a:	401a      	ands	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <HAL_RCC_GetClockConfig+0x4c>)
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	23f0      	movs	r3, #240	; 0xf0
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	401a      	ands	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80047ae:	4b08      	ldr	r3, [pc, #32]	; (80047d0 <HAL_RCC_GetClockConfig+0x4c>)
 80047b0:	689a      	ldr	r2, [r3, #8]
 80047b2:	23e0      	movs	r3, #224	; 0xe0
 80047b4:	01db      	lsls	r3, r3, #7
 80047b6:	401a      	ands	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80047bc:	4b05      	ldr	r3, [pc, #20]	; (80047d4 <HAL_RCC_GetClockConfig+0x50>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2207      	movs	r2, #7
 80047c2:	401a      	ands	r2, r3
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	601a      	str	r2, [r3, #0]
}
 80047c8:	46c0      	nop			; (mov r8, r8)
 80047ca:	46bd      	mov	sp, r7
 80047cc:	b002      	add	sp, #8
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40022000 	.word	0x40022000

080047d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80047e0:	2313      	movs	r3, #19
 80047e2:	18fb      	adds	r3, r7, r3
 80047e4:	2200      	movs	r2, #0
 80047e6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047e8:	2312      	movs	r3, #18
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	2380      	movs	r3, #128	; 0x80
 80047f6:	029b      	lsls	r3, r3, #10
 80047f8:	4013      	ands	r3, r2
 80047fa:	d100      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x26>
 80047fc:	e0a3      	b.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fe:	2011      	movs	r0, #17
 8004800:	183b      	adds	r3, r7, r0
 8004802:	2200      	movs	r2, #0
 8004804:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004806:	4b86      	ldr	r3, [pc, #536]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004808:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	055b      	lsls	r3, r3, #21
 800480e:	4013      	ands	r3, r2
 8004810:	d110      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004812:	4b83      	ldr	r3, [pc, #524]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004814:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004816:	4b82      	ldr	r3, [pc, #520]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004818:	2180      	movs	r1, #128	; 0x80
 800481a:	0549      	lsls	r1, r1, #21
 800481c:	430a      	orrs	r2, r1
 800481e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004820:	4b7f      	ldr	r3, [pc, #508]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004824:	2380      	movs	r3, #128	; 0x80
 8004826:	055b      	lsls	r3, r3, #21
 8004828:	4013      	ands	r3, r2
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482e:	183b      	adds	r3, r7, r0
 8004830:	2201      	movs	r2, #1
 8004832:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004834:	4b7b      	ldr	r3, [pc, #492]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	4b7a      	ldr	r3, [pc, #488]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800483a:	2180      	movs	r1, #128	; 0x80
 800483c:	0049      	lsls	r1, r1, #1
 800483e:	430a      	orrs	r2, r1
 8004840:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004842:	f7fd fd3b 	bl	80022bc <HAL_GetTick>
 8004846:	0003      	movs	r3, r0
 8004848:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800484a:	e00b      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800484c:	f7fd fd36 	bl	80022bc <HAL_GetTick>
 8004850:	0002      	movs	r2, r0
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d904      	bls.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800485a:	2313      	movs	r3, #19
 800485c:	18fb      	adds	r3, r7, r3
 800485e:	2203      	movs	r2, #3
 8004860:	701a      	strb	r2, [r3, #0]
        break;
 8004862:	e005      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004864:	4b6f      	ldr	r3, [pc, #444]	; (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	2380      	movs	r3, #128	; 0x80
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	4013      	ands	r3, r2
 800486e:	d0ed      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004870:	2313      	movs	r3, #19
 8004872:	18fb      	adds	r3, r7, r3
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d154      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800487a:	4b69      	ldr	r3, [pc, #420]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800487c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800487e:	23c0      	movs	r3, #192	; 0xc0
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4013      	ands	r3, r2
 8004884:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d019      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	429a      	cmp	r2, r3
 8004894:	d014      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004896:	4b62      	ldr	r3, [pc, #392]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800489a:	4a63      	ldr	r2, [pc, #396]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800489c:	4013      	ands	r3, r2
 800489e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048a0:	4b5f      	ldr	r3, [pc, #380]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80048a4:	4b5e      	ldr	r3, [pc, #376]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048a6:	2180      	movs	r1, #128	; 0x80
 80048a8:	0249      	lsls	r1, r1, #9
 80048aa:	430a      	orrs	r2, r1
 80048ac:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048ae:	4b5c      	ldr	r3, [pc, #368]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80048b2:	4b5b      	ldr	r3, [pc, #364]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048b4:	495d      	ldr	r1, [pc, #372]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80048b6:	400a      	ands	r2, r1
 80048b8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048ba:	4b59      	ldr	r3, [pc, #356]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2201      	movs	r2, #1
 80048c4:	4013      	ands	r3, r2
 80048c6:	d016      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c8:	f7fd fcf8 	bl	80022bc <HAL_GetTick>
 80048cc:	0003      	movs	r3, r0
 80048ce:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048d0:	e00c      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d2:	f7fd fcf3 	bl	80022bc <HAL_GetTick>
 80048d6:	0002      	movs	r2, r0
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	4a54      	ldr	r2, [pc, #336]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d904      	bls.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80048e2:	2313      	movs	r3, #19
 80048e4:	18fb      	adds	r3, r7, r3
 80048e6:	2203      	movs	r2, #3
 80048e8:	701a      	strb	r2, [r3, #0]
            break;
 80048ea:	e004      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048ec:	4b4c      	ldr	r3, [pc, #304]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80048ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048f0:	2202      	movs	r2, #2
 80048f2:	4013      	ands	r3, r2
 80048f4:	d0ed      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80048f6:	2313      	movs	r3, #19
 80048f8:	18fb      	adds	r3, r7, r3
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10a      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004900:	4b47      	ldr	r3, [pc, #284]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004904:	4a48      	ldr	r2, [pc, #288]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004906:	4013      	ands	r3, r2
 8004908:	0019      	movs	r1, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699a      	ldr	r2, [r3, #24]
 800490e:	4b44      	ldr	r3, [pc, #272]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004910:	430a      	orrs	r2, r1
 8004912:	65da      	str	r2, [r3, #92]	; 0x5c
 8004914:	e00c      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004916:	2312      	movs	r3, #18
 8004918:	18fb      	adds	r3, r7, r3
 800491a:	2213      	movs	r2, #19
 800491c:	18ba      	adds	r2, r7, r2
 800491e:	7812      	ldrb	r2, [r2, #0]
 8004920:	701a      	strb	r2, [r3, #0]
 8004922:	e005      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004924:	2312      	movs	r3, #18
 8004926:	18fb      	adds	r3, r7, r3
 8004928:	2213      	movs	r2, #19
 800492a:	18ba      	adds	r2, r7, r2
 800492c:	7812      	ldrb	r2, [r2, #0]
 800492e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004930:	2311      	movs	r3, #17
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d105      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800493a:	4b39      	ldr	r3, [pc, #228]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800493c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800493e:	4b38      	ldr	r3, [pc, #224]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004940:	493c      	ldr	r1, [pc, #240]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004942:	400a      	ands	r2, r1
 8004944:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2201      	movs	r2, #1
 800494c:	4013      	ands	r3, r2
 800494e:	d009      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004950:	4b33      	ldr	r3, [pc, #204]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004954:	2203      	movs	r2, #3
 8004956:	4393      	bics	r3, r2
 8004958:	0019      	movs	r1, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	4b30      	ldr	r3, [pc, #192]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004960:	430a      	orrs	r2, r1
 8004962:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2202      	movs	r2, #2
 800496a:	4013      	ands	r3, r2
 800496c:	d009      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800496e:	4b2c      	ldr	r3, [pc, #176]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004972:	220c      	movs	r2, #12
 8004974:	4393      	bics	r3, r2
 8004976:	0019      	movs	r1, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800497e:	430a      	orrs	r2, r1
 8004980:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2220      	movs	r2, #32
 8004988:	4013      	ands	r3, r2
 800498a:	d009      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800498c:	4b24      	ldr	r3, [pc, #144]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800498e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004990:	4a29      	ldr	r2, [pc, #164]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004992:	4013      	ands	r3, r2
 8004994:	0019      	movs	r1, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	4b21      	ldr	r3, [pc, #132]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800499c:	430a      	orrs	r2, r1
 800499e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2380      	movs	r3, #128	; 0x80
 80049a6:	01db      	lsls	r3, r3, #7
 80049a8:	4013      	ands	r3, r2
 80049aa:	d015      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049ac:	4b1c      	ldr	r3, [pc, #112]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	0899      	lsrs	r1, r3, #2
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	695a      	ldr	r2, [r3, #20]
 80049b8:	4b19      	ldr	r3, [pc, #100]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049ba:	430a      	orrs	r2, r1
 80049bc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	695a      	ldr	r2, [r3, #20]
 80049c2:	2380      	movs	r3, #128	; 0x80
 80049c4:	05db      	lsls	r3, r3, #23
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d106      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80049ca:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	4b14      	ldr	r3, [pc, #80]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049d0:	2180      	movs	r1, #128	; 0x80
 80049d2:	0249      	lsls	r1, r1, #9
 80049d4:	430a      	orrs	r2, r1
 80049d6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	2380      	movs	r3, #128	; 0x80
 80049de:	011b      	lsls	r3, r3, #4
 80049e0:	4013      	ands	r3, r2
 80049e2:	d016      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80049e4:	4b0e      	ldr	r3, [pc, #56]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e8:	4a14      	ldr	r2, [pc, #80]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	0019      	movs	r1, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691a      	ldr	r2, [r3, #16]
 80049f2:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80049f4:	430a      	orrs	r2, r1
 80049f6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	691a      	ldr	r2, [r3, #16]
 80049fc:	2380      	movs	r3, #128	; 0x80
 80049fe:	01db      	lsls	r3, r3, #7
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d106      	bne.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004a04:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004a06:	68da      	ldr	r2, [r3, #12]
 8004a08:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004a0a:	2180      	movs	r1, #128	; 0x80
 8004a0c:	0249      	lsls	r1, r1, #9
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004a12:	2312      	movs	r3, #18
 8004a14:	18fb      	adds	r3, r7, r3
 8004a16:	781b      	ldrb	r3, [r3, #0]
}
 8004a18:	0018      	movs	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	b006      	add	sp, #24
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40021000 	.word	0x40021000
 8004a24:	40007000 	.word	0x40007000
 8004a28:	fffffcff 	.word	0xfffffcff
 8004a2c:	fffeffff 	.word	0xfffeffff
 8004a30:	00001388 	.word	0x00001388
 8004a34:	efffffff 	.word	0xefffffff
 8004a38:	ffffcfff 	.word	0xffffcfff
 8004a3c:	ffff3fff 	.word	0xffff3fff

08004a40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e0a8      	b.n	8004ba4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d109      	bne.n	8004a6e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	2382      	movs	r3, #130	; 0x82
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d009      	beq.n	8004a7a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	61da      	str	r2, [r3, #28]
 8004a6c:	e005      	b.n	8004a7a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	225d      	movs	r2, #93	; 0x5d
 8004a84:	5c9b      	ldrb	r3, [r3, r2]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d107      	bne.n	8004a9c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	225c      	movs	r2, #92	; 0x5c
 8004a90:	2100      	movs	r1, #0
 8004a92:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	0018      	movs	r0, r3
 8004a98:	f7fd f8d2 	bl	8001c40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	225d      	movs	r2, #93	; 0x5d
 8004aa0:	2102      	movs	r1, #2
 8004aa2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2140      	movs	r1, #64	; 0x40
 8004ab0:	438a      	bics	r2, r1
 8004ab2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	23e0      	movs	r3, #224	; 0xe0
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d902      	bls.n	8004ac6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]
 8004ac4:	e002      	b.n	8004acc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	015b      	lsls	r3, r3, #5
 8004aca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68da      	ldr	r2, [r3, #12]
 8004ad0:	23f0      	movs	r3, #240	; 0xf0
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d008      	beq.n	8004aea <HAL_SPI_Init+0xaa>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68da      	ldr	r2, [r3, #12]
 8004adc:	23e0      	movs	r3, #224	; 0xe0
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d002      	beq.n	8004aea <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	2382      	movs	r3, #130	; 0x82
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	401a      	ands	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6899      	ldr	r1, [r3, #8]
 8004af8:	2384      	movs	r3, #132	; 0x84
 8004afa:	021b      	lsls	r3, r3, #8
 8004afc:	400b      	ands	r3, r1
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	2102      	movs	r1, #2
 8004b06:	400b      	ands	r3, r1
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	2101      	movs	r1, #1
 8004b10:	400b      	ands	r3, r1
 8004b12:	431a      	orrs	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6999      	ldr	r1, [r3, #24]
 8004b18:	2380      	movs	r3, #128	; 0x80
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	400b      	ands	r3, r1
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	2138      	movs	r1, #56	; 0x38
 8004b26:	400b      	ands	r3, r1
 8004b28:	431a      	orrs	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	2180      	movs	r1, #128	; 0x80
 8004b30:	400b      	ands	r3, r1
 8004b32:	431a      	orrs	r2, r3
 8004b34:	0011      	movs	r1, r2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b3a:	2380      	movs	r3, #128	; 0x80
 8004b3c:	019b      	lsls	r3, r3, #6
 8004b3e:	401a      	ands	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	0c1b      	lsrs	r3, r3, #16
 8004b4e:	2204      	movs	r2, #4
 8004b50:	401a      	ands	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	2110      	movs	r1, #16
 8004b58:	400b      	ands	r3, r1
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b60:	2108      	movs	r1, #8
 8004b62:	400b      	ands	r3, r1
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68d9      	ldr	r1, [r3, #12]
 8004b6a:	23f0      	movs	r3, #240	; 0xf0
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	400b      	ands	r3, r1
 8004b70:	431a      	orrs	r2, r3
 8004b72:	0011      	movs	r1, r2
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	2380      	movs	r3, #128	; 0x80
 8004b78:	015b      	lsls	r3, r3, #5
 8004b7a:	401a      	ands	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69da      	ldr	r2, [r3, #28]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4907      	ldr	r1, [pc, #28]	; (8004bac <HAL_SPI_Init+0x16c>)
 8004b90:	400a      	ands	r2, r1
 8004b92:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	225d      	movs	r2, #93	; 0x5d
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b004      	add	sp, #16
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	fffff7ff 	.word	0xfffff7ff

08004bb0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004bb0:	b590      	push	{r4, r7, lr}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	1dbb      	adds	r3, r7, #6
 8004bbc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bbe:	2317      	movs	r3, #23
 8004bc0:	18fb      	adds	r3, r7, r3
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d112      	bne.n	8004bf4 <HAL_SPI_Receive_DMA+0x44>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	2382      	movs	r3, #130	; 0x82
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d10c      	bne.n	8004bf4 <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	225d      	movs	r2, #93	; 0x5d
 8004bde:	2104      	movs	r1, #4
 8004be0:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8004be2:	1dbb      	adds	r3, r7, #6
 8004be4:	881b      	ldrh	r3, [r3, #0]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 f91e 	bl	8004e2c <HAL_SPI_TransmitReceive_DMA>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	e10b      	b.n	8004e0c <HAL_SPI_Receive_DMA+0x25c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	225c      	movs	r2, #92	; 0x5c
 8004bf8:	5c9b      	ldrb	r3, [r3, r2]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_SPI_Receive_DMA+0x52>
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e104      	b.n	8004e0c <HAL_SPI_Receive_DMA+0x25c>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	225c      	movs	r2, #92	; 0x5c
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	225d      	movs	r2, #93	; 0x5d
 8004c0e:	5c9b      	ldrb	r3, [r3, r2]
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d004      	beq.n	8004c20 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8004c16:	2317      	movs	r3, #23
 8004c18:	18fb      	adds	r3, r7, r3
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c1e:	e0ee      	b.n	8004dfe <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_SPI_Receive_DMA+0x7e>
 8004c26:	1dbb      	adds	r3, r7, #6
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d104      	bne.n	8004c38 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 8004c2e:	2317      	movs	r3, #23
 8004c30:	18fb      	adds	r3, r7, r3
 8004c32:	2201      	movs	r2, #1
 8004c34:	701a      	strb	r2, [r3, #0]
    goto error;
 8004c36:	e0e2      	b.n	8004dfe <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	225d      	movs	r2, #93	; 0x5d
 8004c3c:	2104      	movs	r1, #4
 8004c3e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	1dba      	adds	r2, r7, #6
 8004c50:	2144      	movs	r1, #68	; 0x44
 8004c52:	8812      	ldrh	r2, [r2, #0]
 8004c54:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1dba      	adds	r2, r7, #6
 8004c5a:	2146      	movs	r1, #70	; 0x46
 8004c5c:	8812      	ldrh	r2, [r2, #0]
 8004c5e:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	689a      	ldr	r2, [r3, #8]
 8004c7c:	2380      	movs	r3, #128	; 0x80
 8004c7e:	021b      	lsls	r3, r3, #8
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d10f      	bne.n	8004ca4 <HAL_SPI_Receive_DMA+0xf4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2140      	movs	r1, #64	; 0x40
 8004c90:	438a      	bics	r2, r1
 8004c92:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	495d      	ldr	r1, [pc, #372]	; (8004e14 <HAL_SPI_Receive_DMA+0x264>)
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	495a      	ldr	r1, [pc, #360]	; (8004e18 <HAL_SPI_Receive_DMA+0x268>)
 8004cb0:	400a      	ands	r2, r1
 8004cb2:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	23e0      	movs	r3, #224	; 0xe0
 8004cba:	00db      	lsls	r3, r3, #3
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d908      	bls.n	8004cd2 <HAL_SPI_Receive_DMA+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4954      	ldr	r1, [pc, #336]	; (8004e1c <HAL_SPI_Receive_DMA+0x26c>)
 8004ccc:	400a      	ands	r2, r1
 8004cce:	605a      	str	r2, [r3, #4]
 8004cd0:	e045      	b.n	8004d5e <HAL_SPI_Receive_DMA+0x1ae>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2180      	movs	r1, #128	; 0x80
 8004cde:	0149      	lsls	r1, r1, #5
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	2380      	movs	r3, #128	; 0x80
 8004cec:	00db      	lsls	r3, r3, #3
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d135      	bne.n	8004d5e <HAL_SPI_Receive_DMA+0x1ae>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4947      	ldr	r1, [pc, #284]	; (8004e1c <HAL_SPI_Receive_DMA+0x26c>)
 8004cfe:	400a      	ands	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2246      	movs	r2, #70	; 0x46
 8004d06:	5a9b      	ldrh	r3, [r3, r2]
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	001a      	movs	r2, r3
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d111      	bne.n	8004d36 <HAL_SPI_Receive_DMA+0x186>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	493e      	ldr	r1, [pc, #248]	; (8004e18 <HAL_SPI_Receive_DMA+0x268>)
 8004d1e:	400a      	ands	r2, r1
 8004d20:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2246      	movs	r2, #70	; 0x46
 8004d26:	5a9b      	ldrh	r3, [r3, r2]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	085b      	lsrs	r3, r3, #1
 8004d2c:	b299      	uxth	r1, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2246      	movs	r2, #70	; 0x46
 8004d32:	5299      	strh	r1, [r3, r2]
 8004d34:	e013      	b.n	8004d5e <HAL_SPI_Receive_DMA+0x1ae>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2180      	movs	r1, #128	; 0x80
 8004d42:	0189      	lsls	r1, r1, #6
 8004d44:	430a      	orrs	r2, r1
 8004d46:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2246      	movs	r2, #70	; 0x46
 8004d4c:	5a9b      	ldrh	r3, [r3, r2]
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	085b      	lsrs	r3, r3, #1
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3301      	adds	r3, #1
 8004d56:	b299      	uxth	r1, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2246      	movs	r2, #70	; 0x46
 8004d5c:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d62:	4a2f      	ldr	r2, [pc, #188]	; (8004e20 <HAL_SPI_Receive_DMA+0x270>)
 8004d64:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d6a:	4a2e      	ldr	r2, [pc, #184]	; (8004e24 <HAL_SPI_Receive_DMA+0x274>)
 8004d6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d72:	4a2d      	ldr	r2, [pc, #180]	; (8004e28 <HAL_SPI_Receive_DMA+0x278>)
 8004d74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	330c      	adds	r3, #12
 8004d88:	0019      	movs	r1, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2246      	movs	r2, #70	; 0x46
 8004d94:	5a9b      	ldrh	r3, [r3, r2]
 8004d96:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d98:	0022      	movs	r2, r4
 8004d9a:	f7fe fc17 	bl	80035cc <HAL_DMA_Start_IT>
 8004d9e:	1e03      	subs	r3, r0, #0
 8004da0:	d00e      	beq.n	8004dc0 <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da6:	2210      	movs	r2, #16
 8004da8:	431a      	orrs	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004dae:	2317      	movs	r3, #23
 8004db0:	18fb      	adds	r3, r7, r3
 8004db2:	2201      	movs	r2, #1
 8004db4:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	225d      	movs	r2, #93	; 0x5d
 8004dba:	2101      	movs	r1, #1
 8004dbc:	5499      	strb	r1, [r3, r2]
    goto error;
 8004dbe:	e01e      	b.n	8004dfe <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2240      	movs	r2, #64	; 0x40
 8004dc8:	4013      	ands	r3, r2
 8004dca:	2b40      	cmp	r3, #64	; 0x40
 8004dcc:	d007      	beq.n	8004dde <HAL_SPI_Receive_DMA+0x22e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2140      	movs	r1, #64	; 0x40
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2120      	movs	r1, #32
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2101      	movs	r1, #1
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	225c      	movs	r2, #92	; 0x5c
 8004e02:	2100      	movs	r1, #0
 8004e04:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004e06:	2317      	movs	r3, #23
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	781b      	ldrb	r3, [r3, #0]
}
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	b007      	add	sp, #28
 8004e12:	bd90      	pop	{r4, r7, pc}
 8004e14:	ffffbfff 	.word	0xffffbfff
 8004e18:	ffffdfff 	.word	0xffffdfff
 8004e1c:	ffffefff 	.word	0xffffefff
 8004e20:	0800537f 	.word	0x0800537f
 8004e24:	08005239 	.word	0x08005239
 8004e28:	080053bb 	.word	0x080053bb

08004e2c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004e2c:	b590      	push	{r4, r7, lr}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
 8004e38:	001a      	movs	r2, r3
 8004e3a:	1cbb      	adds	r3, r7, #2
 8004e3c:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e3e:	2317      	movs	r3, #23
 8004e40:	18fb      	adds	r3, r7, r3
 8004e42:	2200      	movs	r2, #0
 8004e44:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	225c      	movs	r2, #92	; 0x5c
 8004e4a:	5c9b      	ldrb	r3, [r3, r2]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_SPI_TransmitReceive_DMA+0x28>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e186      	b.n	8005162 <HAL_SPI_TransmitReceive_DMA+0x336>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	225c      	movs	r2, #92	; 0x5c
 8004e58:	2101      	movs	r1, #1
 8004e5a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e5c:	2016      	movs	r0, #22
 8004e5e:	183b      	adds	r3, r7, r0
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	215d      	movs	r1, #93	; 0x5d
 8004e64:	5c52      	ldrb	r2, [r2, r1]
 8004e66:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004e6e:	0001      	movs	r1, r0
 8004e70:	187b      	adds	r3, r7, r1
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d011      	beq.n	8004e9c <HAL_SPI_TransmitReceive_DMA+0x70>
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	2382      	movs	r3, #130	; 0x82
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d107      	bne.n	8004e92 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d103      	bne.n	8004e92 <HAL_SPI_TransmitReceive_DMA+0x66>
 8004e8a:	187b      	adds	r3, r7, r1
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d004      	beq.n	8004e9c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8004e92:	2317      	movs	r3, #23
 8004e94:	18fb      	adds	r3, r7, r3
 8004e96:	2202      	movs	r2, #2
 8004e98:	701a      	strb	r2, [r3, #0]
    goto error;
 8004e9a:	e15b      	b.n	8005154 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d006      	beq.n	8004eb0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8004ea8:	1cbb      	adds	r3, r7, #2
 8004eaa:	881b      	ldrh	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d104      	bne.n	8004eba <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8004eb0:	2317      	movs	r3, #23
 8004eb2:	18fb      	adds	r3, r7, r3
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	701a      	strb	r2, [r3, #0]
    goto error;
 8004eb8:	e14c      	b.n	8005154 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	225d      	movs	r2, #93	; 0x5d
 8004ebe:	5c9b      	ldrb	r3, [r3, r2]
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d003      	beq.n	8004ece <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	225d      	movs	r2, #93	; 0x5d
 8004eca:	2105      	movs	r1, #5
 8004ecc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	1cba      	adds	r2, r7, #2
 8004ede:	8812      	ldrh	r2, [r2, #0]
 8004ee0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1cba      	adds	r2, r7, #2
 8004ee6:	8812      	ldrh	r2, [r2, #0]
 8004ee8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	1cba      	adds	r2, r7, #2
 8004ef4:	2144      	movs	r1, #68	; 0x44
 8004ef6:	8812      	ldrh	r2, [r2, #0]
 8004ef8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1cba      	adds	r2, r7, #2
 8004efe:	2146      	movs	r1, #70	; 0x46
 8004f00:	8812      	ldrh	r2, [r2, #0]
 8004f02:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4994      	ldr	r1, [pc, #592]	; (800516c <HAL_SPI_TransmitReceive_DMA+0x340>)
 8004f1c:	400a      	ands	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	23e0      	movs	r3, #224	; 0xe0
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d908      	bls.n	8004f3e <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	498e      	ldr	r1, [pc, #568]	; (8005170 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8004f38:	400a      	ands	r2, r1
 8004f3a:	605a      	str	r2, [r3, #4]
 8004f3c:	e074      	b.n	8005028 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2180      	movs	r1, #128	; 0x80
 8004f4a:	0149      	lsls	r1, r1, #5
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	2380      	movs	r3, #128	; 0x80
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d127      	bne.n	8004fae <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004f62:	001a      	movs	r2, r3
 8004f64:	2301      	movs	r3, #1
 8004f66:	4013      	ands	r3, r2
 8004f68:	d10f      	bne.n	8004f8a <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	497f      	ldr	r1, [pc, #508]	; (8005174 <HAL_SPI_TransmitReceive_DMA+0x348>)
 8004f76:	400a      	ands	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	085b      	lsrs	r3, r3, #1
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f88:	e011      	b.n	8004fae <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2180      	movs	r1, #128	; 0x80
 8004f96:	01c9      	lsls	r1, r1, #7
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	085b      	lsrs	r3, r3, #1
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb2:	699a      	ldr	r2, [r3, #24]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d135      	bne.n	8005028 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685a      	ldr	r2, [r3, #4]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	496a      	ldr	r1, [pc, #424]	; (8005170 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8004fc8:	400a      	ands	r2, r1
 8004fca:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2246      	movs	r2, #70	; 0x46
 8004fd0:	5a9b      	ldrh	r3, [r3, r2]
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	001a      	movs	r2, r3
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d111      	bne.n	8005000 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4964      	ldr	r1, [pc, #400]	; (8005178 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 8004fe8:	400a      	ands	r2, r1
 8004fea:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2246      	movs	r2, #70	; 0x46
 8004ff0:	5a9b      	ldrh	r3, [r3, r2]
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	085b      	lsrs	r3, r3, #1
 8004ff6:	b299      	uxth	r1, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2246      	movs	r2, #70	; 0x46
 8004ffc:	5299      	strh	r1, [r3, r2]
 8004ffe:	e013      	b.n	8005028 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2180      	movs	r1, #128	; 0x80
 800500c:	0189      	lsls	r1, r1, #6
 800500e:	430a      	orrs	r2, r1
 8005010:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2246      	movs	r2, #70	; 0x46
 8005016:	5a9b      	ldrh	r3, [r3, r2]
 8005018:	b29b      	uxth	r3, r3
 800501a:	085b      	lsrs	r3, r3, #1
 800501c:	b29b      	uxth	r3, r3
 800501e:	3301      	adds	r3, #1
 8005020:	b299      	uxth	r1, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2246      	movs	r2, #70	; 0x46
 8005026:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	225d      	movs	r2, #93	; 0x5d
 800502c:	5c9b      	ldrb	r3, [r3, r2]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b04      	cmp	r3, #4
 8005032:	d108      	bne.n	8005046 <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005038:	4a50      	ldr	r2, [pc, #320]	; (800517c <HAL_SPI_TransmitReceive_DMA+0x350>)
 800503a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005040:	4a4f      	ldr	r2, [pc, #316]	; (8005180 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8005042:	62da      	str	r2, [r3, #44]	; 0x2c
 8005044:	e007      	b.n	8005056 <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800504a:	4a4e      	ldr	r2, [pc, #312]	; (8005184 <HAL_SPI_TransmitReceive_DMA+0x358>)
 800504c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005052:	4a4d      	ldr	r2, [pc, #308]	; (8005188 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8005054:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505a:	4a4c      	ldr	r2, [pc, #304]	; (800518c <HAL_SPI_TransmitReceive_DMA+0x360>)
 800505c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005062:	2200      	movs	r2, #0
 8005064:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	330c      	adds	r3, #12
 8005070:	0019      	movs	r1, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2246      	movs	r2, #70	; 0x46
 800507c:	5a9b      	ldrh	r3, [r3, r2]
 800507e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005080:	0022      	movs	r2, r4
 8005082:	f7fe faa3 	bl	80035cc <HAL_DMA_Start_IT>
 8005086:	1e03      	subs	r3, r0, #0
 8005088:	d00e      	beq.n	80050a8 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800508e:	2210      	movs	r2, #16
 8005090:	431a      	orrs	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005096:	2317      	movs	r3, #23
 8005098:	18fb      	adds	r3, r7, r3
 800509a:	2201      	movs	r2, #1
 800509c:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	225d      	movs	r2, #93	; 0x5d
 80050a2:	2101      	movs	r1, #1
 80050a4:	5499      	strb	r1, [r3, r2]
    goto error;
 80050a6:	e055      	b.n	8005154 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2101      	movs	r1, #1
 80050b4:	430a      	orrs	r2, r1
 80050b6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c4:	2200      	movs	r2, #0
 80050c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050cc:	2200      	movs	r2, #0
 80050ce:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d4:	2200      	movs	r2, #0
 80050d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e0:	0019      	movs	r1, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	330c      	adds	r3, #12
 80050e8:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ee:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050f0:	f7fe fa6c 	bl	80035cc <HAL_DMA_Start_IT>
 80050f4:	1e03      	subs	r3, r0, #0
 80050f6:	d00e      	beq.n	8005116 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050fc:	2210      	movs	r2, #16
 80050fe:	431a      	orrs	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005104:	2317      	movs	r3, #23
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	2201      	movs	r2, #1
 800510a:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	225d      	movs	r2, #93	; 0x5d
 8005110:	2101      	movs	r1, #1
 8005112:	5499      	strb	r1, [r3, r2]
    goto error;
 8005114:	e01e      	b.n	8005154 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2240      	movs	r2, #64	; 0x40
 800511e:	4013      	ands	r3, r2
 8005120:	2b40      	cmp	r3, #64	; 0x40
 8005122:	d007      	beq.n	8005134 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2140      	movs	r1, #64	; 0x40
 8005130:	430a      	orrs	r2, r1
 8005132:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2120      	movs	r1, #32
 8005140:	430a      	orrs	r2, r1
 8005142:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685a      	ldr	r2, [r3, #4]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2102      	movs	r1, #2
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	225c      	movs	r2, #92	; 0x5c
 8005158:	2100      	movs	r1, #0
 800515a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800515c:	2317      	movs	r3, #23
 800515e:	18fb      	adds	r3, r7, r3
 8005160:	781b      	ldrb	r3, [r3, #0]
}
 8005162:	0018      	movs	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	b007      	add	sp, #28
 8005168:	bd90      	pop	{r4, r7, pc}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	ffff9fff 	.word	0xffff9fff
 8005170:	ffffefff 	.word	0xffffefff
 8005174:	ffffbfff 	.word	0xffffbfff
 8005178:	ffffdfff 	.word	0xffffdfff
 800517c:	0800537f 	.word	0x0800537f
 8005180:	08005239 	.word	0x08005239
 8005184:	0800539d 	.word	0x0800539d
 8005188:	080052e9 	.word	0x080052e9
 800518c:	080053bb 	.word	0x080053bb

08005190 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8005190:	b590      	push	{r4, r7, lr}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005198:	240f      	movs	r4, #15
 800519a:	193b      	adds	r3, r7, r4
 800519c:	2200      	movs	r2, #0
 800519e:	701a      	strb	r2, [r3, #0]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00f      	beq.n	80051c8 <HAL_SPI_DMAStop+0x38>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	0018      	movs	r0, r3
 80051ae:	f7fe fa93 	bl	80036d8 <HAL_DMA_Abort>
 80051b2:	1e03      	subs	r3, r0, #0
 80051b4:	d008      	beq.n	80051c8 <HAL_SPI_DMAStop+0x38>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ba:	2210      	movs	r2, #16
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 80051c2:	193b      	adds	r3, r7, r4
 80051c4:	2201      	movs	r2, #1
 80051c6:	701a      	strb	r2, [r3, #0]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d010      	beq.n	80051f2 <HAL_SPI_DMAStop+0x62>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d4:	0018      	movs	r0, r3
 80051d6:	f7fe fa7f 	bl	80036d8 <HAL_DMA_Abort>
 80051da:	1e03      	subs	r3, r0, #0
 80051dc:	d009      	beq.n	80051f2 <HAL_SPI_DMAStop+0x62>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e2:	2210      	movs	r2, #16
 80051e4:	431a      	orrs	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 80051ea:	230f      	movs	r3, #15
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	2201      	movs	r2, #1
 80051f0:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2103      	movs	r1, #3
 80051fe:	438a      	bics	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	225d      	movs	r2, #93	; 0x5d
 8005206:	2101      	movs	r1, #1
 8005208:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800520a:	230f      	movs	r3, #15
 800520c:	18fb      	adds	r3, r7, r3
 800520e:	781b      	ldrb	r3, [r3, #0]
}
 8005210:	0018      	movs	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	b005      	add	sp, #20
 8005216:	bd90      	pop	{r4, r7, pc}

08005218 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005220:	46c0      	nop			; (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	b002      	add	sp, #8
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	b002      	add	sp, #8
 8005236:	bd80      	pop	{r7, pc}

08005238 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005244:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005246:	f7fd f839 	bl	80022bc <HAL_GetTick>
 800524a:	0003      	movs	r3, r0
 800524c:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2220      	movs	r2, #32
 8005256:	4013      	ands	r3, r2
 8005258:	2b20      	cmp	r3, #32
 800525a:	d03e      	beq.n	80052da <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2120      	movs	r1, #32
 8005268:	438a      	bics	r2, r1
 800526a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d10e      	bne.n	8005292 <SPI_DMAReceiveCplt+0x5a>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	2382      	movs	r3, #130	; 0x82
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	429a      	cmp	r2, r3
 800527e:	d108      	bne.n	8005292 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	2103      	movs	r1, #3
 800528c:	438a      	bics	r2, r1
 800528e:	605a      	str	r2, [r3, #4]
 8005290:	e007      	b.n	80052a2 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2101      	movs	r1, #1
 800529e:	438a      	bics	r2, r1
 80052a0:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2164      	movs	r1, #100	; 0x64
 80052a8:	0018      	movs	r0, r3
 80052aa:	f000 f9d7 	bl	800565c <SPI_EndRxTransaction>
 80052ae:	1e03      	subs	r3, r0, #0
 80052b0:	d002      	beq.n	80052b8 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2246      	movs	r2, #70	; 0x46
 80052bc:	2100      	movs	r1, #0
 80052be:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	225d      	movs	r2, #93	; 0x5d
 80052c4:	2101      	movs	r1, #1
 80052c6:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d004      	beq.n	80052da <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	0018      	movs	r0, r3
 80052d4:	f004 fab8 	bl	8009848 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80052d8:	e003      	b.n	80052e2 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	0018      	movs	r0, r3
 80052de:	f004 faa2 	bl	8009826 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80052e2:	46bd      	mov	sp, r7
 80052e4:	b004      	add	sp, #16
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052f6:	f7fc ffe1 	bl	80022bc <HAL_GetTick>
 80052fa:	0003      	movs	r3, r0
 80052fc:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2220      	movs	r2, #32
 8005306:	4013      	ands	r3, r2
 8005308:	2b20      	cmp	r3, #32
 800530a:	d031      	beq.n	8005370 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2120      	movs	r1, #32
 8005318:	438a      	bics	r2, r1
 800531a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2164      	movs	r1, #100	; 0x64
 8005322:	0018      	movs	r0, r3
 8005324:	f000 f9f8 	bl	8005718 <SPI_EndRxTxTransaction>
 8005328:	1e03      	subs	r3, r0, #0
 800532a:	d005      	beq.n	8005338 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005330:	2220      	movs	r2, #32
 8005332:	431a      	orrs	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2103      	movs	r1, #3
 8005344:	438a      	bics	r2, r1
 8005346:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2246      	movs	r2, #70	; 0x46
 8005352:	2100      	movs	r1, #0
 8005354:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	225d      	movs	r2, #93	; 0x5d
 800535a:	2101      	movs	r1, #1
 800535c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005362:	2b00      	cmp	r3, #0
 8005364:	d004      	beq.n	8005370 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	0018      	movs	r0, r3
 800536a:	f004 fa6d 	bl	8009848 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800536e:	e003      	b.n	8005378 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	0018      	movs	r0, r3
 8005374:	f004 fa5f 	bl	8009836 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005378:	46bd      	mov	sp, r7
 800537a:	b004      	add	sp, #16
 800537c:	bd80      	pop	{r7, pc}

0800537e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	0018      	movs	r0, r3
 8005390:	f7ff ff42 	bl	8005218 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005394:	46c0      	nop			; (mov r8, r8)
 8005396:	46bd      	mov	sp, r7
 8005398:	b004      	add	sp, #16
 800539a:	bd80      	pop	{r7, pc}

0800539c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	0018      	movs	r0, r3
 80053ae:	f7ff ff3b 	bl	8005228 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	46bd      	mov	sp, r7
 80053b6:	b004      	add	sp, #16
 80053b8:	bd80      	pop	{r7, pc}

080053ba <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2103      	movs	r1, #3
 80053d4:	438a      	bics	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053dc:	2210      	movs	r2, #16
 80053de:	431a      	orrs	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	225d      	movs	r2, #93	; 0x5d
 80053e8:	2101      	movs	r1, #1
 80053ea:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	0018      	movs	r0, r3
 80053f0:	f004 fa2a 	bl	8009848 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053f4:	46c0      	nop			; (mov r8, r8)
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b004      	add	sp, #16
 80053fa:	bd80      	pop	{r7, pc}

080053fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b088      	sub	sp, #32
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	1dfb      	adds	r3, r7, #7
 800540a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800540c:	f7fc ff56 	bl	80022bc <HAL_GetTick>
 8005410:	0002      	movs	r2, r0
 8005412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005414:	1a9b      	subs	r3, r3, r2
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	18d3      	adds	r3, r2, r3
 800541a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800541c:	f7fc ff4e 	bl	80022bc <HAL_GetTick>
 8005420:	0003      	movs	r3, r0
 8005422:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005424:	4b3a      	ldr	r3, [pc, #232]	; (8005510 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	015b      	lsls	r3, r3, #5
 800542a:	0d1b      	lsrs	r3, r3, #20
 800542c:	69fa      	ldr	r2, [r7, #28]
 800542e:	4353      	muls	r3, r2
 8005430:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005432:	e058      	b.n	80054e6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	3301      	adds	r3, #1
 8005438:	d055      	beq.n	80054e6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800543a:	f7fc ff3f 	bl	80022bc <HAL_GetTick>
 800543e:	0002      	movs	r2, r0
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	69fa      	ldr	r2, [r7, #28]
 8005446:	429a      	cmp	r2, r3
 8005448:	d902      	bls.n	8005450 <SPI_WaitFlagStateUntilTimeout+0x54>
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d142      	bne.n	80054d6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	21e0      	movs	r1, #224	; 0xe0
 800545c:	438a      	bics	r2, r1
 800545e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	2382      	movs	r3, #130	; 0x82
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	429a      	cmp	r2, r3
 800546a:	d113      	bne.n	8005494 <SPI_WaitFlagStateUntilTimeout+0x98>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	2380      	movs	r3, #128	; 0x80
 8005472:	021b      	lsls	r3, r3, #8
 8005474:	429a      	cmp	r2, r3
 8005476:	d005      	beq.n	8005484 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	689a      	ldr	r2, [r3, #8]
 800547c:	2380      	movs	r3, #128	; 0x80
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	429a      	cmp	r2, r3
 8005482:	d107      	bne.n	8005494 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2140      	movs	r1, #64	; 0x40
 8005490:	438a      	bics	r2, r1
 8005492:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005498:	2380      	movs	r3, #128	; 0x80
 800549a:	019b      	lsls	r3, r3, #6
 800549c:	429a      	cmp	r2, r3
 800549e:	d110      	bne.n	80054c2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	491a      	ldr	r1, [pc, #104]	; (8005514 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80054ac:	400a      	ands	r2, r1
 80054ae:	601a      	str	r2, [r3, #0]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2180      	movs	r1, #128	; 0x80
 80054bc:	0189      	lsls	r1, r1, #6
 80054be:	430a      	orrs	r2, r1
 80054c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	225d      	movs	r2, #93	; 0x5d
 80054c6:	2101      	movs	r1, #1
 80054c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	225c      	movs	r2, #92	; 0x5c
 80054ce:	2100      	movs	r1, #0
 80054d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e017      	b.n	8005506 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	425a      	negs	r2, r3
 80054f6:	4153      	adcs	r3, r2
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	001a      	movs	r2, r3
 80054fc:	1dfb      	adds	r3, r7, #7
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	429a      	cmp	r2, r3
 8005502:	d197      	bne.n	8005434 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	0018      	movs	r0, r3
 8005508:	46bd      	mov	sp, r7
 800550a:	b008      	add	sp, #32
 800550c:	bd80      	pop	{r7, pc}
 800550e:	46c0      	nop			; (mov r8, r8)
 8005510:	20000000 	.word	0x20000000
 8005514:	ffffdfff 	.word	0xffffdfff

08005518 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08a      	sub	sp, #40	; 0x28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005526:	2317      	movs	r3, #23
 8005528:	18fb      	adds	r3, r7, r3
 800552a:	2200      	movs	r2, #0
 800552c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800552e:	f7fc fec5 	bl	80022bc <HAL_GetTick>
 8005532:	0002      	movs	r2, r0
 8005534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	18d3      	adds	r3, r2, r3
 800553c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800553e:	f7fc febd 	bl	80022bc <HAL_GetTick>
 8005542:	0003      	movs	r3, r0
 8005544:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	330c      	adds	r3, #12
 800554c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800554e:	4b41      	ldr	r3, [pc, #260]	; (8005654 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	0013      	movs	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	189b      	adds	r3, r3, r2
 8005558:	00da      	lsls	r2, r3, #3
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	0d1b      	lsrs	r3, r3, #20
 800555e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005560:	4353      	muls	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005564:	e068      	b.n	8005638 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	23c0      	movs	r3, #192	; 0xc0
 800556a:	00db      	lsls	r3, r3, #3
 800556c:	429a      	cmp	r2, r3
 800556e:	d10a      	bne.n	8005586 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d107      	bne.n	8005586 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	b2da      	uxtb	r2, r3
 800557c:	2117      	movs	r1, #23
 800557e:	187b      	adds	r3, r7, r1
 8005580:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005582:	187b      	adds	r3, r7, r1
 8005584:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	3301      	adds	r3, #1
 800558a:	d055      	beq.n	8005638 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800558c:	f7fc fe96 	bl	80022bc <HAL_GetTick>
 8005590:	0002      	movs	r2, r0
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005598:	429a      	cmp	r2, r3
 800559a:	d902      	bls.n	80055a2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800559c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d142      	bne.n	8005628 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	21e0      	movs	r1, #224	; 0xe0
 80055ae:	438a      	bics	r2, r1
 80055b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	2382      	movs	r3, #130	; 0x82
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d113      	bne.n	80055e6 <SPI_WaitFifoStateUntilTimeout+0xce>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689a      	ldr	r2, [r3, #8]
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	021b      	lsls	r3, r3, #8
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d005      	beq.n	80055d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	2380      	movs	r3, #128	; 0x80
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d107      	bne.n	80055e6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2140      	movs	r1, #64	; 0x40
 80055e2:	438a      	bics	r2, r1
 80055e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055ea:	2380      	movs	r3, #128	; 0x80
 80055ec:	019b      	lsls	r3, r3, #6
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d110      	bne.n	8005614 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4916      	ldr	r1, [pc, #88]	; (8005658 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80055fe:	400a      	ands	r2, r1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2180      	movs	r1, #128	; 0x80
 800560e:	0189      	lsls	r1, r1, #6
 8005610:	430a      	orrs	r2, r1
 8005612:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	225d      	movs	r2, #93	; 0x5d
 8005618:	2101      	movs	r1, #1
 800561a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	225c      	movs	r2, #92	; 0x5c
 8005620:	2100      	movs	r1, #0
 8005622:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e010      	b.n	800564a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	3b01      	subs	r3, #1
 8005636:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4013      	ands	r3, r2
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	d18e      	bne.n	8005566 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	0018      	movs	r0, r3
 800564c:	46bd      	mov	sp, r7
 800564e:	b00a      	add	sp, #40	; 0x28
 8005650:	bd80      	pop	{r7, pc}
 8005652:	46c0      	nop			; (mov r8, r8)
 8005654:	20000000 	.word	0x20000000
 8005658:	ffffdfff 	.word	0xffffdfff

0800565c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	2382      	movs	r3, #130	; 0x82
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	429a      	cmp	r2, r3
 8005672:	d113      	bne.n	800569c <SPI_EndRxTransaction+0x40>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	2380      	movs	r3, #128	; 0x80
 800567a:	021b      	lsls	r3, r3, #8
 800567c:	429a      	cmp	r2, r3
 800567e:	d005      	beq.n	800568c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	689a      	ldr	r2, [r3, #8]
 8005684:	2380      	movs	r3, #128	; 0x80
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	429a      	cmp	r2, r3
 800568a:	d107      	bne.n	800569c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2140      	movs	r1, #64	; 0x40
 8005698:	438a      	bics	r2, r1
 800569a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	0013      	movs	r3, r2
 80056a6:	2200      	movs	r2, #0
 80056a8:	2180      	movs	r1, #128	; 0x80
 80056aa:	f7ff fea7 	bl	80053fc <SPI_WaitFlagStateUntilTimeout>
 80056ae:	1e03      	subs	r3, r0, #0
 80056b0:	d007      	beq.n	80056c2 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b6:	2220      	movs	r2, #32
 80056b8:	431a      	orrs	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e026      	b.n	8005710 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	2382      	movs	r3, #130	; 0x82
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d11f      	bne.n	800570e <SPI_EndRxTransaction+0xb2>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	689a      	ldr	r2, [r3, #8]
 80056d2:	2380      	movs	r3, #128	; 0x80
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d005      	beq.n	80056e6 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	689a      	ldr	r2, [r3, #8]
 80056de:	2380      	movs	r3, #128	; 0x80
 80056e0:	00db      	lsls	r3, r3, #3
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d113      	bne.n	800570e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	23c0      	movs	r3, #192	; 0xc0
 80056ea:	00d9      	lsls	r1, r3, #3
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	0013      	movs	r3, r2
 80056f4:	2200      	movs	r2, #0
 80056f6:	f7ff ff0f 	bl	8005518 <SPI_WaitFifoStateUntilTimeout>
 80056fa:	1e03      	subs	r3, r0, #0
 80056fc:	d007      	beq.n	800570e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005702:	2220      	movs	r2, #32
 8005704:	431a      	orrs	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e000      	b.n	8005710 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	0018      	movs	r0, r3
 8005712:	46bd      	mov	sp, r7
 8005714:	b004      	add	sp, #16
 8005716:	bd80      	pop	{r7, pc}

08005718 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af02      	add	r7, sp, #8
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	23c0      	movs	r3, #192	; 0xc0
 8005728:	0159      	lsls	r1, r3, #5
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	0013      	movs	r3, r2
 8005732:	2200      	movs	r2, #0
 8005734:	f7ff fef0 	bl	8005518 <SPI_WaitFifoStateUntilTimeout>
 8005738:	1e03      	subs	r3, r0, #0
 800573a:	d007      	beq.n	800574c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005740:	2220      	movs	r2, #32
 8005742:	431a      	orrs	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e027      	b.n	800579c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	0013      	movs	r3, r2
 8005756:	2200      	movs	r2, #0
 8005758:	2180      	movs	r1, #128	; 0x80
 800575a:	f7ff fe4f 	bl	80053fc <SPI_WaitFlagStateUntilTimeout>
 800575e:	1e03      	subs	r3, r0, #0
 8005760:	d007      	beq.n	8005772 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005766:	2220      	movs	r2, #32
 8005768:	431a      	orrs	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e014      	b.n	800579c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	23c0      	movs	r3, #192	; 0xc0
 8005776:	00d9      	lsls	r1, r3, #3
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	0013      	movs	r3, r2
 8005780:	2200      	movs	r2, #0
 8005782:	f7ff fec9 	bl	8005518 <SPI_WaitFifoStateUntilTimeout>
 8005786:	1e03      	subs	r3, r0, #0
 8005788:	d007      	beq.n	800579a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800578e:	2220      	movs	r2, #32
 8005790:	431a      	orrs	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e000      	b.n	800579c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	0018      	movs	r0, r3
 800579e:	46bd      	mov	sp, r7
 80057a0:	b004      	add	sp, #16
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e04a      	b.n	800584c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	223d      	movs	r2, #61	; 0x3d
 80057ba:	5c9b      	ldrb	r3, [r3, r2]
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d107      	bne.n	80057d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	223c      	movs	r2, #60	; 0x3c
 80057c6:	2100      	movs	r1, #0
 80057c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	0018      	movs	r0, r3
 80057ce:	f000 f841 	bl	8005854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	223d      	movs	r2, #61	; 0x3d
 80057d6:	2102      	movs	r1, #2
 80057d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3304      	adds	r3, #4
 80057e2:	0019      	movs	r1, r3
 80057e4:	0010      	movs	r0, r2
 80057e6:	f000 f9e5 	bl	8005bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2248      	movs	r2, #72	; 0x48
 80057ee:	2101      	movs	r1, #1
 80057f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	223e      	movs	r2, #62	; 0x3e
 80057f6:	2101      	movs	r1, #1
 80057f8:	5499      	strb	r1, [r3, r2]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	223f      	movs	r2, #63	; 0x3f
 80057fe:	2101      	movs	r1, #1
 8005800:	5499      	strb	r1, [r3, r2]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2240      	movs	r2, #64	; 0x40
 8005806:	2101      	movs	r1, #1
 8005808:	5499      	strb	r1, [r3, r2]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2241      	movs	r2, #65	; 0x41
 800580e:	2101      	movs	r1, #1
 8005810:	5499      	strb	r1, [r3, r2]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2242      	movs	r2, #66	; 0x42
 8005816:	2101      	movs	r1, #1
 8005818:	5499      	strb	r1, [r3, r2]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2243      	movs	r2, #67	; 0x43
 800581e:	2101      	movs	r1, #1
 8005820:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2244      	movs	r2, #68	; 0x44
 8005826:	2101      	movs	r1, #1
 8005828:	5499      	strb	r1, [r3, r2]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2245      	movs	r2, #69	; 0x45
 800582e:	2101      	movs	r1, #1
 8005830:	5499      	strb	r1, [r3, r2]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2246      	movs	r2, #70	; 0x46
 8005836:	2101      	movs	r1, #1
 8005838:	5499      	strb	r1, [r3, r2]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2247      	movs	r2, #71	; 0x47
 800583e:	2101      	movs	r1, #1
 8005840:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	223d      	movs	r2, #61	; 0x3d
 8005846:	2101      	movs	r1, #1
 8005848:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	0018      	movs	r0, r3
 800584e:	46bd      	mov	sp, r7
 8005850:	b002      	add	sp, #8
 8005852:	bd80      	pop	{r7, pc}

08005854 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800585c:	46c0      	nop			; (mov r8, r8)
 800585e:	46bd      	mov	sp, r7
 8005860:	b002      	add	sp, #8
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	223d      	movs	r2, #61	; 0x3d
 8005870:	5c9b      	ldrb	r3, [r3, r2]
 8005872:	b2db      	uxtb	r3, r3
 8005874:	2b01      	cmp	r3, #1
 8005876:	d001      	beq.n	800587c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e03c      	b.n	80058f6 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	223d      	movs	r2, #61	; 0x3d
 8005880:	2102      	movs	r1, #2
 8005882:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2101      	movs	r1, #1
 8005890:	430a      	orrs	r2, r1
 8005892:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a19      	ldr	r2, [pc, #100]	; (8005900 <HAL_TIM_Base_Start_IT+0x9c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d009      	beq.n	80058b2 <HAL_TIM_Base_Start_IT+0x4e>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a18      	ldr	r2, [pc, #96]	; (8005904 <HAL_TIM_Base_Start_IT+0xa0>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d004      	beq.n	80058b2 <HAL_TIM_Base_Start_IT+0x4e>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a16      	ldr	r2, [pc, #88]	; (8005908 <HAL_TIM_Base_Start_IT+0xa4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d116      	bne.n	80058e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	4a14      	ldr	r2, [pc, #80]	; (800590c <HAL_TIM_Base_Start_IT+0xa8>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2b06      	cmp	r3, #6
 80058c2:	d016      	beq.n	80058f2 <HAL_TIM_Base_Start_IT+0x8e>
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	2380      	movs	r3, #128	; 0x80
 80058c8:	025b      	lsls	r3, r3, #9
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d011      	beq.n	80058f2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2101      	movs	r1, #1
 80058da:	430a      	orrs	r2, r1
 80058dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058de:	e008      	b.n	80058f2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2101      	movs	r1, #1
 80058ec:	430a      	orrs	r2, r1
 80058ee:	601a      	str	r2, [r3, #0]
 80058f0:	e000      	b.n	80058f4 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	0018      	movs	r0, r3
 80058f8:	46bd      	mov	sp, r7
 80058fa:	b004      	add	sp, #16
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	46c0      	nop			; (mov r8, r8)
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40000400 	.word	0x40000400
 8005908:	40014000 	.word	0x40014000
 800590c:	00010007 	.word	0x00010007

08005910 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	2202      	movs	r2, #2
 8005920:	4013      	ands	r3, r2
 8005922:	2b02      	cmp	r3, #2
 8005924:	d124      	bne.n	8005970 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	2202      	movs	r2, #2
 800592e:	4013      	ands	r3, r2
 8005930:	2b02      	cmp	r3, #2
 8005932:	d11d      	bne.n	8005970 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2203      	movs	r2, #3
 800593a:	4252      	negs	r2, r2
 800593c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	2203      	movs	r2, #3
 800594c:	4013      	ands	r3, r2
 800594e:	d004      	beq.n	800595a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	0018      	movs	r0, r3
 8005954:	f000 f916 	bl	8005b84 <HAL_TIM_IC_CaptureCallback>
 8005958:	e007      	b.n	800596a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	0018      	movs	r0, r3
 800595e:	f000 f909 	bl	8005b74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	0018      	movs	r0, r3
 8005966:	f000 f915 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	2204      	movs	r2, #4
 8005978:	4013      	ands	r3, r2
 800597a:	2b04      	cmp	r3, #4
 800597c:	d125      	bne.n	80059ca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	2204      	movs	r2, #4
 8005986:	4013      	ands	r3, r2
 8005988:	2b04      	cmp	r3, #4
 800598a:	d11e      	bne.n	80059ca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2205      	movs	r2, #5
 8005992:	4252      	negs	r2, r2
 8005994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2202      	movs	r2, #2
 800599a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699a      	ldr	r2, [r3, #24]
 80059a2:	23c0      	movs	r3, #192	; 0xc0
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4013      	ands	r3, r2
 80059a8:	d004      	beq.n	80059b4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	0018      	movs	r0, r3
 80059ae:	f000 f8e9 	bl	8005b84 <HAL_TIM_IC_CaptureCallback>
 80059b2:	e007      	b.n	80059c4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	0018      	movs	r0, r3
 80059b8:	f000 f8dc 	bl	8005b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	0018      	movs	r0, r3
 80059c0:	f000 f8e8 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	2208      	movs	r2, #8
 80059d2:	4013      	ands	r3, r2
 80059d4:	2b08      	cmp	r3, #8
 80059d6:	d124      	bne.n	8005a22 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	2208      	movs	r2, #8
 80059e0:	4013      	ands	r3, r2
 80059e2:	2b08      	cmp	r3, #8
 80059e4:	d11d      	bne.n	8005a22 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2209      	movs	r2, #9
 80059ec:	4252      	negs	r2, r2
 80059ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2204      	movs	r2, #4
 80059f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	2203      	movs	r2, #3
 80059fe:	4013      	ands	r3, r2
 8005a00:	d004      	beq.n	8005a0c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	0018      	movs	r0, r3
 8005a06:	f000 f8bd 	bl	8005b84 <HAL_TIM_IC_CaptureCallback>
 8005a0a:	e007      	b.n	8005a1c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f000 f8b0 	bl	8005b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	0018      	movs	r0, r3
 8005a18:	f000 f8bc 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2210      	movs	r2, #16
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	2b10      	cmp	r3, #16
 8005a2e:	d125      	bne.n	8005a7c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	2210      	movs	r2, #16
 8005a38:	4013      	ands	r3, r2
 8005a3a:	2b10      	cmp	r3, #16
 8005a3c:	d11e      	bne.n	8005a7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2211      	movs	r2, #17
 8005a44:	4252      	negs	r2, r2
 8005a46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	69da      	ldr	r2, [r3, #28]
 8005a54:	23c0      	movs	r3, #192	; 0xc0
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4013      	ands	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	0018      	movs	r0, r3
 8005a60:	f000 f890 	bl	8005b84 <HAL_TIM_IC_CaptureCallback>
 8005a64:	e007      	b.n	8005a76 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	0018      	movs	r0, r3
 8005a6a:	f000 f883 	bl	8005b74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	0018      	movs	r0, r3
 8005a72:	f000 f88f 	bl	8005b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	2201      	movs	r2, #1
 8005a84:	4013      	ands	r3, r2
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d10f      	bne.n	8005aaa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	2201      	movs	r2, #1
 8005a92:	4013      	ands	r3, r2
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d108      	bne.n	8005aaa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	4252      	negs	r2, r2
 8005aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f7fc f879 	bl	8001b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	2280      	movs	r2, #128	; 0x80
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	2b80      	cmp	r3, #128	; 0x80
 8005ab6:	d10f      	bne.n	8005ad8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	2280      	movs	r2, #128	; 0x80
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	2b80      	cmp	r3, #128	; 0x80
 8005ac4:	d108      	bne.n	8005ad8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2281      	movs	r2, #129	; 0x81
 8005acc:	4252      	negs	r2, r2
 8005ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f000 f8ec 	bl	8005cb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	2380      	movs	r3, #128	; 0x80
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	2380      	movs	r3, #128	; 0x80
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d10e      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	2280      	movs	r2, #128	; 0x80
 8005af4:	4013      	ands	r3, r2
 8005af6:	2b80      	cmp	r3, #128	; 0x80
 8005af8:	d107      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a1c      	ldr	r2, [pc, #112]	; (8005b70 <HAL_TIM_IRQHandler+0x260>)
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	0018      	movs	r0, r3
 8005b06:	f000 f8db 	bl	8005cc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2240      	movs	r2, #64	; 0x40
 8005b12:	4013      	ands	r3, r2
 8005b14:	2b40      	cmp	r3, #64	; 0x40
 8005b16:	d10f      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	2240      	movs	r2, #64	; 0x40
 8005b20:	4013      	ands	r3, r2
 8005b22:	2b40      	cmp	r3, #64	; 0x40
 8005b24:	d108      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2241      	movs	r2, #65	; 0x41
 8005b2c:	4252      	negs	r2, r2
 8005b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	0018      	movs	r0, r3
 8005b34:	f000 f836 	bl	8005ba4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	4013      	ands	r3, r2
 8005b42:	2b20      	cmp	r3, #32
 8005b44:	d10f      	bne.n	8005b66 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	4013      	ands	r3, r2
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d108      	bne.n	8005b66 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2221      	movs	r2, #33	; 0x21
 8005b5a:	4252      	negs	r2, r2
 8005b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	0018      	movs	r0, r3
 8005b62:	f000 f89d 	bl	8005ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b66:	46c0      	nop			; (mov r8, r8)
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	b002      	add	sp, #8
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	46c0      	nop			; (mov r8, r8)
 8005b70:	fffffeff 	.word	0xfffffeff

08005b74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b7c:	46c0      	nop			; (mov r8, r8)
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	b002      	add	sp, #8
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b8c:	46c0      	nop			; (mov r8, r8)
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	b002      	add	sp, #8
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b9c:	46c0      	nop			; (mov r8, r8)
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	b002      	add	sp, #8
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bac:	46c0      	nop			; (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b002      	add	sp, #8
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a2f      	ldr	r2, [pc, #188]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d003      	beq.n	8005bd4 <TIM_Base_SetConfig+0x20>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a2e      	ldr	r2, [pc, #184]	; (8005c88 <TIM_Base_SetConfig+0xd4>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d108      	bne.n	8005be6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2270      	movs	r2, #112	; 0x70
 8005bd8:	4393      	bics	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a26      	ldr	r2, [pc, #152]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d013      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a25      	ldr	r2, [pc, #148]	; (8005c88 <TIM_Base_SetConfig+0xd4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00f      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a24      	ldr	r2, [pc, #144]	; (8005c8c <TIM_Base_SetConfig+0xd8>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d00b      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a23      	ldr	r2, [pc, #140]	; (8005c90 <TIM_Base_SetConfig+0xdc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d007      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a22      	ldr	r2, [pc, #136]	; (8005c94 <TIM_Base_SetConfig+0xe0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d003      	beq.n	8005c16 <TIM_Base_SetConfig+0x62>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <TIM_Base_SetConfig+0xe4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4a20      	ldr	r2, [pc, #128]	; (8005c9c <TIM_Base_SetConfig+0xe8>)
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2280      	movs	r2, #128	; 0x80
 8005c2c:	4393      	bics	r3, r2
 8005c2e:	001a      	movs	r2, r3
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	689a      	ldr	r2, [r3, #8]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a0c      	ldr	r2, [pc, #48]	; (8005c84 <TIM_Base_SetConfig+0xd0>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d00b      	beq.n	8005c6e <TIM_Base_SetConfig+0xba>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a0d      	ldr	r2, [pc, #52]	; (8005c90 <TIM_Base_SetConfig+0xdc>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d007      	beq.n	8005c6e <TIM_Base_SetConfig+0xba>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a0c      	ldr	r2, [pc, #48]	; (8005c94 <TIM_Base_SetConfig+0xe0>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d003      	beq.n	8005c6e <TIM_Base_SetConfig+0xba>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a0b      	ldr	r2, [pc, #44]	; (8005c98 <TIM_Base_SetConfig+0xe4>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d103      	bne.n	8005c76 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	615a      	str	r2, [r3, #20]
}
 8005c7c:	46c0      	nop			; (mov r8, r8)
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	b004      	add	sp, #16
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40002000 	.word	0x40002000
 8005c90:	40014000 	.word	0x40014000
 8005c94:	40014400 	.word	0x40014400
 8005c98:	40014800 	.word	0x40014800
 8005c9c:	fffffcff 	.word	0xfffffcff

08005ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ca8:	46c0      	nop			; (mov r8, r8)
 8005caa:	46bd      	mov	sp, r7
 8005cac:	b002      	add	sp, #8
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cb8:	46c0      	nop			; (mov r8, r8)
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	b002      	add	sp, #8
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005cc8:	46c0      	nop			; (mov r8, r8)
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	b002      	add	sp, #8
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e046      	b.n	8005d70 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2288      	movs	r2, #136	; 0x88
 8005ce6:	589b      	ldr	r3, [r3, r2]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d107      	bne.n	8005cfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2284      	movs	r2, #132	; 0x84
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f7fc f9ac 	bl	8002054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2288      	movs	r2, #136	; 0x88
 8005d00:	2124      	movs	r1, #36	; 0x24
 8005d02:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2101      	movs	r1, #1
 8005d10:	438a      	bics	r2, r1
 8005d12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	0018      	movs	r0, r3
 8005d18:	f000 f830 	bl	8005d7c <UART_SetConfig>
 8005d1c:	0003      	movs	r3, r0
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e024      	b.n	8005d70 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	0018      	movs	r0, r3
 8005d32:	f000 f9c7 	bl	80060c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	490d      	ldr	r1, [pc, #52]	; (8005d78 <HAL_UART_Init+0xa8>)
 8005d42:	400a      	ands	r2, r1
 8005d44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689a      	ldr	r2, [r3, #8]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	212a      	movs	r1, #42	; 0x2a
 8005d52:	438a      	bics	r2, r1
 8005d54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2101      	movs	r1, #1
 8005d62:	430a      	orrs	r2, r1
 8005d64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f000 fa5f 	bl	800622c <UART_CheckIdleState>
 8005d6e:	0003      	movs	r3, r0
}
 8005d70:	0018      	movs	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	b002      	add	sp, #8
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	ffffb7ff 	.word	0xffffb7ff

08005d7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b088      	sub	sp, #32
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d84:	231a      	movs	r3, #26
 8005d86:	18fb      	adds	r3, r7, r3
 8005d88:	2200      	movs	r2, #0
 8005d8a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689a      	ldr	r2, [r3, #8]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4abc      	ldr	r2, [pc, #752]	; (800609c <UART_SetConfig+0x320>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	0019      	movs	r1, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	69fa      	ldr	r2, [r7, #28]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	4ab7      	ldr	r2, [pc, #732]	; (80060a0 <UART_SetConfig+0x324>)
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	0019      	movs	r1, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a1b      	ldr	r3, [r3, #32]
 8005ddc:	69fa      	ldr	r2, [r7, #28]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	4aae      	ldr	r2, [pc, #696]	; (80060a4 <UART_SetConfig+0x328>)
 8005dea:	4013      	ands	r3, r2
 8005dec:	0019      	movs	r1, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	69fa      	ldr	r2, [r7, #28]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfe:	220f      	movs	r2, #15
 8005e00:	4393      	bics	r3, r2
 8005e02:	0019      	movs	r1, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	430a      	orrs	r2, r1
 8005e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4aa4      	ldr	r2, [pc, #656]	; (80060a8 <UART_SetConfig+0x32c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d127      	bne.n	8005e6a <UART_SetConfig+0xee>
 8005e1a:	4ba4      	ldr	r3, [pc, #656]	; (80060ac <UART_SetConfig+0x330>)
 8005e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e1e:	2203      	movs	r2, #3
 8005e20:	4013      	ands	r3, r2
 8005e22:	2b03      	cmp	r3, #3
 8005e24:	d017      	beq.n	8005e56 <UART_SetConfig+0xda>
 8005e26:	d81b      	bhi.n	8005e60 <UART_SetConfig+0xe4>
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d00a      	beq.n	8005e42 <UART_SetConfig+0xc6>
 8005e2c:	d818      	bhi.n	8005e60 <UART_SetConfig+0xe4>
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <UART_SetConfig+0xbc>
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d00a      	beq.n	8005e4c <UART_SetConfig+0xd0>
 8005e36:	e013      	b.n	8005e60 <UART_SetConfig+0xe4>
 8005e38:	231b      	movs	r3, #27
 8005e3a:	18fb      	adds	r3, r7, r3
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	701a      	strb	r2, [r3, #0]
 8005e40:	e058      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e42:	231b      	movs	r3, #27
 8005e44:	18fb      	adds	r3, r7, r3
 8005e46:	2202      	movs	r2, #2
 8005e48:	701a      	strb	r2, [r3, #0]
 8005e4a:	e053      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e4c:	231b      	movs	r3, #27
 8005e4e:	18fb      	adds	r3, r7, r3
 8005e50:	2204      	movs	r2, #4
 8005e52:	701a      	strb	r2, [r3, #0]
 8005e54:	e04e      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e56:	231b      	movs	r3, #27
 8005e58:	18fb      	adds	r3, r7, r3
 8005e5a:	2208      	movs	r2, #8
 8005e5c:	701a      	strb	r2, [r3, #0]
 8005e5e:	e049      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e60:	231b      	movs	r3, #27
 8005e62:	18fb      	adds	r3, r7, r3
 8005e64:	2210      	movs	r2, #16
 8005e66:	701a      	strb	r2, [r3, #0]
 8005e68:	e044      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a90      	ldr	r2, [pc, #576]	; (80060b0 <UART_SetConfig+0x334>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d127      	bne.n	8005ec4 <UART_SetConfig+0x148>
 8005e74:	4b8d      	ldr	r3, [pc, #564]	; (80060ac <UART_SetConfig+0x330>)
 8005e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e78:	220c      	movs	r2, #12
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	2b0c      	cmp	r3, #12
 8005e7e:	d017      	beq.n	8005eb0 <UART_SetConfig+0x134>
 8005e80:	d81b      	bhi.n	8005eba <UART_SetConfig+0x13e>
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d00a      	beq.n	8005e9c <UART_SetConfig+0x120>
 8005e86:	d818      	bhi.n	8005eba <UART_SetConfig+0x13e>
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <UART_SetConfig+0x116>
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d00a      	beq.n	8005ea6 <UART_SetConfig+0x12a>
 8005e90:	e013      	b.n	8005eba <UART_SetConfig+0x13e>
 8005e92:	231b      	movs	r3, #27
 8005e94:	18fb      	adds	r3, r7, r3
 8005e96:	2200      	movs	r2, #0
 8005e98:	701a      	strb	r2, [r3, #0]
 8005e9a:	e02b      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005e9c:	231b      	movs	r3, #27
 8005e9e:	18fb      	adds	r3, r7, r3
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	701a      	strb	r2, [r3, #0]
 8005ea4:	e026      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005ea6:	231b      	movs	r3, #27
 8005ea8:	18fb      	adds	r3, r7, r3
 8005eaa:	2204      	movs	r2, #4
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	e021      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005eb0:	231b      	movs	r3, #27
 8005eb2:	18fb      	adds	r3, r7, r3
 8005eb4:	2208      	movs	r2, #8
 8005eb6:	701a      	strb	r2, [r3, #0]
 8005eb8:	e01c      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005eba:	231b      	movs	r3, #27
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	2210      	movs	r2, #16
 8005ec0:	701a      	strb	r2, [r3, #0]
 8005ec2:	e017      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a7a      	ldr	r2, [pc, #488]	; (80060b4 <UART_SetConfig+0x338>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d104      	bne.n	8005ed8 <UART_SetConfig+0x15c>
 8005ece:	231b      	movs	r3, #27
 8005ed0:	18fb      	adds	r3, r7, r3
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	701a      	strb	r2, [r3, #0]
 8005ed6:	e00d      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a76      	ldr	r2, [pc, #472]	; (80060b8 <UART_SetConfig+0x33c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d104      	bne.n	8005eec <UART_SetConfig+0x170>
 8005ee2:	231b      	movs	r3, #27
 8005ee4:	18fb      	adds	r3, r7, r3
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	701a      	strb	r2, [r3, #0]
 8005eea:	e003      	b.n	8005ef4 <UART_SetConfig+0x178>
 8005eec:	231b      	movs	r3, #27
 8005eee:	18fb      	adds	r3, r7, r3
 8005ef0:	2210      	movs	r2, #16
 8005ef2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	69da      	ldr	r2, [r3, #28]
 8005ef8:	2380      	movs	r3, #128	; 0x80
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d000      	beq.n	8005f02 <UART_SetConfig+0x186>
 8005f00:	e065      	b.n	8005fce <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8005f02:	231b      	movs	r3, #27
 8005f04:	18fb      	adds	r3, r7, r3
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d015      	beq.n	8005f38 <UART_SetConfig+0x1bc>
 8005f0c:	dc18      	bgt.n	8005f40 <UART_SetConfig+0x1c4>
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d00d      	beq.n	8005f2e <UART_SetConfig+0x1b2>
 8005f12:	dc15      	bgt.n	8005f40 <UART_SetConfig+0x1c4>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <UART_SetConfig+0x1a2>
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d005      	beq.n	8005f28 <UART_SetConfig+0x1ac>
 8005f1c:	e010      	b.n	8005f40 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f1e:	f7fe fc1b 	bl	8004758 <HAL_RCC_GetPCLK1Freq>
 8005f22:	0003      	movs	r3, r0
 8005f24:	617b      	str	r3, [r7, #20]
        break;
 8005f26:	e012      	b.n	8005f4e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f28:	4b64      	ldr	r3, [pc, #400]	; (80060bc <UART_SetConfig+0x340>)
 8005f2a:	617b      	str	r3, [r7, #20]
        break;
 8005f2c:	e00f      	b.n	8005f4e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f2e:	f7fe fb87 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8005f32:	0003      	movs	r3, r0
 8005f34:	617b      	str	r3, [r7, #20]
        break;
 8005f36:	e00a      	b.n	8005f4e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f38:	2380      	movs	r3, #128	; 0x80
 8005f3a:	021b      	lsls	r3, r3, #8
 8005f3c:	617b      	str	r3, [r7, #20]
        break;
 8005f3e:	e006      	b.n	8005f4e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005f44:	231a      	movs	r3, #26
 8005f46:	18fb      	adds	r3, r7, r3
 8005f48:	2201      	movs	r2, #1
 8005f4a:	701a      	strb	r2, [r3, #0]
        break;
 8005f4c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d100      	bne.n	8005f56 <UART_SetConfig+0x1da>
 8005f54:	e08d      	b.n	8006072 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f5a:	4b59      	ldr	r3, [pc, #356]	; (80060c0 <UART_SetConfig+0x344>)
 8005f5c:	0052      	lsls	r2, r2, #1
 8005f5e:	5ad3      	ldrh	r3, [r2, r3]
 8005f60:	0019      	movs	r1, r3
 8005f62:	6978      	ldr	r0, [r7, #20]
 8005f64:	f7fa f8d0 	bl	8000108 <__udivsi3>
 8005f68:	0003      	movs	r3, r0
 8005f6a:	005a      	lsls	r2, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	085b      	lsrs	r3, r3, #1
 8005f72:	18d2      	adds	r2, r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	0019      	movs	r1, r3
 8005f7a:	0010      	movs	r0, r2
 8005f7c:	f7fa f8c4 	bl	8000108 <__udivsi3>
 8005f80:	0003      	movs	r3, r0
 8005f82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	2b0f      	cmp	r3, #15
 8005f88:	d91c      	bls.n	8005fc4 <UART_SetConfig+0x248>
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	2380      	movs	r3, #128	; 0x80
 8005f8e:	025b      	lsls	r3, r3, #9
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d217      	bcs.n	8005fc4 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	200e      	movs	r0, #14
 8005f9a:	183b      	adds	r3, r7, r0
 8005f9c:	210f      	movs	r1, #15
 8005f9e:	438a      	bics	r2, r1
 8005fa0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	085b      	lsrs	r3, r3, #1
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	2207      	movs	r2, #7
 8005faa:	4013      	ands	r3, r2
 8005fac:	b299      	uxth	r1, r3
 8005fae:	183b      	adds	r3, r7, r0
 8005fb0:	183a      	adds	r2, r7, r0
 8005fb2:	8812      	ldrh	r2, [r2, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	183a      	adds	r2, r7, r0
 8005fbe:	8812      	ldrh	r2, [r2, #0]
 8005fc0:	60da      	str	r2, [r3, #12]
 8005fc2:	e056      	b.n	8006072 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8005fc4:	231a      	movs	r3, #26
 8005fc6:	18fb      	adds	r3, r7, r3
 8005fc8:	2201      	movs	r2, #1
 8005fca:	701a      	strb	r2, [r3, #0]
 8005fcc:	e051      	b.n	8006072 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fce:	231b      	movs	r3, #27
 8005fd0:	18fb      	adds	r3, r7, r3
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d015      	beq.n	8006004 <UART_SetConfig+0x288>
 8005fd8:	dc18      	bgt.n	800600c <UART_SetConfig+0x290>
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d00d      	beq.n	8005ffa <UART_SetConfig+0x27e>
 8005fde:	dc15      	bgt.n	800600c <UART_SetConfig+0x290>
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <UART_SetConfig+0x26e>
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d005      	beq.n	8005ff4 <UART_SetConfig+0x278>
 8005fe8:	e010      	b.n	800600c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fea:	f7fe fbb5 	bl	8004758 <HAL_RCC_GetPCLK1Freq>
 8005fee:	0003      	movs	r3, r0
 8005ff0:	617b      	str	r3, [r7, #20]
        break;
 8005ff2:	e012      	b.n	800601a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ff4:	4b31      	ldr	r3, [pc, #196]	; (80060bc <UART_SetConfig+0x340>)
 8005ff6:	617b      	str	r3, [r7, #20]
        break;
 8005ff8:	e00f      	b.n	800601a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ffa:	f7fe fb21 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 8005ffe:	0003      	movs	r3, r0
 8006000:	617b      	str	r3, [r7, #20]
        break;
 8006002:	e00a      	b.n	800601a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006004:	2380      	movs	r3, #128	; 0x80
 8006006:	021b      	lsls	r3, r3, #8
 8006008:	617b      	str	r3, [r7, #20]
        break;
 800600a:	e006      	b.n	800601a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006010:	231a      	movs	r3, #26
 8006012:	18fb      	adds	r3, r7, r3
 8006014:	2201      	movs	r2, #1
 8006016:	701a      	strb	r2, [r3, #0]
        break;
 8006018:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d028      	beq.n	8006072 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006024:	4b26      	ldr	r3, [pc, #152]	; (80060c0 <UART_SetConfig+0x344>)
 8006026:	0052      	lsls	r2, r2, #1
 8006028:	5ad3      	ldrh	r3, [r2, r3]
 800602a:	0019      	movs	r1, r3
 800602c:	6978      	ldr	r0, [r7, #20]
 800602e:	f7fa f86b 	bl	8000108 <__udivsi3>
 8006032:	0003      	movs	r3, r0
 8006034:	001a      	movs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	085b      	lsrs	r3, r3, #1
 800603c:	18d2      	adds	r2, r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	0019      	movs	r1, r3
 8006044:	0010      	movs	r0, r2
 8006046:	f7fa f85f 	bl	8000108 <__udivsi3>
 800604a:	0003      	movs	r3, r0
 800604c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	2b0f      	cmp	r3, #15
 8006052:	d90a      	bls.n	800606a <UART_SetConfig+0x2ee>
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	2380      	movs	r3, #128	; 0x80
 8006058:	025b      	lsls	r3, r3, #9
 800605a:	429a      	cmp	r2, r3
 800605c:	d205      	bcs.n	800606a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	b29a      	uxth	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60da      	str	r2, [r3, #12]
 8006068:	e003      	b.n	8006072 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800606a:	231a      	movs	r3, #26
 800606c:	18fb      	adds	r3, r7, r3
 800606e:	2201      	movs	r2, #1
 8006070:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	226a      	movs	r2, #106	; 0x6a
 8006076:	2101      	movs	r1, #1
 8006078:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2268      	movs	r2, #104	; 0x68
 800607e:	2101      	movs	r1, #1
 8006080:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800608e:	231a      	movs	r3, #26
 8006090:	18fb      	adds	r3, r7, r3
 8006092:	781b      	ldrb	r3, [r3, #0]
}
 8006094:	0018      	movs	r0, r3
 8006096:	46bd      	mov	sp, r7
 8006098:	b008      	add	sp, #32
 800609a:	bd80      	pop	{r7, pc}
 800609c:	cfff69f3 	.word	0xcfff69f3
 80060a0:	ffffcfff 	.word	0xffffcfff
 80060a4:	11fff4ff 	.word	0x11fff4ff
 80060a8:	40013800 	.word	0x40013800
 80060ac:	40021000 	.word	0x40021000
 80060b0:	40004400 	.word	0x40004400
 80060b4:	40004800 	.word	0x40004800
 80060b8:	40004c00 	.word	0x40004c00
 80060bc:	00f42400 	.word	0x00f42400
 80060c0:	08009ddc 	.word	0x08009ddc

080060c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	2201      	movs	r2, #1
 80060d2:	4013      	ands	r3, r2
 80060d4:	d00b      	beq.n	80060ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	4a4a      	ldr	r2, [pc, #296]	; (8006208 <UART_AdvFeatureConfig+0x144>)
 80060de:	4013      	ands	r3, r2
 80060e0:	0019      	movs	r1, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f2:	2202      	movs	r2, #2
 80060f4:	4013      	ands	r3, r2
 80060f6:	d00b      	beq.n	8006110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	4a43      	ldr	r2, [pc, #268]	; (800620c <UART_AdvFeatureConfig+0x148>)
 8006100:	4013      	ands	r3, r2
 8006102:	0019      	movs	r1, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	430a      	orrs	r2, r1
 800610e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006114:	2204      	movs	r2, #4
 8006116:	4013      	ands	r3, r2
 8006118:	d00b      	beq.n	8006132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	4a3b      	ldr	r2, [pc, #236]	; (8006210 <UART_AdvFeatureConfig+0x14c>)
 8006122:	4013      	ands	r3, r2
 8006124:	0019      	movs	r1, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006136:	2208      	movs	r2, #8
 8006138:	4013      	ands	r3, r2
 800613a:	d00b      	beq.n	8006154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	4a34      	ldr	r2, [pc, #208]	; (8006214 <UART_AdvFeatureConfig+0x150>)
 8006144:	4013      	ands	r3, r2
 8006146:	0019      	movs	r1, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006158:	2210      	movs	r2, #16
 800615a:	4013      	ands	r3, r2
 800615c:	d00b      	beq.n	8006176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	4a2c      	ldr	r2, [pc, #176]	; (8006218 <UART_AdvFeatureConfig+0x154>)
 8006166:	4013      	ands	r3, r2
 8006168:	0019      	movs	r1, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617a:	2220      	movs	r2, #32
 800617c:	4013      	ands	r3, r2
 800617e:	d00b      	beq.n	8006198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	4a25      	ldr	r2, [pc, #148]	; (800621c <UART_AdvFeatureConfig+0x158>)
 8006188:	4013      	ands	r3, r2
 800618a:	0019      	movs	r1, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	430a      	orrs	r2, r1
 8006196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619c:	2240      	movs	r2, #64	; 0x40
 800619e:	4013      	ands	r3, r2
 80061a0:	d01d      	beq.n	80061de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	4a1d      	ldr	r2, [pc, #116]	; (8006220 <UART_AdvFeatureConfig+0x15c>)
 80061aa:	4013      	ands	r3, r2
 80061ac:	0019      	movs	r1, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061be:	2380      	movs	r3, #128	; 0x80
 80061c0:	035b      	lsls	r3, r3, #13
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d10b      	bne.n	80061de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	4a15      	ldr	r2, [pc, #84]	; (8006224 <UART_AdvFeatureConfig+0x160>)
 80061ce:	4013      	ands	r3, r2
 80061d0:	0019      	movs	r1, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e2:	2280      	movs	r2, #128	; 0x80
 80061e4:	4013      	ands	r3, r2
 80061e6:	d00b      	beq.n	8006200 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	4a0e      	ldr	r2, [pc, #56]	; (8006228 <UART_AdvFeatureConfig+0x164>)
 80061f0:	4013      	ands	r3, r2
 80061f2:	0019      	movs	r1, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	605a      	str	r2, [r3, #4]
  }
}
 8006200:	46c0      	nop			; (mov r8, r8)
 8006202:	46bd      	mov	sp, r7
 8006204:	b002      	add	sp, #8
 8006206:	bd80      	pop	{r7, pc}
 8006208:	fffdffff 	.word	0xfffdffff
 800620c:	fffeffff 	.word	0xfffeffff
 8006210:	fffbffff 	.word	0xfffbffff
 8006214:	ffff7fff 	.word	0xffff7fff
 8006218:	ffffefff 	.word	0xffffefff
 800621c:	ffffdfff 	.word	0xffffdfff
 8006220:	ffefffff 	.word	0xffefffff
 8006224:	ff9fffff 	.word	0xff9fffff
 8006228:	fff7ffff 	.word	0xfff7ffff

0800622c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af02      	add	r7, sp, #8
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2290      	movs	r2, #144	; 0x90
 8006238:	2100      	movs	r1, #0
 800623a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800623c:	f7fc f83e 	bl	80022bc <HAL_GetTick>
 8006240:	0003      	movs	r3, r0
 8006242:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2208      	movs	r2, #8
 800624c:	4013      	ands	r3, r2
 800624e:	2b08      	cmp	r3, #8
 8006250:	d10c      	bne.n	800626c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2280      	movs	r2, #128	; 0x80
 8006256:	0391      	lsls	r1, r2, #14
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	4a1a      	ldr	r2, [pc, #104]	; (80062c4 <UART_CheckIdleState+0x98>)
 800625c:	9200      	str	r2, [sp, #0]
 800625e:	2200      	movs	r2, #0
 8006260:	f000 f832 	bl	80062c8 <UART_WaitOnFlagUntilTimeout>
 8006264:	1e03      	subs	r3, r0, #0
 8006266:	d001      	beq.n	800626c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e026      	b.n	80062ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2204      	movs	r2, #4
 8006274:	4013      	ands	r3, r2
 8006276:	2b04      	cmp	r3, #4
 8006278:	d10c      	bne.n	8006294 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2280      	movs	r2, #128	; 0x80
 800627e:	03d1      	lsls	r1, r2, #15
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	4a10      	ldr	r2, [pc, #64]	; (80062c4 <UART_CheckIdleState+0x98>)
 8006284:	9200      	str	r2, [sp, #0]
 8006286:	2200      	movs	r2, #0
 8006288:	f000 f81e 	bl	80062c8 <UART_WaitOnFlagUntilTimeout>
 800628c:	1e03      	subs	r3, r0, #0
 800628e:	d001      	beq.n	8006294 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e012      	b.n	80062ba <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2288      	movs	r2, #136	; 0x88
 8006298:	2120      	movs	r1, #32
 800629a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	228c      	movs	r2, #140	; 0x8c
 80062a0:	2120      	movs	r1, #32
 80062a2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2284      	movs	r2, #132	; 0x84
 80062b4:	2100      	movs	r1, #0
 80062b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	0018      	movs	r0, r3
 80062bc:	46bd      	mov	sp, r7
 80062be:	b004      	add	sp, #16
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	46c0      	nop			; (mov r8, r8)
 80062c4:	01ffffff 	.word	0x01ffffff

080062c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b094      	sub	sp, #80	; 0x50
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	603b      	str	r3, [r7, #0]
 80062d4:	1dfb      	adds	r3, r7, #7
 80062d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d8:	e0a7      	b.n	800642a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062dc:	3301      	adds	r3, #1
 80062de:	d100      	bne.n	80062e2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80062e0:	e0a3      	b.n	800642a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062e2:	f7fb ffeb 	bl	80022bc <HAL_GetTick>
 80062e6:	0002      	movs	r2, r0
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d302      	bcc.n	80062f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80062f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d13f      	bne.n	8006378 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062f8:	f3ef 8310 	mrs	r3, PRIMASK
 80062fc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80062fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006300:	647b      	str	r3, [r7, #68]	; 0x44
 8006302:	2301      	movs	r3, #1
 8006304:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	f383 8810 	msr	PRIMASK, r3
}
 800630c:	46c0      	nop			; (mov r8, r8)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	494e      	ldr	r1, [pc, #312]	; (8006454 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800631a:	400a      	ands	r2, r1
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006320:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006324:	f383 8810 	msr	PRIMASK, r3
}
 8006328:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800632a:	f3ef 8310 	mrs	r3, PRIMASK
 800632e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006332:	643b      	str	r3, [r7, #64]	; 0x40
 8006334:	2301      	movs	r3, #1
 8006336:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800633a:	f383 8810 	msr	PRIMASK, r3
}
 800633e:	46c0      	nop			; (mov r8, r8)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689a      	ldr	r2, [r3, #8]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2101      	movs	r1, #1
 800634c:	438a      	bics	r2, r1
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006352:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006356:	f383 8810 	msr	PRIMASK, r3
}
 800635a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2288      	movs	r2, #136	; 0x88
 8006360:	2120      	movs	r1, #32
 8006362:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	228c      	movs	r2, #140	; 0x8c
 8006368:	2120      	movs	r1, #32
 800636a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2284      	movs	r2, #132	; 0x84
 8006370:	2100      	movs	r1, #0
 8006372:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e069      	b.n	800644c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2204      	movs	r2, #4
 8006380:	4013      	ands	r3, r2
 8006382:	d052      	beq.n	800642a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	69da      	ldr	r2, [r3, #28]
 800638a:	2380      	movs	r3, #128	; 0x80
 800638c:	011b      	lsls	r3, r3, #4
 800638e:	401a      	ands	r2, r3
 8006390:	2380      	movs	r3, #128	; 0x80
 8006392:	011b      	lsls	r3, r3, #4
 8006394:	429a      	cmp	r2, r3
 8006396:	d148      	bne.n	800642a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2280      	movs	r2, #128	; 0x80
 800639e:	0112      	lsls	r2, r2, #4
 80063a0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063a2:	f3ef 8310 	mrs	r3, PRIMASK
 80063a6:	613b      	str	r3, [r7, #16]
  return(result);
 80063a8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80063aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063ac:	2301      	movs	r3, #1
 80063ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f383 8810 	msr	PRIMASK, r3
}
 80063b6:	46c0      	nop			; (mov r8, r8)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4924      	ldr	r1, [pc, #144]	; (8006454 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80063c4:	400a      	ands	r2, r1
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	f383 8810 	msr	PRIMASK, r3
}
 80063d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063d4:	f3ef 8310 	mrs	r3, PRIMASK
 80063d8:	61fb      	str	r3, [r7, #28]
  return(result);
 80063da:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80063de:	2301      	movs	r3, #1
 80063e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	f383 8810 	msr	PRIMASK, r3
}
 80063e8:	46c0      	nop			; (mov r8, r8)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2101      	movs	r1, #1
 80063f6:	438a      	bics	r2, r1
 80063f8:	609a      	str	r2, [r3, #8]
 80063fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063fc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006400:	f383 8810 	msr	PRIMASK, r3
}
 8006404:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2288      	movs	r2, #136	; 0x88
 800640a:	2120      	movs	r1, #32
 800640c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	228c      	movs	r2, #140	; 0x8c
 8006412:	2120      	movs	r1, #32
 8006414:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2290      	movs	r2, #144	; 0x90
 800641a:	2120      	movs	r1, #32
 800641c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2284      	movs	r2, #132	; 0x84
 8006422:	2100      	movs	r1, #0
 8006424:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e010      	b.n	800644c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	69db      	ldr	r3, [r3, #28]
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	4013      	ands	r3, r2
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	425a      	negs	r2, r3
 800643a:	4153      	adcs	r3, r2
 800643c:	b2db      	uxtb	r3, r3
 800643e:	001a      	movs	r2, r3
 8006440:	1dfb      	adds	r3, r7, #7
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	429a      	cmp	r2, r3
 8006446:	d100      	bne.n	800644a <UART_WaitOnFlagUntilTimeout+0x182>
 8006448:	e747      	b.n	80062da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	0018      	movs	r0, r3
 800644e:	46bd      	mov	sp, r7
 8006450:	b014      	add	sp, #80	; 0x50
 8006452:	bd80      	pop	{r7, pc}
 8006454:	fffffe5f 	.word	0xfffffe5f

08006458 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2284      	movs	r2, #132	; 0x84
 8006464:	5c9b      	ldrb	r3, [r3, r2]
 8006466:	2b01      	cmp	r3, #1
 8006468:	d101      	bne.n	800646e <HAL_UARTEx_DisableFifoMode+0x16>
 800646a:	2302      	movs	r3, #2
 800646c:	e027      	b.n	80064be <HAL_UARTEx_DisableFifoMode+0x66>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2284      	movs	r2, #132	; 0x84
 8006472:	2101      	movs	r1, #1
 8006474:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2288      	movs	r2, #136	; 0x88
 800647a:	2124      	movs	r1, #36	; 0x24
 800647c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2101      	movs	r1, #1
 8006492:	438a      	bics	r2, r1
 8006494:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4a0b      	ldr	r2, [pc, #44]	; (80064c8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800649a:	4013      	ands	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2288      	movs	r2, #136	; 0x88
 80064b0:	2120      	movs	r1, #32
 80064b2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2284      	movs	r2, #132	; 0x84
 80064b8:	2100      	movs	r1, #0
 80064ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	0018      	movs	r0, r3
 80064c0:	46bd      	mov	sp, r7
 80064c2:	b004      	add	sp, #16
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	46c0      	nop			; (mov r8, r8)
 80064c8:	dfffffff 	.word	0xdfffffff

080064cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2284      	movs	r2, #132	; 0x84
 80064da:	5c9b      	ldrb	r3, [r3, r2]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064e0:	2302      	movs	r3, #2
 80064e2:	e02e      	b.n	8006542 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2284      	movs	r2, #132	; 0x84
 80064e8:	2101      	movs	r1, #1
 80064ea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2288      	movs	r2, #136	; 0x88
 80064f0:	2124      	movs	r1, #36	; 0x24
 80064f2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2101      	movs	r1, #1
 8006508:	438a      	bics	r2, r1
 800650a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	00db      	lsls	r3, r3, #3
 8006514:	08d9      	lsrs	r1, r3, #3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	430a      	orrs	r2, r1
 800651e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	0018      	movs	r0, r3
 8006524:	f000 f854 	bl	80065d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2288      	movs	r2, #136	; 0x88
 8006534:	2120      	movs	r1, #32
 8006536:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2284      	movs	r2, #132	; 0x84
 800653c:	2100      	movs	r1, #0
 800653e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	0018      	movs	r0, r3
 8006544:	46bd      	mov	sp, r7
 8006546:	b004      	add	sp, #16
 8006548:	bd80      	pop	{r7, pc}
	...

0800654c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2284      	movs	r2, #132	; 0x84
 800655a:	5c9b      	ldrb	r3, [r3, r2]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006560:	2302      	movs	r3, #2
 8006562:	e02f      	b.n	80065c4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2284      	movs	r2, #132	; 0x84
 8006568:	2101      	movs	r1, #1
 800656a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2288      	movs	r2, #136	; 0x88
 8006570:	2124      	movs	r1, #36	; 0x24
 8006572:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2101      	movs	r1, #1
 8006588:	438a      	bics	r2, r1
 800658a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	4a0e      	ldr	r2, [pc, #56]	; (80065cc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006594:	4013      	ands	r3, r2
 8006596:	0019      	movs	r1, r3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	683a      	ldr	r2, [r7, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	0018      	movs	r0, r3
 80065a6:	f000 f813 	bl	80065d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68fa      	ldr	r2, [r7, #12]
 80065b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2288      	movs	r2, #136	; 0x88
 80065b6:	2120      	movs	r1, #32
 80065b8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2284      	movs	r2, #132	; 0x84
 80065be:	2100      	movs	r1, #0
 80065c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	0018      	movs	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	b004      	add	sp, #16
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	f1ffffff 	.word	0xf1ffffff

080065d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80065d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d108      	bne.n	80065f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	226a      	movs	r2, #106	; 0x6a
 80065e4:	2101      	movs	r1, #1
 80065e6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2268      	movs	r2, #104	; 0x68
 80065ec:	2101      	movs	r1, #1
 80065ee:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80065f0:	e043      	b.n	800667a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80065f2:	260f      	movs	r6, #15
 80065f4:	19bb      	adds	r3, r7, r6
 80065f6:	2208      	movs	r2, #8
 80065f8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80065fa:	200e      	movs	r0, #14
 80065fc:	183b      	adds	r3, r7, r0
 80065fe:	2208      	movs	r2, #8
 8006600:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	0e5b      	lsrs	r3, r3, #25
 800660a:	b2da      	uxtb	r2, r3
 800660c:	240d      	movs	r4, #13
 800660e:	193b      	adds	r3, r7, r4
 8006610:	2107      	movs	r1, #7
 8006612:	400a      	ands	r2, r1
 8006614:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	0f5b      	lsrs	r3, r3, #29
 800661e:	b2da      	uxtb	r2, r3
 8006620:	250c      	movs	r5, #12
 8006622:	197b      	adds	r3, r7, r5
 8006624:	2107      	movs	r1, #7
 8006626:	400a      	ands	r2, r1
 8006628:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800662a:	183b      	adds	r3, r7, r0
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	197a      	adds	r2, r7, r5
 8006630:	7812      	ldrb	r2, [r2, #0]
 8006632:	4914      	ldr	r1, [pc, #80]	; (8006684 <UARTEx_SetNbDataToProcess+0xb4>)
 8006634:	5c8a      	ldrb	r2, [r1, r2]
 8006636:	435a      	muls	r2, r3
 8006638:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800663a:	197b      	adds	r3, r7, r5
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	4a12      	ldr	r2, [pc, #72]	; (8006688 <UARTEx_SetNbDataToProcess+0xb8>)
 8006640:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006642:	0019      	movs	r1, r3
 8006644:	f7f9 fdea 	bl	800021c <__divsi3>
 8006648:	0003      	movs	r3, r0
 800664a:	b299      	uxth	r1, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	226a      	movs	r2, #106	; 0x6a
 8006650:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006652:	19bb      	adds	r3, r7, r6
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	193a      	adds	r2, r7, r4
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	490a      	ldr	r1, [pc, #40]	; (8006684 <UARTEx_SetNbDataToProcess+0xb4>)
 800665c:	5c8a      	ldrb	r2, [r1, r2]
 800665e:	435a      	muls	r2, r3
 8006660:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006662:	193b      	adds	r3, r7, r4
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	4a08      	ldr	r2, [pc, #32]	; (8006688 <UARTEx_SetNbDataToProcess+0xb8>)
 8006668:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800666a:	0019      	movs	r1, r3
 800666c:	f7f9 fdd6 	bl	800021c <__divsi3>
 8006670:	0003      	movs	r3, r0
 8006672:	b299      	uxth	r1, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2268      	movs	r2, #104	; 0x68
 8006678:	5299      	strh	r1, [r3, r2]
}
 800667a:	46c0      	nop			; (mov r8, r8)
 800667c:	46bd      	mov	sp, r7
 800667e:	b005      	add	sp, #20
 8006680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006682:	46c0      	nop			; (mov r8, r8)
 8006684:	08009df4 	.word	0x08009df4
 8006688:	08009dfc 	.word	0x08009dfc

0800668c <__NVIC_SetPriority>:
{
 800668c:	b590      	push	{r4, r7, lr}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	0002      	movs	r2, r0
 8006694:	6039      	str	r1, [r7, #0]
 8006696:	1dfb      	adds	r3, r7, #7
 8006698:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800669a:	1dfb      	adds	r3, r7, #7
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	2b7f      	cmp	r3, #127	; 0x7f
 80066a0:	d828      	bhi.n	80066f4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066a2:	4a2f      	ldr	r2, [pc, #188]	; (8006760 <__NVIC_SetPriority+0xd4>)
 80066a4:	1dfb      	adds	r3, r7, #7
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	b25b      	sxtb	r3, r3
 80066aa:	089b      	lsrs	r3, r3, #2
 80066ac:	33c0      	adds	r3, #192	; 0xc0
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	589b      	ldr	r3, [r3, r2]
 80066b2:	1dfa      	adds	r2, r7, #7
 80066b4:	7812      	ldrb	r2, [r2, #0]
 80066b6:	0011      	movs	r1, r2
 80066b8:	2203      	movs	r2, #3
 80066ba:	400a      	ands	r2, r1
 80066bc:	00d2      	lsls	r2, r2, #3
 80066be:	21ff      	movs	r1, #255	; 0xff
 80066c0:	4091      	lsls	r1, r2
 80066c2:	000a      	movs	r2, r1
 80066c4:	43d2      	mvns	r2, r2
 80066c6:	401a      	ands	r2, r3
 80066c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	019b      	lsls	r3, r3, #6
 80066ce:	22ff      	movs	r2, #255	; 0xff
 80066d0:	401a      	ands	r2, r3
 80066d2:	1dfb      	adds	r3, r7, #7
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	0018      	movs	r0, r3
 80066d8:	2303      	movs	r3, #3
 80066da:	4003      	ands	r3, r0
 80066dc:	00db      	lsls	r3, r3, #3
 80066de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066e0:	481f      	ldr	r0, [pc, #124]	; (8006760 <__NVIC_SetPriority+0xd4>)
 80066e2:	1dfb      	adds	r3, r7, #7
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	089b      	lsrs	r3, r3, #2
 80066ea:	430a      	orrs	r2, r1
 80066ec:	33c0      	adds	r3, #192	; 0xc0
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	501a      	str	r2, [r3, r0]
}
 80066f2:	e031      	b.n	8006758 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80066f4:	4a1b      	ldr	r2, [pc, #108]	; (8006764 <__NVIC_SetPriority+0xd8>)
 80066f6:	1dfb      	adds	r3, r7, #7
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	0019      	movs	r1, r3
 80066fc:	230f      	movs	r3, #15
 80066fe:	400b      	ands	r3, r1
 8006700:	3b08      	subs	r3, #8
 8006702:	089b      	lsrs	r3, r3, #2
 8006704:	3306      	adds	r3, #6
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	18d3      	adds	r3, r2, r3
 800670a:	3304      	adds	r3, #4
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	1dfa      	adds	r2, r7, #7
 8006710:	7812      	ldrb	r2, [r2, #0]
 8006712:	0011      	movs	r1, r2
 8006714:	2203      	movs	r2, #3
 8006716:	400a      	ands	r2, r1
 8006718:	00d2      	lsls	r2, r2, #3
 800671a:	21ff      	movs	r1, #255	; 0xff
 800671c:	4091      	lsls	r1, r2
 800671e:	000a      	movs	r2, r1
 8006720:	43d2      	mvns	r2, r2
 8006722:	401a      	ands	r2, r3
 8006724:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	019b      	lsls	r3, r3, #6
 800672a:	22ff      	movs	r2, #255	; 0xff
 800672c:	401a      	ands	r2, r3
 800672e:	1dfb      	adds	r3, r7, #7
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	0018      	movs	r0, r3
 8006734:	2303      	movs	r3, #3
 8006736:	4003      	ands	r3, r0
 8006738:	00db      	lsls	r3, r3, #3
 800673a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800673c:	4809      	ldr	r0, [pc, #36]	; (8006764 <__NVIC_SetPriority+0xd8>)
 800673e:	1dfb      	adds	r3, r7, #7
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	001c      	movs	r4, r3
 8006744:	230f      	movs	r3, #15
 8006746:	4023      	ands	r3, r4
 8006748:	3b08      	subs	r3, #8
 800674a:	089b      	lsrs	r3, r3, #2
 800674c:	430a      	orrs	r2, r1
 800674e:	3306      	adds	r3, #6
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	18c3      	adds	r3, r0, r3
 8006754:	3304      	adds	r3, #4
 8006756:	601a      	str	r2, [r3, #0]
}
 8006758:	46c0      	nop			; (mov r8, r8)
 800675a:	46bd      	mov	sp, r7
 800675c:	b003      	add	sp, #12
 800675e:	bd90      	pop	{r4, r7, pc}
 8006760:	e000e100 	.word	0xe000e100
 8006764:	e000ed00 	.word	0xe000ed00

08006768 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006768:	b580      	push	{r7, lr}
 800676a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800676c:	4b05      	ldr	r3, [pc, #20]	; (8006784 <SysTick_Handler+0x1c>)
 800676e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006770:	f001 fec8 	bl	8008504 <xTaskGetSchedulerState>
 8006774:	0003      	movs	r3, r0
 8006776:	2b01      	cmp	r3, #1
 8006778:	d001      	beq.n	800677e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800677a:	f002 fbd5 	bl	8008f28 <xPortSysTickHandler>
  }
}
 800677e:	46c0      	nop			; (mov r8, r8)
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	e000e010 	.word	0xe000e010

08006788 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006788:	b580      	push	{r7, lr}
 800678a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800678c:	2305      	movs	r3, #5
 800678e:	425b      	negs	r3, r3
 8006790:	2100      	movs	r1, #0
 8006792:	0018      	movs	r0, r3
 8006794:	f7ff ff7a 	bl	800668c <__NVIC_SetPriority>
#endif
}
 8006798:	46c0      	nop			; (mov r8, r8)
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067a6:	f3ef 8305 	mrs	r3, IPSR
 80067aa:	603b      	str	r3, [r7, #0]
  return(result);
 80067ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80067b2:	2306      	movs	r3, #6
 80067b4:	425b      	negs	r3, r3
 80067b6:	607b      	str	r3, [r7, #4]
 80067b8:	e00c      	b.n	80067d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80067ba:	4b09      	ldr	r3, [pc, #36]	; (80067e0 <osKernelInitialize+0x40>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d105      	bne.n	80067ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80067c2:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <osKernelInitialize+0x40>)
 80067c4:	2201      	movs	r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80067c8:	2300      	movs	r3, #0
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	e002      	b.n	80067d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80067ce:	2301      	movs	r3, #1
 80067d0:	425b      	negs	r3, r3
 80067d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067d4:	687b      	ldr	r3, [r7, #4]
}
 80067d6:	0018      	movs	r0, r3
 80067d8:	46bd      	mov	sp, r7
 80067da:	b002      	add	sp, #8
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	46c0      	nop			; (mov r8, r8)
 80067e0:	20000364 	.word	0x20000364

080067e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ea:	f3ef 8305 	mrs	r3, IPSR
 80067ee:	603b      	str	r3, [r7, #0]
  return(result);
 80067f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80067f6:	2306      	movs	r3, #6
 80067f8:	425b      	negs	r3, r3
 80067fa:	607b      	str	r3, [r7, #4]
 80067fc:	e010      	b.n	8006820 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80067fe:	4b0b      	ldr	r3, [pc, #44]	; (800682c <osKernelStart+0x48>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d109      	bne.n	800681a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006806:	f7ff ffbf 	bl	8006788 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800680a:	4b08      	ldr	r3, [pc, #32]	; (800682c <osKernelStart+0x48>)
 800680c:	2202      	movs	r2, #2
 800680e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006810:	f001 fa0e 	bl	8007c30 <vTaskStartScheduler>
      stat = osOK;
 8006814:	2300      	movs	r3, #0
 8006816:	607b      	str	r3, [r7, #4]
 8006818:	e002      	b.n	8006820 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800681a:	2301      	movs	r3, #1
 800681c:	425b      	negs	r3, r3
 800681e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006820:	687b      	ldr	r3, [r7, #4]
}
 8006822:	0018      	movs	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	b002      	add	sp, #8
 8006828:	bd80      	pop	{r7, pc}
 800682a:	46c0      	nop			; (mov r8, r8)
 800682c:	20000364 	.word	0x20000364

08006830 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006830:	b5b0      	push	{r4, r5, r7, lr}
 8006832:	b08e      	sub	sp, #56	; 0x38
 8006834:	af04      	add	r7, sp, #16
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800683c:	2300      	movs	r3, #0
 800683e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006840:	f3ef 8305 	mrs	r3, IPSR
 8006844:	617b      	str	r3, [r7, #20]
  return(result);
 8006846:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006848:	2b00      	cmp	r3, #0
 800684a:	d000      	beq.n	800684e <osThreadNew+0x1e>
 800684c:	e081      	b.n	8006952 <osThreadNew+0x122>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d100      	bne.n	8006856 <osThreadNew+0x26>
 8006854:	e07d      	b.n	8006952 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8006856:	2380      	movs	r3, #128	; 0x80
 8006858:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800685a:	2318      	movs	r3, #24
 800685c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800685e:	2300      	movs	r3, #0
 8006860:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006862:	2301      	movs	r3, #1
 8006864:	425b      	negs	r3, r3
 8006866:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d044      	beq.n	80068f8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <osThreadNew+0x4c>
        name = attr->name;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d002      	beq.n	800688a <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d007      	beq.n	80068a0 <osThreadNew+0x70>
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	2b38      	cmp	r3, #56	; 0x38
 8006894:	d804      	bhi.n	80068a0 <osThreadNew+0x70>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	4013      	ands	r3, r2
 800689e:	d001      	beq.n	80068a4 <osThreadNew+0x74>
        return (NULL);
 80068a0:	2300      	movs	r3, #0
 80068a2:	e057      	b.n	8006954 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d003      	beq.n	80068b4 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	089b      	lsrs	r3, r3, #2
 80068b2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00e      	beq.n	80068da <osThreadNew+0xaa>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	2ba7      	cmp	r3, #167	; 0xa7
 80068c2:	d90a      	bls.n	80068da <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d006      	beq.n	80068da <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	695b      	ldr	r3, [r3, #20]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d002      	beq.n	80068da <osThreadNew+0xaa>
        mem = 1;
 80068d4:	2301      	movs	r3, #1
 80068d6:	61bb      	str	r3, [r7, #24]
 80068d8:	e010      	b.n	80068fc <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d10c      	bne.n	80068fc <osThreadNew+0xcc>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d108      	bne.n	80068fc <osThreadNew+0xcc>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d104      	bne.n	80068fc <osThreadNew+0xcc>
          mem = 0;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61bb      	str	r3, [r7, #24]
 80068f6:	e001      	b.n	80068fc <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d112      	bne.n	8006928 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800690a:	68bd      	ldr	r5, [r7, #8]
 800690c:	6a3c      	ldr	r4, [r7, #32]
 800690e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	9302      	str	r3, [sp, #8]
 8006914:	9201      	str	r2, [sp, #4]
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	002b      	movs	r3, r5
 800691c:	0022      	movs	r2, r4
 800691e:	f000 ffc8 	bl	80078b2 <xTaskCreateStatic>
 8006922:	0003      	movs	r3, r0
 8006924:	613b      	str	r3, [r7, #16]
 8006926:	e014      	b.n	8006952 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d111      	bne.n	8006952 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800692e:	6a3b      	ldr	r3, [r7, #32]
 8006930:	b29a      	uxth	r2, r3
 8006932:	68bc      	ldr	r4, [r7, #8]
 8006934:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	2310      	movs	r3, #16
 800693a:	18fb      	adds	r3, r7, r3
 800693c:	9301      	str	r3, [sp, #4]
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	0023      	movs	r3, r4
 8006944:	f000 fff9 	bl	800793a <xTaskCreate>
 8006948:	0003      	movs	r3, r0
 800694a:	2b01      	cmp	r3, #1
 800694c:	d001      	beq.n	8006952 <osThreadNew+0x122>
            hTask = NULL;
 800694e:	2300      	movs	r3, #0
 8006950:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006952:	693b      	ldr	r3, [r7, #16]
}
 8006954:	0018      	movs	r0, r3
 8006956:	46bd      	mov	sp, r7
 8006958:	b00a      	add	sp, #40	; 0x28
 800695a:	bdb0      	pop	{r4, r5, r7, pc}

0800695c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006964:	f3ef 8305 	mrs	r3, IPSR
 8006968:	60bb      	str	r3, [r7, #8]
  return(result);
 800696a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800696c:	2b00      	cmp	r3, #0
 800696e:	d003      	beq.n	8006978 <osDelay+0x1c>
    stat = osErrorISR;
 8006970:	2306      	movs	r3, #6
 8006972:	425b      	negs	r3, r3
 8006974:	60fb      	str	r3, [r7, #12]
 8006976:	e008      	b.n	800698a <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8006978:	2300      	movs	r3, #0
 800697a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <osDelay+0x2e>
      vTaskDelay(ticks);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	0018      	movs	r0, r3
 8006986:	f001 f92d 	bl	8007be4 <vTaskDelay>
    }
  }

  return (stat);
 800698a:	68fb      	ldr	r3, [r7, #12]
}
 800698c:	0018      	movs	r0, r3
 800698e:	46bd      	mov	sp, r7
 8006990:	b004      	add	sp, #16
 8006992:	bd80      	pop	{r7, pc}

08006994 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800699c:	2300      	movs	r3, #0
 800699e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069a0:	f3ef 8305 	mrs	r3, IPSR
 80069a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80069a6:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d12f      	bne.n	8006a0c <osEventFlagsNew+0x78>
    mem = -1;
 80069ac:	2301      	movs	r3, #1
 80069ae:	425b      	negs	r3, r3
 80069b0:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d015      	beq.n	80069e4 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d006      	beq.n	80069ce <osEventFlagsNew+0x3a>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	2b1f      	cmp	r3, #31
 80069c6:	d902      	bls.n	80069ce <osEventFlagsNew+0x3a>
        mem = 1;
 80069c8:	2301      	movs	r3, #1
 80069ca:	613b      	str	r3, [r7, #16]
 80069cc:	e00c      	b.n	80069e8 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d108      	bne.n	80069e8 <osEventFlagsNew+0x54>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d104      	bne.n	80069e8 <osEventFlagsNew+0x54>
          mem = 0;
 80069de:	2300      	movs	r3, #0
 80069e0:	613b      	str	r3, [r7, #16]
 80069e2:	e001      	b.n	80069e8 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80069e4:	2300      	movs	r3, #0
 80069e6:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d107      	bne.n	80069fe <osEventFlagsNew+0x6a>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	0018      	movs	r0, r3
 80069f4:	f000 f8e4 	bl	8006bc0 <xEventGroupCreateStatic>
 80069f8:	0003      	movs	r3, r0
 80069fa:	617b      	str	r3, [r7, #20]
 80069fc:	e006      	b.n	8006a0c <osEventFlagsNew+0x78>
      #endif
    }
    else {
      if (mem == 0) {
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d103      	bne.n	8006a0c <osEventFlagsNew+0x78>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006a04:	f000 f901 	bl	8006c0a <xEventGroupCreate>
 8006a08:	0003      	movs	r3, r0
 8006a0a:	617b      	str	r3, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006a0c:	697b      	ldr	r3, [r7, #20]
}
 8006a0e:	0018      	movs	r0, r3
 8006a10:	46bd      	mov	sp, r7
 8006a12:	b006      	add	sp, #24
 8006a14:	bd80      	pop	{r7, pc}
	...

08006a18 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <osEventFlagsSet+0x1c>
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	0e1b      	lsrs	r3, r3, #24
 8006a30:	061b      	lsls	r3, r3, #24
 8006a32:	d003      	beq.n	8006a3c <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006a34:	2304      	movs	r3, #4
 8006a36:	425b      	negs	r3, r3
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	e026      	b.n	8006a8a <osEventFlagsSet+0x72>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a3c:	f3ef 8305 	mrs	r3, IPSR
 8006a40:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a42:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d018      	beq.n	8006a7a <osEventFlagsSet+0x62>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006a4c:	2308      	movs	r3, #8
 8006a4e:	18fa      	adds	r2, r7, r3
 8006a50:	6839      	ldr	r1, [r7, #0]
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	0018      	movs	r0, r3
 8006a56:	f000 fa41 	bl	8006edc <xEventGroupSetBitsFromISR>
 8006a5a:	1e03      	subs	r3, r0, #0
 8006a5c:	d103      	bne.n	8006a66 <osEventFlagsSet+0x4e>
      rflags = (uint32_t)osErrorResource;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	425b      	negs	r3, r3
 8006a62:	617b      	str	r3, [r7, #20]
 8006a64:	e011      	b.n	8006a8a <osEventFlagsSet+0x72>
    } else {
      rflags = flags;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00c      	beq.n	8006a8a <osEventFlagsSet+0x72>
 8006a70:	4b08      	ldr	r3, [pc, #32]	; (8006a94 <osEventFlagsSet+0x7c>)
 8006a72:	2280      	movs	r2, #128	; 0x80
 8006a74:	0552      	lsls	r2, r2, #21
 8006a76:	601a      	str	r2, [r3, #0]
 8006a78:	e007      	b.n	8006a8a <osEventFlagsSet+0x72>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	0011      	movs	r1, r2
 8006a80:	0018      	movs	r0, r3
 8006a82:	f000 f983 	bl	8006d8c <xEventGroupSetBits>
 8006a86:	0003      	movs	r3, r0
 8006a88:	617b      	str	r3, [r7, #20]
  }

  return (rflags);
 8006a8a:	697b      	ldr	r3, [r7, #20]
}
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	b006      	add	sp, #24
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	e000ed04 	.word	0xe000ed04

08006a98 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8006a98:	b590      	push	{r4, r7, lr}
 8006a9a:	b08d      	sub	sp, #52	; 0x34
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <osEventFlagsWait+0x20>
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	0e1b      	lsrs	r3, r3, #24
 8006ab4:	061b      	lsls	r3, r3, #24
 8006ab6:	d003      	beq.n	8006ac0 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8006ab8:	2304      	movs	r3, #4
 8006aba:	425b      	negs	r3, r3
 8006abc:	61fb      	str	r3, [r7, #28]
 8006abe:	e049      	b.n	8006b54 <osEventFlagsWait+0xbc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ac0:	f3ef 8305 	mrs	r3, IPSR
 8006ac4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ac6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d003      	beq.n	8006ad4 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8006acc:	2306      	movs	r3, #6
 8006ace:	425b      	negs	r3, r3
 8006ad0:	61fb      	str	r3, [r7, #28]
 8006ad2:	e03f      	b.n	8006b54 <osEventFlagsWait+0xbc>
  }
  else {
    if (options & osFlagsWaitAll) {
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	4013      	ands	r3, r2
 8006ada:	d002      	beq.n	8006ae2 <osEventFlagsWait+0x4a>
      wait_all = pdTRUE;
 8006adc:	2301      	movs	r3, #1
 8006ade:	627b      	str	r3, [r7, #36]	; 0x24
 8006ae0:	e001      	b.n	8006ae6 <osEventFlagsWait+0x4e>
    } else {
      wait_all = pdFAIL;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2202      	movs	r2, #2
 8006aea:	4013      	ands	r3, r2
 8006aec:	d002      	beq.n	8006af4 <osEventFlagsWait+0x5c>
      exit_clr = pdFAIL;
 8006aee:	2300      	movs	r3, #0
 8006af0:	623b      	str	r3, [r7, #32]
 8006af2:	e001      	b.n	8006af8 <osEventFlagsWait+0x60>
    } else {
      exit_clr = pdTRUE;
 8006af4:	2301      	movs	r3, #1
 8006af6:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8006af8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006afa:	6a3a      	ldr	r2, [r7, #32]
 8006afc:	68b9      	ldr	r1, [r7, #8]
 8006afe:	69b8      	ldr	r0, [r7, #24]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	0023      	movs	r3, r4
 8006b06:	f000 f89b 	bl	8006c40 <xEventGroupWaitBits>
 8006b0a:	0003      	movs	r3, r0
 8006b0c:	61fb      	str	r3, [r7, #28]

    if (options & osFlagsWaitAll) {
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	4013      	ands	r3, r2
 8006b14:	d010      	beq.n	8006b38 <osEventFlagsWait+0xa0>
      if ((flags & rflags) != flags) {
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	69fa      	ldr	r2, [r7, #28]
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d018      	beq.n	8006b54 <osEventFlagsWait+0xbc>
        if (timeout > 0U) {
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d003      	beq.n	8006b30 <osEventFlagsWait+0x98>
          rflags = (uint32_t)osErrorTimeout;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	425b      	negs	r3, r3
 8006b2c:	61fb      	str	r3, [r7, #28]
 8006b2e:	e011      	b.n	8006b54 <osEventFlagsWait+0xbc>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006b30:	2303      	movs	r3, #3
 8006b32:	425b      	negs	r3, r3
 8006b34:	61fb      	str	r3, [r7, #28]
 8006b36:	e00d      	b.n	8006b54 <osEventFlagsWait+0xbc>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	d109      	bne.n	8006b54 <osEventFlagsWait+0xbc>
        if (timeout > 0U) {
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <osEventFlagsWait+0xb6>
          rflags = (uint32_t)osErrorTimeout;
 8006b46:	2302      	movs	r3, #2
 8006b48:	425b      	negs	r3, r3
 8006b4a:	61fb      	str	r3, [r7, #28]
 8006b4c:	e002      	b.n	8006b54 <osEventFlagsWait+0xbc>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	425b      	negs	r3, r3
 8006b52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006b54:	69fb      	ldr	r3, [r7, #28]
}
 8006b56:	0018      	movs	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	b00b      	add	sp, #44	; 0x2c
 8006b5c:	bd90      	pop	{r4, r7, pc}
	...

08006b60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4a06      	ldr	r2, [pc, #24]	; (8006b88 <vApplicationGetIdleTaskMemory+0x28>)
 8006b70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	4a05      	ldr	r2, [pc, #20]	; (8006b8c <vApplicationGetIdleTaskMemory+0x2c>)
 8006b76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2280      	movs	r2, #128	; 0x80
 8006b7c:	601a      	str	r2, [r3, #0]
}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	46bd      	mov	sp, r7
 8006b82:	b004      	add	sp, #16
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	20000368 	.word	0x20000368
 8006b8c:	20000410 	.word	0x20000410

08006b90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4a06      	ldr	r2, [pc, #24]	; (8006bb8 <vApplicationGetTimerTaskMemory+0x28>)
 8006ba0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	4a05      	ldr	r2, [pc, #20]	; (8006bbc <vApplicationGetTimerTaskMemory+0x2c>)
 8006ba6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2280      	movs	r2, #128	; 0x80
 8006bac:	0052      	lsls	r2, r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
}
 8006bb0:	46c0      	nop			; (mov r8, r8)
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	b004      	add	sp, #16
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	20000610 	.word	0x20000610
 8006bbc:	200006b8 	.word	0x200006b8

08006bc0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <xEventGroupCreateStatic+0x12>
 8006bce:	b672      	cpsid	i
 8006bd0:	e7fe      	b.n	8006bd0 <xEventGroupCreateStatic+0x10>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006bd2:	2320      	movs	r3, #32
 8006bd4:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	2b20      	cmp	r3, #32
 8006bda:	d001      	beq.n	8006be0 <xEventGroupCreateStatic+0x20>
 8006bdc:	b672      	cpsid	i
 8006bde:	e7fe      	b.n	8006bde <xEventGroupCreateStatic+0x1e>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	60fb      	str	r3, [r7, #12]

		if( pxEventBits != NULL )
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00a      	beq.n	8006c00 <xEventGroupCreateStatic+0x40>
		{
			pxEventBits->uxEventBits = 0;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f000 f987 	bl	8006f08 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006c00:	68fb      	ldr	r3, [r7, #12]
	}
 8006c02:	0018      	movs	r0, r3
 8006c04:	46bd      	mov	sp, r7
 8006c06:	b004      	add	sp, #16
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b082      	sub	sp, #8
 8006c0e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006c10:	2020      	movs	r0, #32
 8006c12:	f002 f9c5 	bl	8008fa0 <pvPortMalloc>
 8006c16:	0003      	movs	r3, r0
 8006c18:	607b      	str	r3, [r7, #4]

		if( pxEventBits != NULL )
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00a      	beq.n	8006c36 <xEventGroupCreate+0x2c>
		{
			pxEventBits->uxEventBits = 0;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	3304      	adds	r3, #4
 8006c2a:	0018      	movs	r0, r3
 8006c2c:	f000 f96c 	bl	8006f08 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8006c36:	687b      	ldr	r3, [r7, #4]
	}
 8006c38:	0018      	movs	r0, r3
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	b002      	add	sp, #8
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b08c      	sub	sp, #48	; 0x30
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
 8006c4c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	627b      	str	r3, [r7, #36]	; 0x24
EventBits_t uxReturn, uxControlBits = 0;
 8006c52:	2300      	movs	r3, #0
 8006c54:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8006c56:	2300      	movs	r3, #0
 8006c58:	623b      	str	r3, [r7, #32]

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d101      	bne.n	8006c64 <xEventGroupWaitBits+0x24>
 8006c60:	b672      	cpsid	i
 8006c62:	e7fe      	b.n	8006c62 <xEventGroupWaitBits+0x22>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	0e1b      	lsrs	r3, r3, #24
 8006c68:	061b      	lsls	r3, r3, #24
 8006c6a:	d001      	beq.n	8006c70 <xEventGroupWaitBits+0x30>
 8006c6c:	b672      	cpsid	i
 8006c6e:	e7fe      	b.n	8006c6e <xEventGroupWaitBits+0x2e>
	configASSERT( uxBitsToWaitFor != 0 );
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <xEventGroupWaitBits+0x3a>
 8006c76:	b672      	cpsid	i
 8006c78:	e7fe      	b.n	8006c78 <xEventGroupWaitBits+0x38>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c7a:	f001 fc43 	bl	8008504 <xTaskGetSchedulerState>
 8006c7e:	1e03      	subs	r3, r0, #0
 8006c80:	d102      	bne.n	8006c88 <xEventGroupWaitBits+0x48>
 8006c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <xEventGroupWaitBits+0x4c>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <xEventGroupWaitBits+0x4e>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <xEventGroupWaitBits+0x56>
 8006c92:	b672      	cpsid	i
 8006c94:	e7fe      	b.n	8006c94 <xEventGroupWaitBits+0x54>
	}
	#endif

	vTaskSuspendAll();
 8006c96:	f001 f829 	bl	8007cec <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	61fb      	str	r3, [r7, #28]

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f000 f8f8 	bl	8006e9c <prvTestWaitCondition>
 8006cac:	0003      	movs	r3, r0
 8006cae:	61bb      	str	r3, [r7, #24]

		if( xWaitConditionMet != pdFALSE )
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00e      	beq.n	8006cd4 <xEventGroupWaitBits+0x94>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
			xTicksToWait = ( TickType_t ) 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	63bb      	str	r3, [r7, #56]	; 0x38

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d02a      	beq.n	8006d1a <xEventGroupWaitBits+0xda>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	43d2      	mvns	r2, r2
 8006ccc:	401a      	ands	r2, r3
 8006cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd0:	601a      	str	r2, [r3, #0]
 8006cd2:	e022      	b.n	8006d1a <xEventGroupWaitBits+0xda>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8006cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d104      	bne.n	8006ce4 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
			xTimeoutOccurred = pdTRUE;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	623b      	str	r3, [r7, #32]
 8006ce2:	e01a      	b.n	8006d1a <xEventGroupWaitBits+0xda>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d004      	beq.n	8006cf4 <xEventGroupWaitBits+0xb4>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8006cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cec:	2280      	movs	r2, #128	; 0x80
 8006cee:	0452      	lsls	r2, r2, #17
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	62bb      	str	r3, [r7, #40]	; 0x28
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d004      	beq.n	8006d04 <xEventGroupWaitBits+0xc4>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8006cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfc:	2280      	movs	r2, #128	; 0x80
 8006cfe:	04d2      	lsls	r2, r2, #19
 8006d00:	4313      	orrs	r3, r2
 8006d02:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8006d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d06:	1d18      	adds	r0, r3, #4
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d10:	0019      	movs	r1, r3
 8006d12:	f001 f9b9 	bl	8008088 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8006d16:	2300      	movs	r3, #0
 8006d18:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8006d1a:	f000 fff3 	bl	8007d04 <xTaskResumeAll>
 8006d1e:	0003      	movs	r3, r0
 8006d20:	617b      	str	r3, [r7, #20]

	if( xTicksToWait != ( TickType_t ) 0 )
 8006d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d02c      	beq.n	8006d82 <xEventGroupWaitBits+0x142>
	{
		if( xAlreadyYielded == pdFALSE )
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <xEventGroupWaitBits+0xf2>
		{
			portYIELD_WITHIN_API();
 8006d2e:	f002 f88f 	bl	8008e50 <vPortYield>

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006d32:	f001 fc5f 	bl	80085f4 <uxTaskResetEventItemValue>
 8006d36:	0003      	movs	r3, r0
 8006d38:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006d3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d3c:	2380      	movs	r3, #128	; 0x80
 8006d3e:	049b      	lsls	r3, r3, #18
 8006d40:	4013      	ands	r3, r2
 8006d42:	d11a      	bne.n	8006d7a <xEventGroupWaitBits+0x13a>
		{
			taskENTER_CRITICAL();
 8006d44:	f002 f894 	bl	8008e70 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d54:	0018      	movs	r0, r3
 8006d56:	f000 f8a1 	bl	8006e9c <prvTestWaitCondition>
 8006d5a:	1e03      	subs	r3, r0, #0
 8006d5c:	d009      	beq.n	8006d72 <xEventGroupWaitBits+0x132>
				{
					if( xClearOnExit != pdFALSE )
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d006      	beq.n	8006d72 <xEventGroupWaitBits+0x132>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	43d2      	mvns	r2, r2
 8006d6c:	401a      	ands	r2, r3
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d70:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006d72:	2301      	movs	r3, #1
 8006d74:	623b      	str	r3, [r7, #32]
			}
			taskEXIT_CRITICAL();
 8006d76:	f002 f88d 	bl	8008e94 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7c:	021b      	lsls	r3, r3, #8
 8006d7e:	0a1b      	lsrs	r3, r3, #8
 8006d80:	62fb      	str	r3, [r7, #44]	; 0x2c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006d84:	0018      	movs	r0, r3
 8006d86:	46bd      	mov	sp, r7
 8006d88:	b00c      	add	sp, #48	; 0x30
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08c      	sub	sp, #48	; 0x30
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006d96:	2300      	movs	r3, #0
 8006d98:	62bb      	str	r3, [r7, #40]	; 0x28
EventGroup_t *pxEventBits = xEventGroup;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	623b      	str	r3, [r7, #32]
BaseType_t xMatchFound = pdFALSE;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <xEventGroupSetBits+0x20>
 8006da8:	b672      	cpsid	i
 8006daa:	e7fe      	b.n	8006daa <xEventGroupSetBits+0x1e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	0e1b      	lsrs	r3, r3, #24
 8006db0:	061b      	lsls	r3, r3, #24
 8006db2:	d001      	beq.n	8006db8 <xEventGroupSetBits+0x2c>
 8006db4:	b672      	cpsid	i
 8006db6:	e7fe      	b.n	8006db6 <xEventGroupSetBits+0x2a>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006db8:	6a3b      	ldr	r3, [r7, #32]
 8006dba:	3304      	adds	r3, #4
 8006dbc:	61fb      	str	r3, [r7, #28]
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	3308      	adds	r3, #8
 8006dc2:	61bb      	str	r3, [r7, #24]
	vTaskSuspendAll();
 8006dc4:	f000 ff92 	bl	8007cec <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8006dce:	6a3b      	ldr	r3, [r7, #32]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8006dda:	e03d      	b.n	8006e58 <xEventGroupSetBits+0xcc>
		{
			pxNext = listGET_NEXT( pxListItem );
 8006ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	613b      	str	r3, [r7, #16]
			xMatchFound = pdFALSE;
 8006de8:	2300      	movs	r3, #0
 8006dea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	0e1b      	lsrs	r3, r3, #24
 8006df0:	061b      	lsls	r3, r3, #24
 8006df2:	60fb      	str	r3, [r7, #12]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	021b      	lsls	r3, r3, #8
 8006df8:	0a1b      	lsrs	r3, r3, #8
 8006dfa:	613b      	str	r3, [r7, #16]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	2380      	movs	r3, #128	; 0x80
 8006e00:	04db      	lsls	r3, r3, #19
 8006e02:	4013      	ands	r3, r2
 8006e04:	d107      	bne.n	8006e16 <xEventGroupSetBits+0x8a>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	d00b      	beq.n	8006e28 <xEventGroupSetBits+0x9c>
				{
					xMatchFound = pdTRUE;
 8006e10:	2301      	movs	r3, #1
 8006e12:	627b      	str	r3, [r7, #36]	; 0x24
 8006e14:	e008      	b.n	8006e28 <xEventGroupSetBits+0x9c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d101      	bne.n	8006e28 <xEventGroupSetBits+0x9c>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006e24:	2301      	movs	r3, #1
 8006e26:	627b      	str	r3, [r7, #36]	; 0x24
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d012      	beq.n	8006e54 <xEventGroupSetBits+0xc8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	2380      	movs	r3, #128	; 0x80
 8006e32:	045b      	lsls	r3, r3, #17
 8006e34:	4013      	ands	r3, r2
 8006e36:	d003      	beq.n	8006e40 <xEventGroupSetBits+0xb4>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006e38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	62bb      	str	r3, [r7, #40]	; 0x28
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006e40:	6a3b      	ldr	r3, [r7, #32]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2280      	movs	r2, #128	; 0x80
 8006e46:	0492      	lsls	r2, r2, #18
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e4c:	0011      	movs	r1, r2
 8006e4e:	0018      	movs	r0, r3
 8006e50:	f001 f9ca 	bl	80081e8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	62fb      	str	r3, [r7, #44]	; 0x2c
		while( pxListItem != pxListEnd )
 8006e58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d1bd      	bne.n	8006ddc <xEventGroupSetBits+0x50>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e66:	43d2      	mvns	r2, r2
 8006e68:	401a      	ands	r2, r3
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006e6e:	f000 ff49 	bl	8007d04 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006e72:	6a3b      	ldr	r3, [r7, #32]
 8006e74:	681b      	ldr	r3, [r3, #0]
}
 8006e76:	0018      	movs	r0, r3
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	b00c      	add	sp, #48	; 0x30
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b082      	sub	sp, #8
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
 8006e86:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006e88:	683a      	ldr	r2, [r7, #0]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	0011      	movs	r1, r2
 8006e8e:	0018      	movs	r0, r3
 8006e90:	f7ff ff7c 	bl	8006d8c <xEventGroupSetBits>
}
 8006e94:	46c0      	nop			; (mov r8, r8)
 8006e96:	46bd      	mov	sp, r7
 8006e98:	b002      	add	sp, #8
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d106      	bne.n	8006ec0 <prvTestWaitCondition+0x24>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	d00a      	beq.n	8006ed0 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	e007      	b.n	8006ed0 <prvTestWaitCondition+0x34>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d101      	bne.n	8006ed0 <prvTestWaitCondition+0x34>
		{
			xWaitConditionMet = pdTRUE;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006ed0:	697b      	ldr	r3, [r7, #20]
}
 8006ed2:	0018      	movs	r0, r3
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	b006      	add	sp, #24
 8006ed8:	bd80      	pop	{r7, pc}
	...

08006edc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b086      	sub	sp, #24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	68f9      	ldr	r1, [r7, #12]
 8006eee:	4805      	ldr	r0, [pc, #20]	; (8006f04 <xEventGroupSetBitsFromISR+0x28>)
 8006ef0:	f001 fefc 	bl	8008cec <xTimerPendFunctionCallFromISR>
 8006ef4:	0003      	movs	r3, r0
 8006ef6:	617b      	str	r3, [r7, #20]

		return xReturn;
 8006ef8:	697b      	ldr	r3, [r7, #20]
	}
 8006efa:	0018      	movs	r0, r3
 8006efc:	46bd      	mov	sp, r7
 8006efe:	b006      	add	sp, #24
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	46c0      	nop			; (mov r8, r8)
 8006f04:	08006e7f 	.word	0x08006e7f

08006f08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	3308      	adds	r3, #8
 8006f14:	001a      	movs	r2, r3
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	4252      	negs	r2, r2
 8006f20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	3308      	adds	r3, #8
 8006f26:	001a      	movs	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	3308      	adds	r3, #8
 8006f30:	001a      	movs	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006f3c:	46c0      	nop			; (mov r8, r8)
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	b002      	add	sp, #8
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006f52:	46c0      	nop			; (mov r8, r8)
 8006f54:	46bd      	mov	sp, r7
 8006f56:	b002      	add	sp, #8
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b084      	sub	sp, #16
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	689a      	ldr	r2, [r3, #8]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	683a      	ldr	r2, [r7, #0]
 8006f7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	683a      	ldr	r2, [r7, #0]
 8006f84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	1c5a      	adds	r2, r3, #1
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	601a      	str	r2, [r3, #0]
}
 8006f96:	46c0      	nop			; (mov r8, r8)
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	b004      	add	sp, #16
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
 8006fa6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	d103      	bne.n	8006fbc <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	60fb      	str	r3, [r7, #12]
 8006fba:	e00c      	b.n	8006fd6 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	3308      	adds	r3, #8
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	e002      	b.n	8006fca <vListInsert+0x2c>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d2f6      	bcs.n	8006fc4 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685a      	ldr	r2, [r3, #4]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	1c5a      	adds	r2, r3, #1
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	601a      	str	r2, [r3, #0]
}
 8007002:	46c0      	nop			; (mov r8, r8)
 8007004:	46bd      	mov	sp, r7
 8007006:	b004      	add	sp, #16
 8007008:	bd80      	pop	{r7, pc}

0800700a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	6892      	ldr	r2, [r2, #8]
 8007020:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	6852      	ldr	r2, [r2, #4]
 800702a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	429a      	cmp	r2, r3
 8007034:	d103      	bne.n	800703e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	689a      	ldr	r2, [r3, #8]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	1e5a      	subs	r2, r3, #1
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
}
 8007052:	0018      	movs	r0, r3
 8007054:	46bd      	mov	sp, r7
 8007056:	b004      	add	sp, #16
 8007058:	bd80      	pop	{r7, pc}

0800705a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b084      	sub	sp, #16
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
 8007062:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d101      	bne.n	8007072 <xQueueGenericReset+0x18>
 800706e:	b672      	cpsid	i
 8007070:	e7fe      	b.n	8007070 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8007072:	f001 fefd 	bl	8008e70 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007082:	434b      	muls	r3, r1
 8007084:	18d2      	adds	r2, r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a0:	1e59      	subs	r1, r3, #1
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	434b      	muls	r3, r1
 80070a8:	18d2      	adds	r2, r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2244      	movs	r2, #68	; 0x44
 80070b2:	21ff      	movs	r1, #255	; 0xff
 80070b4:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2245      	movs	r2, #69	; 0x45
 80070ba:	21ff      	movs	r1, #255	; 0xff
 80070bc:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10d      	bne.n	80070e0 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d013      	beq.n	80070f4 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3310      	adds	r3, #16
 80070d0:	0018      	movs	r0, r3
 80070d2:	f001 f82d 	bl	8008130 <xTaskRemoveFromEventList>
 80070d6:	1e03      	subs	r3, r0, #0
 80070d8:	d00c      	beq.n	80070f4 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80070da:	f001 feb9 	bl	8008e50 <vPortYield>
 80070de:	e009      	b.n	80070f4 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	3310      	adds	r3, #16
 80070e4:	0018      	movs	r0, r3
 80070e6:	f7ff ff0f 	bl	8006f08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	3324      	adds	r3, #36	; 0x24
 80070ee:	0018      	movs	r0, r3
 80070f0:	f7ff ff0a 	bl	8006f08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070f4:	f001 fece 	bl	8008e94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070f8:	2301      	movs	r3, #1
}
 80070fa:	0018      	movs	r0, r3
 80070fc:	46bd      	mov	sp, r7
 80070fe:	b004      	add	sp, #16
 8007100:	bd80      	pop	{r7, pc}

08007102 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007102:	b590      	push	{r4, r7, lr}
 8007104:	b089      	sub	sp, #36	; 0x24
 8007106:	af02      	add	r7, sp, #8
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <xQueueGenericCreateStatic+0x18>
 8007116:	b672      	cpsid	i
 8007118:	e7fe      	b.n	8007118 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d101      	bne.n	8007124 <xQueueGenericCreateStatic+0x22>
 8007120:	b672      	cpsid	i
 8007122:	e7fe      	b.n	8007122 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <xQueueGenericCreateStatic+0x2e>
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <xQueueGenericCreateStatic+0x32>
 8007130:	2301      	movs	r3, #1
 8007132:	e000      	b.n	8007136 <xQueueGenericCreateStatic+0x34>
 8007134:	2300      	movs	r3, #0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <xQueueGenericCreateStatic+0x3c>
 800713a:	b672      	cpsid	i
 800713c:	e7fe      	b.n	800713c <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d102      	bne.n	800714a <xQueueGenericCreateStatic+0x48>
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d101      	bne.n	800714e <xQueueGenericCreateStatic+0x4c>
 800714a:	2301      	movs	r3, #1
 800714c:	e000      	b.n	8007150 <xQueueGenericCreateStatic+0x4e>
 800714e:	2300      	movs	r3, #0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <xQueueGenericCreateStatic+0x56>
 8007154:	b672      	cpsid	i
 8007156:	e7fe      	b.n	8007156 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007158:	2350      	movs	r3, #80	; 0x50
 800715a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b50      	cmp	r3, #80	; 0x50
 8007160:	d001      	beq.n	8007166 <xQueueGenericCreateStatic+0x64>
 8007162:	b672      	cpsid	i
 8007164:	e7fe      	b.n	8007164 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007166:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00e      	beq.n	8007190 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2246      	movs	r2, #70	; 0x46
 8007176:	2101      	movs	r1, #1
 8007178:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800717a:	2328      	movs	r3, #40	; 0x28
 800717c:	18fb      	adds	r3, r7, r3
 800717e:	781c      	ldrb	r4, [r3, #0]
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	68b9      	ldr	r1, [r7, #8]
 8007184:	68f8      	ldr	r0, [r7, #12]
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	0023      	movs	r3, r4
 800718c:	f000 f805 	bl	800719a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007190:	697b      	ldr	r3, [r7, #20]
	}
 8007192:	0018      	movs	r0, r3
 8007194:	46bd      	mov	sp, r7
 8007196:	b007      	add	sp, #28
 8007198:	bd90      	pop	{r4, r7, pc}

0800719a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b084      	sub	sp, #16
 800719e:	af00      	add	r7, sp, #0
 80071a0:	60f8      	str	r0, [r7, #12]
 80071a2:	60b9      	str	r1, [r7, #8]
 80071a4:	607a      	str	r2, [r7, #4]
 80071a6:	001a      	movs	r2, r3
 80071a8:	1cfb      	adds	r3, r7, #3
 80071aa:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d103      	bne.n	80071ba <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	69ba      	ldr	r2, [r7, #24]
 80071b6:	601a      	str	r2, [r3, #0]
 80071b8:	e002      	b.n	80071c0 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	2101      	movs	r1, #1
 80071d0:	0018      	movs	r0, r3
 80071d2:	f7ff ff42 	bl	800705a <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	1cfa      	adds	r2, r7, #3
 80071da:	214c      	movs	r1, #76	; 0x4c
 80071dc:	7812      	ldrb	r2, [r2, #0]
 80071de:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80071e0:	46c0      	nop			; (mov r8, r8)
 80071e2:	46bd      	mov	sp, r7
 80071e4:	b004      	add	sp, #16
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b08a      	sub	sp, #40	; 0x28
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80071f6:	2300      	movs	r3, #0
 80071f8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <xQueueGenericSend+0x20>
 8007204:	b672      	cpsid	i
 8007206:	e7fe      	b.n	8007206 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d103      	bne.n	8007216 <xQueueGenericSend+0x2e>
 800720e:	6a3b      	ldr	r3, [r7, #32]
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	2b00      	cmp	r3, #0
 8007214:	d101      	bne.n	800721a <xQueueGenericSend+0x32>
 8007216:	2301      	movs	r3, #1
 8007218:	e000      	b.n	800721c <xQueueGenericSend+0x34>
 800721a:	2300      	movs	r3, #0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <xQueueGenericSend+0x3c>
 8007220:	b672      	cpsid	i
 8007222:	e7fe      	b.n	8007222 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	2b02      	cmp	r3, #2
 8007228:	d103      	bne.n	8007232 <xQueueGenericSend+0x4a>
 800722a:	6a3b      	ldr	r3, [r7, #32]
 800722c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800722e:	2b01      	cmp	r3, #1
 8007230:	d101      	bne.n	8007236 <xQueueGenericSend+0x4e>
 8007232:	2301      	movs	r3, #1
 8007234:	e000      	b.n	8007238 <xQueueGenericSend+0x50>
 8007236:	2300      	movs	r3, #0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d101      	bne.n	8007240 <xQueueGenericSend+0x58>
 800723c:	b672      	cpsid	i
 800723e:	e7fe      	b.n	800723e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007240:	f001 f960 	bl	8008504 <xTaskGetSchedulerState>
 8007244:	1e03      	subs	r3, r0, #0
 8007246:	d102      	bne.n	800724e <xQueueGenericSend+0x66>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <xQueueGenericSend+0x6a>
 800724e:	2301      	movs	r3, #1
 8007250:	e000      	b.n	8007254 <xQueueGenericSend+0x6c>
 8007252:	2300      	movs	r3, #0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d101      	bne.n	800725c <xQueueGenericSend+0x74>
 8007258:	b672      	cpsid	i
 800725a:	e7fe      	b.n	800725a <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800725c:	f001 fe08 	bl	8008e70 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007260:	6a3b      	ldr	r3, [r7, #32]
 8007262:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007268:	429a      	cmp	r2, r3
 800726a:	d302      	bcc.n	8007272 <xQueueGenericSend+0x8a>
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	2b02      	cmp	r3, #2
 8007270:	d11e      	bne.n	80072b0 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	68b9      	ldr	r1, [r7, #8]
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	0018      	movs	r0, r3
 800727a:	f000 f9a2 	bl	80075c2 <prvCopyDataToQueue>
 800727e:	0003      	movs	r3, r0
 8007280:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007282:	6a3b      	ldr	r3, [r7, #32]
 8007284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007286:	2b00      	cmp	r3, #0
 8007288:	d009      	beq.n	800729e <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800728a:	6a3b      	ldr	r3, [r7, #32]
 800728c:	3324      	adds	r3, #36	; 0x24
 800728e:	0018      	movs	r0, r3
 8007290:	f000 ff4e 	bl	8008130 <xTaskRemoveFromEventList>
 8007294:	1e03      	subs	r3, r0, #0
 8007296:	d007      	beq.n	80072a8 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007298:	f001 fdda 	bl	8008e50 <vPortYield>
 800729c:	e004      	b.n	80072a8 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80072a4:	f001 fdd4 	bl	8008e50 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80072a8:	f001 fdf4 	bl	8008e94 <vPortExitCritical>
				return pdPASS;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e05b      	b.n	8007368 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d103      	bne.n	80072be <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072b6:	f001 fded 	bl	8008e94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80072ba:	2300      	movs	r3, #0
 80072bc:	e054      	b.n	8007368 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d106      	bne.n	80072d2 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072c4:	2314      	movs	r3, #20
 80072c6:	18fb      	adds	r3, r7, r3
 80072c8:	0018      	movs	r0, r3
 80072ca:	f000 ffdf 	bl	800828c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072ce:	2301      	movs	r3, #1
 80072d0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072d2:	f001 fddf 	bl	8008e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072d6:	f000 fd09 	bl	8007cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072da:	f001 fdc9 	bl	8008e70 <vPortEnterCritical>
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	2244      	movs	r2, #68	; 0x44
 80072e2:	5c9b      	ldrb	r3, [r3, r2]
 80072e4:	b25b      	sxtb	r3, r3
 80072e6:	3301      	adds	r3, #1
 80072e8:	d103      	bne.n	80072f2 <xQueueGenericSend+0x10a>
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	2244      	movs	r2, #68	; 0x44
 80072ee:	2100      	movs	r1, #0
 80072f0:	5499      	strb	r1, [r3, r2]
 80072f2:	6a3b      	ldr	r3, [r7, #32]
 80072f4:	2245      	movs	r2, #69	; 0x45
 80072f6:	5c9b      	ldrb	r3, [r3, r2]
 80072f8:	b25b      	sxtb	r3, r3
 80072fa:	3301      	adds	r3, #1
 80072fc:	d103      	bne.n	8007306 <xQueueGenericSend+0x11e>
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	2245      	movs	r2, #69	; 0x45
 8007302:	2100      	movs	r1, #0
 8007304:	5499      	strb	r1, [r3, r2]
 8007306:	f001 fdc5 	bl	8008e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800730a:	1d3a      	adds	r2, r7, #4
 800730c:	2314      	movs	r3, #20
 800730e:	18fb      	adds	r3, r7, r3
 8007310:	0011      	movs	r1, r2
 8007312:	0018      	movs	r0, r3
 8007314:	f000 ffce 	bl	80082b4 <xTaskCheckForTimeOut>
 8007318:	1e03      	subs	r3, r0, #0
 800731a:	d11e      	bne.n	800735a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800731c:	6a3b      	ldr	r3, [r7, #32]
 800731e:	0018      	movs	r0, r3
 8007320:	f000 fa54 	bl	80077cc <prvIsQueueFull>
 8007324:	1e03      	subs	r3, r0, #0
 8007326:	d011      	beq.n	800734c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007328:	6a3b      	ldr	r3, [r7, #32]
 800732a:	3310      	adds	r3, #16
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	0011      	movs	r1, r2
 8007330:	0018      	movs	r0, r3
 8007332:	f000 fe8b 	bl	800804c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007336:	6a3b      	ldr	r3, [r7, #32]
 8007338:	0018      	movs	r0, r3
 800733a:	f000 f9d3 	bl	80076e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800733e:	f000 fce1 	bl	8007d04 <xTaskResumeAll>
 8007342:	1e03      	subs	r3, r0, #0
 8007344:	d18a      	bne.n	800725c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8007346:	f001 fd83 	bl	8008e50 <vPortYield>
 800734a:	e787      	b.n	800725c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	0018      	movs	r0, r3
 8007350:	f000 f9c8 	bl	80076e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007354:	f000 fcd6 	bl	8007d04 <xTaskResumeAll>
 8007358:	e780      	b.n	800725c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800735a:	6a3b      	ldr	r3, [r7, #32]
 800735c:	0018      	movs	r0, r3
 800735e:	f000 f9c1 	bl	80076e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007362:	f000 fccf 	bl	8007d04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007366:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007368:	0018      	movs	r0, r3
 800736a:	46bd      	mov	sp, r7
 800736c:	b00a      	add	sp, #40	; 0x28
 800736e:	bd80      	pop	{r7, pc}

08007370 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007370:	b590      	push	{r4, r7, lr}
 8007372:	b08b      	sub	sp, #44	; 0x2c
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
 800737c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <xQueueGenericSendFromISR+0x1c>
 8007388:	b672      	cpsid	i
 800738a:	e7fe      	b.n	800738a <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d103      	bne.n	800739a <xQueueGenericSendFromISR+0x2a>
 8007392:	6a3b      	ldr	r3, [r7, #32]
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <xQueueGenericSendFromISR+0x2e>
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <xQueueGenericSendFromISR+0x30>
 800739e:	2300      	movs	r3, #0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <xQueueGenericSendFromISR+0x38>
 80073a4:	b672      	cpsid	i
 80073a6:	e7fe      	b.n	80073a6 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d103      	bne.n	80073b6 <xQueueGenericSendFromISR+0x46>
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d101      	bne.n	80073ba <xQueueGenericSendFromISR+0x4a>
 80073b6:	2301      	movs	r3, #1
 80073b8:	e000      	b.n	80073bc <xQueueGenericSendFromISR+0x4c>
 80073ba:	2300      	movs	r3, #0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d101      	bne.n	80073c4 <xQueueGenericSendFromISR+0x54>
 80073c0:	b672      	cpsid	i
 80073c2:	e7fe      	b.n	80073c2 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073c4:	f001 fd7e 	bl	8008ec4 <ulSetInterruptMaskFromISR>
 80073c8:	0003      	movs	r3, r0
 80073ca:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073cc:	6a3b      	ldr	r3, [r7, #32]
 80073ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073d0:	6a3b      	ldr	r3, [r7, #32]
 80073d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d302      	bcc.n	80073de <xQueueGenericSendFromISR+0x6e>
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	d131      	bne.n	8007442 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80073de:	241b      	movs	r4, #27
 80073e0:	193b      	adds	r3, r7, r4
 80073e2:	6a3a      	ldr	r2, [r7, #32]
 80073e4:	2145      	movs	r1, #69	; 0x45
 80073e6:	5c52      	ldrb	r2, [r2, r1]
 80073e8:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ee:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	68b9      	ldr	r1, [r7, #8]
 80073f4:	6a3b      	ldr	r3, [r7, #32]
 80073f6:	0018      	movs	r0, r3
 80073f8:	f000 f8e3 	bl	80075c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80073fc:	193b      	adds	r3, r7, r4
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	b25b      	sxtb	r3, r3
 8007402:	3301      	adds	r3, #1
 8007404:	d111      	bne.n	800742a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740a:	2b00      	cmp	r3, #0
 800740c:	d016      	beq.n	800743c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800740e:	6a3b      	ldr	r3, [r7, #32]
 8007410:	3324      	adds	r3, #36	; 0x24
 8007412:	0018      	movs	r0, r3
 8007414:	f000 fe8c 	bl	8008130 <xTaskRemoveFromEventList>
 8007418:	1e03      	subs	r3, r0, #0
 800741a:	d00f      	beq.n	800743c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00c      	beq.n	800743c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	601a      	str	r2, [r3, #0]
 8007428:	e008      	b.n	800743c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800742a:	231b      	movs	r3, #27
 800742c:	18fb      	adds	r3, r7, r3
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	3301      	adds	r3, #1
 8007432:	b2db      	uxtb	r3, r3
 8007434:	b259      	sxtb	r1, r3
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	2245      	movs	r2, #69	; 0x45
 800743a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800743c:	2301      	movs	r3, #1
 800743e:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8007440:	e001      	b.n	8007446 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007442:	2300      	movs	r3, #0
 8007444:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	0018      	movs	r0, r3
 800744a:	f001 fd41 	bl	8008ed0 <vClearInterruptMaskFromISR>

	return xReturn;
 800744e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007450:	0018      	movs	r0, r3
 8007452:	46bd      	mov	sp, r7
 8007454:	b00b      	add	sp, #44	; 0x2c
 8007456:	bd90      	pop	{r4, r7, pc}

08007458 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08a      	sub	sp, #40	; 0x28
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007464:	2300      	movs	r3, #0
 8007466:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <xQueueReceive+0x1e>
 8007472:	b672      	cpsid	i
 8007474:	e7fe      	b.n	8007474 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d103      	bne.n	8007484 <xQueueReceive+0x2c>
 800747c:	6a3b      	ldr	r3, [r7, #32]
 800747e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007480:	2b00      	cmp	r3, #0
 8007482:	d101      	bne.n	8007488 <xQueueReceive+0x30>
 8007484:	2301      	movs	r3, #1
 8007486:	e000      	b.n	800748a <xQueueReceive+0x32>
 8007488:	2300      	movs	r3, #0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <xQueueReceive+0x3a>
 800748e:	b672      	cpsid	i
 8007490:	e7fe      	b.n	8007490 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007492:	f001 f837 	bl	8008504 <xTaskGetSchedulerState>
 8007496:	1e03      	subs	r3, r0, #0
 8007498:	d102      	bne.n	80074a0 <xQueueReceive+0x48>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <xQueueReceive+0x4c>
 80074a0:	2301      	movs	r3, #1
 80074a2:	e000      	b.n	80074a6 <xQueueReceive+0x4e>
 80074a4:	2300      	movs	r3, #0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <xQueueReceive+0x56>
 80074aa:	b672      	cpsid	i
 80074ac:	e7fe      	b.n	80074ac <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80074ae:	f001 fcdf 	bl	8008e70 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b6:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d01a      	beq.n	80074f4 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	0011      	movs	r1, r2
 80074c4:	0018      	movs	r0, r3
 80074c6:	f000 f8e7 	bl	8007698 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	1e5a      	subs	r2, r3, #1
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d008      	beq.n	80074ec <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	3310      	adds	r3, #16
 80074de:	0018      	movs	r0, r3
 80074e0:	f000 fe26 	bl	8008130 <xTaskRemoveFromEventList>
 80074e4:	1e03      	subs	r3, r0, #0
 80074e6:	d001      	beq.n	80074ec <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074e8:	f001 fcb2 	bl	8008e50 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80074ec:	f001 fcd2 	bl	8008e94 <vPortExitCritical>
				return pdPASS;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e062      	b.n	80075ba <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d103      	bne.n	8007502 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074fa:	f001 fccb 	bl	8008e94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074fe:	2300      	movs	r3, #0
 8007500:	e05b      	b.n	80075ba <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007504:	2b00      	cmp	r3, #0
 8007506:	d106      	bne.n	8007516 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007508:	2314      	movs	r3, #20
 800750a:	18fb      	adds	r3, r7, r3
 800750c:	0018      	movs	r0, r3
 800750e:	f000 febd 	bl	800828c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007512:	2301      	movs	r3, #1
 8007514:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007516:	f001 fcbd 	bl	8008e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800751a:	f000 fbe7 	bl	8007cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800751e:	f001 fca7 	bl	8008e70 <vPortEnterCritical>
 8007522:	6a3b      	ldr	r3, [r7, #32]
 8007524:	2244      	movs	r2, #68	; 0x44
 8007526:	5c9b      	ldrb	r3, [r3, r2]
 8007528:	b25b      	sxtb	r3, r3
 800752a:	3301      	adds	r3, #1
 800752c:	d103      	bne.n	8007536 <xQueueReceive+0xde>
 800752e:	6a3b      	ldr	r3, [r7, #32]
 8007530:	2244      	movs	r2, #68	; 0x44
 8007532:	2100      	movs	r1, #0
 8007534:	5499      	strb	r1, [r3, r2]
 8007536:	6a3b      	ldr	r3, [r7, #32]
 8007538:	2245      	movs	r2, #69	; 0x45
 800753a:	5c9b      	ldrb	r3, [r3, r2]
 800753c:	b25b      	sxtb	r3, r3
 800753e:	3301      	adds	r3, #1
 8007540:	d103      	bne.n	800754a <xQueueReceive+0xf2>
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	2245      	movs	r2, #69	; 0x45
 8007546:	2100      	movs	r1, #0
 8007548:	5499      	strb	r1, [r3, r2]
 800754a:	f001 fca3 	bl	8008e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800754e:	1d3a      	adds	r2, r7, #4
 8007550:	2314      	movs	r3, #20
 8007552:	18fb      	adds	r3, r7, r3
 8007554:	0011      	movs	r1, r2
 8007556:	0018      	movs	r0, r3
 8007558:	f000 feac 	bl	80082b4 <xTaskCheckForTimeOut>
 800755c:	1e03      	subs	r3, r0, #0
 800755e:	d11e      	bne.n	800759e <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	0018      	movs	r0, r3
 8007564:	f000 f91c 	bl	80077a0 <prvIsQueueEmpty>
 8007568:	1e03      	subs	r3, r0, #0
 800756a:	d011      	beq.n	8007590 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800756c:	6a3b      	ldr	r3, [r7, #32]
 800756e:	3324      	adds	r3, #36	; 0x24
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	0011      	movs	r1, r2
 8007574:	0018      	movs	r0, r3
 8007576:	f000 fd69 	bl	800804c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 f8b1 	bl	80076e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007582:	f000 fbbf 	bl	8007d04 <xTaskResumeAll>
 8007586:	1e03      	subs	r3, r0, #0
 8007588:	d191      	bne.n	80074ae <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800758a:	f001 fc61 	bl	8008e50 <vPortYield>
 800758e:	e78e      	b.n	80074ae <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007590:	6a3b      	ldr	r3, [r7, #32]
 8007592:	0018      	movs	r0, r3
 8007594:	f000 f8a6 	bl	80076e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007598:	f000 fbb4 	bl	8007d04 <xTaskResumeAll>
 800759c:	e787      	b.n	80074ae <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	0018      	movs	r0, r3
 80075a2:	f000 f89f 	bl	80076e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075a6:	f000 fbad 	bl	8007d04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	0018      	movs	r0, r3
 80075ae:	f000 f8f7 	bl	80077a0 <prvIsQueueEmpty>
 80075b2:	1e03      	subs	r3, r0, #0
 80075b4:	d100      	bne.n	80075b8 <xQueueReceive+0x160>
 80075b6:	e77a      	b.n	80074ae <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80075ba:	0018      	movs	r0, r3
 80075bc:	46bd      	mov	sp, r7
 80075be:	b00a      	add	sp, #40	; 0x28
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b086      	sub	sp, #24
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	60f8      	str	r0, [r7, #12]
 80075ca:	60b9      	str	r1, [r7, #8]
 80075cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075ce:	2300      	movs	r3, #0
 80075d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10e      	bne.n	80075fe <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d14e      	bne.n	8007686 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	0018      	movs	r0, r3
 80075ee:	f000 ffa5 	bl	800853c <xTaskPriorityDisinherit>
 80075f2:	0003      	movs	r3, r0
 80075f4:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	609a      	str	r2, [r3, #8]
 80075fc:	e043      	b.n	8007686 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d119      	bne.n	8007638 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6858      	ldr	r0, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	0019      	movs	r1, r3
 8007610:	f002 fabe 	bl	8009b90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	685a      	ldr	r2, [r3, #4]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761c:	18d2      	adds	r2, r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	685a      	ldr	r2, [r3, #4]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	429a      	cmp	r2, r3
 800762c:	d32b      	bcc.n	8007686 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	605a      	str	r2, [r3, #4]
 8007636:	e026      	b.n	8007686 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	68d8      	ldr	r0, [r3, #12]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	0019      	movs	r1, r3
 8007644:	f002 faa4 	bl	8009b90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	68da      	ldr	r2, [r3, #12]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	425b      	negs	r3, r3
 8007652:	18d2      	adds	r2, r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	68da      	ldr	r2, [r3, #12]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	429a      	cmp	r2, r3
 8007662:	d207      	bcs.n	8007674 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	689a      	ldr	r2, [r3, #8]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	425b      	negs	r3, r3
 800766e:	18d2      	adds	r2, r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d105      	bne.n	8007686 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	3b01      	subs	r3, #1
 8007684:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800768e:	697b      	ldr	r3, [r7, #20]
}
 8007690:	0018      	movs	r0, r3
 8007692:	46bd      	mov	sp, r7
 8007694:	b006      	add	sp, #24
 8007696:	bd80      	pop	{r7, pc}

08007698 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d018      	beq.n	80076dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68da      	ldr	r2, [r3, #12]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b2:	18d2      	adds	r2, r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68da      	ldr	r2, [r3, #12]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d303      	bcc.n	80076cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68d9      	ldr	r1, [r3, #12]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	0018      	movs	r0, r3
 80076d8:	f002 fa5a 	bl	8009b90 <memcpy>
	}
}
 80076dc:	46c0      	nop			; (mov r8, r8)
 80076de:	46bd      	mov	sp, r7
 80076e0:	b002      	add	sp, #8
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80076ec:	f001 fbc0 	bl	8008e70 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80076f0:	230f      	movs	r3, #15
 80076f2:	18fb      	adds	r3, r7, r3
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	2145      	movs	r1, #69	; 0x45
 80076f8:	5c52      	ldrb	r2, [r2, r1]
 80076fa:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076fc:	e013      	b.n	8007726 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	2b00      	cmp	r3, #0
 8007704:	d016      	beq.n	8007734 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	3324      	adds	r3, #36	; 0x24
 800770a:	0018      	movs	r0, r3
 800770c:	f000 fd10 	bl	8008130 <xTaskRemoveFromEventList>
 8007710:	1e03      	subs	r3, r0, #0
 8007712:	d001      	beq.n	8007718 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007714:	f000 fe1e 	bl	8008354 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007718:	210f      	movs	r1, #15
 800771a:	187b      	adds	r3, r7, r1
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	3b01      	subs	r3, #1
 8007720:	b2da      	uxtb	r2, r3
 8007722:	187b      	adds	r3, r7, r1
 8007724:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007726:	230f      	movs	r3, #15
 8007728:	18fb      	adds	r3, r7, r3
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	b25b      	sxtb	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	dce5      	bgt.n	80076fe <prvUnlockQueue+0x1a>
 8007732:	e000      	b.n	8007736 <prvUnlockQueue+0x52>
					break;
 8007734:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2245      	movs	r2, #69	; 0x45
 800773a:	21ff      	movs	r1, #255	; 0xff
 800773c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800773e:	f001 fba9 	bl	8008e94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007742:	f001 fb95 	bl	8008e70 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007746:	230e      	movs	r3, #14
 8007748:	18fb      	adds	r3, r7, r3
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	2144      	movs	r1, #68	; 0x44
 800774e:	5c52      	ldrb	r2, [r2, r1]
 8007750:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007752:	e013      	b.n	800777c <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d016      	beq.n	800778a <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3310      	adds	r3, #16
 8007760:	0018      	movs	r0, r3
 8007762:	f000 fce5 	bl	8008130 <xTaskRemoveFromEventList>
 8007766:	1e03      	subs	r3, r0, #0
 8007768:	d001      	beq.n	800776e <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800776a:	f000 fdf3 	bl	8008354 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800776e:	210e      	movs	r1, #14
 8007770:	187b      	adds	r3, r7, r1
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	3b01      	subs	r3, #1
 8007776:	b2da      	uxtb	r2, r3
 8007778:	187b      	adds	r3, r7, r1
 800777a:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800777c:	230e      	movs	r3, #14
 800777e:	18fb      	adds	r3, r7, r3
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	b25b      	sxtb	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	dce5      	bgt.n	8007754 <prvUnlockQueue+0x70>
 8007788:	e000      	b.n	800778c <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800778a:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2244      	movs	r2, #68	; 0x44
 8007790:	21ff      	movs	r1, #255	; 0xff
 8007792:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007794:	f001 fb7e 	bl	8008e94 <vPortExitCritical>
}
 8007798:	46c0      	nop			; (mov r8, r8)
 800779a:	46bd      	mov	sp, r7
 800779c:	b004      	add	sp, #16
 800779e:	bd80      	pop	{r7, pc}

080077a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077a8:	f001 fb62 	bl	8008e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d102      	bne.n	80077ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077b4:	2301      	movs	r3, #1
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	e001      	b.n	80077be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80077ba:	2300      	movs	r3, #0
 80077bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077be:	f001 fb69 	bl	8008e94 <vPortExitCritical>

	return xReturn;
 80077c2:	68fb      	ldr	r3, [r7, #12]
}
 80077c4:	0018      	movs	r0, r3
 80077c6:	46bd      	mov	sp, r7
 80077c8:	b004      	add	sp, #16
 80077ca:	bd80      	pop	{r7, pc}

080077cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077d4:	f001 fb4c 	bl	8008e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d102      	bne.n	80077ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80077e4:	2301      	movs	r3, #1
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	e001      	b.n	80077ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80077ea:	2300      	movs	r3, #0
 80077ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077ee:	f001 fb51 	bl	8008e94 <vPortExitCritical>

	return xReturn;
 80077f2:	68fb      	ldr	r3, [r7, #12]
}
 80077f4:	0018      	movs	r0, r3
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b004      	add	sp, #16
 80077fa:	bd80      	pop	{r7, pc}

080077fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007806:	2300      	movs	r3, #0
 8007808:	60fb      	str	r3, [r7, #12]
 800780a:	e015      	b.n	8007838 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800780c:	4b0e      	ldr	r3, [pc, #56]	; (8007848 <vQueueAddToRegistry+0x4c>)
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	00d2      	lsls	r2, r2, #3
 8007812:	58d3      	ldr	r3, [r2, r3]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10c      	bne.n	8007832 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007818:	4b0b      	ldr	r3, [pc, #44]	; (8007848 <vQueueAddToRegistry+0x4c>)
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	00d2      	lsls	r2, r2, #3
 800781e:	6839      	ldr	r1, [r7, #0]
 8007820:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007822:	4a09      	ldr	r2, [pc, #36]	; (8007848 <vQueueAddToRegistry+0x4c>)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	18d3      	adds	r3, r2, r3
 800782a:	3304      	adds	r3, #4
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007830:	e006      	b.n	8007840 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	3301      	adds	r3, #1
 8007836:	60fb      	str	r3, [r7, #12]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2b07      	cmp	r3, #7
 800783c:	d9e6      	bls.n	800780c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800783e:	46c0      	nop			; (mov r8, r8)
 8007840:	46c0      	nop			; (mov r8, r8)
 8007842:	46bd      	mov	sp, r7
 8007844:	b004      	add	sp, #16
 8007846:	bd80      	pop	{r7, pc}
 8007848:	20000ab8 	.word	0x20000ab8

0800784c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800785c:	f001 fb08 	bl	8008e70 <vPortEnterCritical>
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2244      	movs	r2, #68	; 0x44
 8007864:	5c9b      	ldrb	r3, [r3, r2]
 8007866:	b25b      	sxtb	r3, r3
 8007868:	3301      	adds	r3, #1
 800786a:	d103      	bne.n	8007874 <vQueueWaitForMessageRestricted+0x28>
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2244      	movs	r2, #68	; 0x44
 8007870:	2100      	movs	r1, #0
 8007872:	5499      	strb	r1, [r3, r2]
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2245      	movs	r2, #69	; 0x45
 8007878:	5c9b      	ldrb	r3, [r3, r2]
 800787a:	b25b      	sxtb	r3, r3
 800787c:	3301      	adds	r3, #1
 800787e:	d103      	bne.n	8007888 <vQueueWaitForMessageRestricted+0x3c>
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	2245      	movs	r2, #69	; 0x45
 8007884:	2100      	movs	r1, #0
 8007886:	5499      	strb	r1, [r3, r2]
 8007888:	f001 fb04 	bl	8008e94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007890:	2b00      	cmp	r3, #0
 8007892:	d106      	bne.n	80078a2 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	3324      	adds	r3, #36	; 0x24
 8007898:	687a      	ldr	r2, [r7, #4]
 800789a:	68b9      	ldr	r1, [r7, #8]
 800789c:	0018      	movs	r0, r3
 800789e:	f000 fc21 	bl	80080e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	0018      	movs	r0, r3
 80078a6:	f7ff ff1d 	bl	80076e4 <prvUnlockQueue>
	}
 80078aa:	46c0      	nop			; (mov r8, r8)
 80078ac:	46bd      	mov	sp, r7
 80078ae:	b006      	add	sp, #24
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80078b2:	b590      	push	{r4, r7, lr}
 80078b4:	b08d      	sub	sp, #52	; 0x34
 80078b6:	af04      	add	r7, sp, #16
 80078b8:	60f8      	str	r0, [r7, #12]
 80078ba:	60b9      	str	r1, [r7, #8]
 80078bc:	607a      	str	r2, [r7, #4]
 80078be:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80078c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <xTaskCreateStatic+0x18>
 80078c6:	b672      	cpsid	i
 80078c8:	e7fe      	b.n	80078c8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80078ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d101      	bne.n	80078d4 <xTaskCreateStatic+0x22>
 80078d0:	b672      	cpsid	i
 80078d2:	e7fe      	b.n	80078d2 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80078d4:	23a8      	movs	r3, #168	; 0xa8
 80078d6:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2ba8      	cmp	r3, #168	; 0xa8
 80078dc:	d001      	beq.n	80078e2 <xTaskCreateStatic+0x30>
 80078de:	b672      	cpsid	i
 80078e0:	e7fe      	b.n	80078e0 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80078e2:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80078e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d020      	beq.n	800792c <xTaskCreateStatic+0x7a>
 80078ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d01d      	beq.n	800792c <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80078f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f2:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	22a5      	movs	r2, #165	; 0xa5
 80078fe:	2102      	movs	r1, #2
 8007900:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007902:	683c      	ldr	r4, [r7, #0]
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	68b9      	ldr	r1, [r7, #8]
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	2300      	movs	r3, #0
 800790c:	9303      	str	r3, [sp, #12]
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	9302      	str	r3, [sp, #8]
 8007912:	2318      	movs	r3, #24
 8007914:	18fb      	adds	r3, r7, r3
 8007916:	9301      	str	r3, [sp, #4]
 8007918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800791a:	9300      	str	r3, [sp, #0]
 800791c:	0023      	movs	r3, r4
 800791e:	f000 f859 	bl	80079d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	0018      	movs	r0, r3
 8007926:	f000 f8f5 	bl	8007b14 <prvAddNewTaskToReadyList>
 800792a:	e001      	b.n	8007930 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800792c:	2300      	movs	r3, #0
 800792e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007930:	69bb      	ldr	r3, [r7, #24]
	}
 8007932:	0018      	movs	r0, r3
 8007934:	46bd      	mov	sp, r7
 8007936:	b009      	add	sp, #36	; 0x24
 8007938:	bd90      	pop	{r4, r7, pc}

0800793a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800793a:	b590      	push	{r4, r7, lr}
 800793c:	b08d      	sub	sp, #52	; 0x34
 800793e:	af04      	add	r7, sp, #16
 8007940:	60f8      	str	r0, [r7, #12]
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	603b      	str	r3, [r7, #0]
 8007946:	1dbb      	adds	r3, r7, #6
 8007948:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800794a:	1dbb      	adds	r3, r7, #6
 800794c:	881b      	ldrh	r3, [r3, #0]
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	0018      	movs	r0, r3
 8007952:	f001 fb25 	bl	8008fa0 <pvPortMalloc>
 8007956:	0003      	movs	r3, r0
 8007958:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d010      	beq.n	8007982 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007960:	20a8      	movs	r0, #168	; 0xa8
 8007962:	f001 fb1d 	bl	8008fa0 <pvPortMalloc>
 8007966:	0003      	movs	r3, r0
 8007968:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d003      	beq.n	8007978 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	631a      	str	r2, [r3, #48]	; 0x30
 8007976:	e006      	b.n	8007986 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	0018      	movs	r0, r3
 800797c:	f001 fbbc 	bl	80090f8 <vPortFree>
 8007980:	e001      	b.n	8007986 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007982:	2300      	movs	r3, #0
 8007984:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d01a      	beq.n	80079c2 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	22a5      	movs	r2, #165	; 0xa5
 8007990:	2100      	movs	r1, #0
 8007992:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007994:	1dbb      	adds	r3, r7, #6
 8007996:	881a      	ldrh	r2, [r3, #0]
 8007998:	683c      	ldr	r4, [r7, #0]
 800799a:	68b9      	ldr	r1, [r7, #8]
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	2300      	movs	r3, #0
 80079a0:	9303      	str	r3, [sp, #12]
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	9302      	str	r3, [sp, #8]
 80079a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a8:	9301      	str	r3, [sp, #4]
 80079aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	0023      	movs	r3, r4
 80079b0:	f000 f810 	bl	80079d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	0018      	movs	r0, r3
 80079b8:	f000 f8ac 	bl	8007b14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80079bc:	2301      	movs	r3, #1
 80079be:	61bb      	str	r3, [r7, #24]
 80079c0:	e002      	b.n	80079c8 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80079c2:	2301      	movs	r3, #1
 80079c4:	425b      	negs	r3, r3
 80079c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80079c8:	69bb      	ldr	r3, [r7, #24]
	}
 80079ca:	0018      	movs	r0, r3
 80079cc:	46bd      	mov	sp, r7
 80079ce:	b009      	add	sp, #36	; 0x24
 80079d0:	bd90      	pop	{r4, r7, pc}
	...

080079d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b086      	sub	sp, #24
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80079e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	001a      	movs	r2, r3
 80079ec:	21a5      	movs	r1, #165	; 0xa5
 80079ee:	f002 f845 	bl	8009a7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80079f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4942      	ldr	r1, [pc, #264]	; (8007b04 <prvInitialiseNewTask+0x130>)
 80079fa:	468c      	mov	ip, r1
 80079fc:	4463      	add	r3, ip
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	18d3      	adds	r3, r2, r3
 8007a02:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	2207      	movs	r2, #7
 8007a08:	4393      	bics	r3, r2
 8007a0a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	2207      	movs	r2, #7
 8007a10:	4013      	ands	r3, r2
 8007a12:	d001      	beq.n	8007a18 <prvInitialiseNewTask+0x44>
 8007a14:	b672      	cpsid	i
 8007a16:	e7fe      	b.n	8007a16 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d020      	beq.n	8007a60 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a1e:	2300      	movs	r3, #0
 8007a20:	617b      	str	r3, [r7, #20]
 8007a22:	e013      	b.n	8007a4c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	18d3      	adds	r3, r2, r3
 8007a2a:	7818      	ldrb	r0, [r3, #0]
 8007a2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a2e:	2134      	movs	r1, #52	; 0x34
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	18d3      	adds	r3, r2, r3
 8007a34:	185b      	adds	r3, r3, r1
 8007a36:	1c02      	adds	r2, r0, #0
 8007a38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a3a:	68ba      	ldr	r2, [r7, #8]
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	18d3      	adds	r3, r2, r3
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d006      	beq.n	8007a54 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	2b0f      	cmp	r3, #15
 8007a50:	d9e8      	bls.n	8007a24 <prvInitialiseNewTask+0x50>
 8007a52:	e000      	b.n	8007a56 <prvInitialiseNewTask+0x82>
			{
				break;
 8007a54:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a58:	2243      	movs	r2, #67	; 0x43
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	5499      	strb	r1, [r3, r2]
 8007a5e:	e003      	b.n	8007a68 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a62:	2234      	movs	r2, #52	; 0x34
 8007a64:	2100      	movs	r1, #0
 8007a66:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a68:	6a3b      	ldr	r3, [r7, #32]
 8007a6a:	2b37      	cmp	r3, #55	; 0x37
 8007a6c:	d901      	bls.n	8007a72 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007a6e:	2337      	movs	r3, #55	; 0x37
 8007a70:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a74:	6a3a      	ldr	r2, [r7, #32]
 8007a76:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7a:	6a3a      	ldr	r2, [r7, #32]
 8007a7c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a80:	2200      	movs	r2, #0
 8007a82:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a86:	3304      	adds	r3, #4
 8007a88:	0018      	movs	r0, r3
 8007a8a:	f7ff fa5b 	bl	8006f44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a90:	3318      	adds	r3, #24
 8007a92:	0018      	movs	r0, r3
 8007a94:	f7ff fa56 	bl	8006f44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	2238      	movs	r2, #56	; 0x38
 8007aa2:	1ad2      	subs	r2, r2, r3
 8007aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007aac:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab0:	22a0      	movs	r2, #160	; 0xa0
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab8:	22a4      	movs	r2, #164	; 0xa4
 8007aba:	2100      	movs	r1, #0
 8007abc:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac0:	3354      	adds	r3, #84	; 0x54
 8007ac2:	224c      	movs	r2, #76	; 0x4c
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	0018      	movs	r0, r3
 8007ac8:	f001 ffd8 	bl	8009a7c <memset>
 8007acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ace:	4a0e      	ldr	r2, [pc, #56]	; (8007b08 <prvInitialiseNewTask+0x134>)
 8007ad0:	659a      	str	r2, [r3, #88]	; 0x58
 8007ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad4:	4a0d      	ldr	r2, [pc, #52]	; (8007b0c <prvInitialiseNewTask+0x138>)
 8007ad6:	65da      	str	r2, [r3, #92]	; 0x5c
 8007ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ada:	4a0d      	ldr	r2, [pc, #52]	; (8007b10 <prvInitialiseNewTask+0x13c>)
 8007adc:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	68f9      	ldr	r1, [r7, #12]
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	0018      	movs	r0, r3
 8007ae6:	f001 f927 	bl	8008d38 <pxPortInitialiseStack>
 8007aea:	0002      	movs	r2, r0
 8007aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007afa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007afc:	46c0      	nop			; (mov r8, r8)
 8007afe:	46bd      	mov	sp, r7
 8007b00:	b006      	add	sp, #24
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	3fffffff 	.word	0x3fffffff
 8007b08:	20001ea8 	.word	0x20001ea8
 8007b0c:	20001f10 	.word	0x20001f10
 8007b10:	20001f78 	.word	0x20001f78

08007b14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b1c:	f001 f9a8 	bl	8008e70 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b20:	4b2a      	ldr	r3, [pc, #168]	; (8007bcc <prvAddNewTaskToReadyList+0xb8>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	1c5a      	adds	r2, r3, #1
 8007b26:	4b29      	ldr	r3, [pc, #164]	; (8007bcc <prvAddNewTaskToReadyList+0xb8>)
 8007b28:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007b2a:	4b29      	ldr	r3, [pc, #164]	; (8007bd0 <prvAddNewTaskToReadyList+0xbc>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d109      	bne.n	8007b46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b32:	4b27      	ldr	r3, [pc, #156]	; (8007bd0 <prvAddNewTaskToReadyList+0xbc>)
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b38:	4b24      	ldr	r3, [pc, #144]	; (8007bcc <prvAddNewTaskToReadyList+0xb8>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d110      	bne.n	8007b62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b40:	f000 fc22 	bl	8008388 <prvInitialiseTaskLists>
 8007b44:	e00d      	b.n	8007b62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b46:	4b23      	ldr	r3, [pc, #140]	; (8007bd4 <prvAddNewTaskToReadyList+0xc0>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d109      	bne.n	8007b62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b4e:	4b20      	ldr	r3, [pc, #128]	; (8007bd0 <prvAddNewTaskToReadyList+0xbc>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d802      	bhi.n	8007b62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b5c:	4b1c      	ldr	r3, [pc, #112]	; (8007bd0 <prvAddNewTaskToReadyList+0xbc>)
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b62:	4b1d      	ldr	r3, [pc, #116]	; (8007bd8 <prvAddNewTaskToReadyList+0xc4>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	4b1b      	ldr	r3, [pc, #108]	; (8007bd8 <prvAddNewTaskToReadyList+0xc4>)
 8007b6a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007b6c:	4b1a      	ldr	r3, [pc, #104]	; (8007bd8 <prvAddNewTaskToReadyList+0xc4>)
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b78:	4b18      	ldr	r3, [pc, #96]	; (8007bdc <prvAddNewTaskToReadyList+0xc8>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d903      	bls.n	8007b88 <prvAddNewTaskToReadyList+0x74>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b84:	4b15      	ldr	r3, [pc, #84]	; (8007bdc <prvAddNewTaskToReadyList+0xc8>)
 8007b86:	601a      	str	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b8c:	0013      	movs	r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	189b      	adds	r3, r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	4a12      	ldr	r2, [pc, #72]	; (8007be0 <prvAddNewTaskToReadyList+0xcc>)
 8007b96:	189a      	adds	r2, r3, r2
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	3304      	adds	r3, #4
 8007b9c:	0019      	movs	r1, r3
 8007b9e:	0010      	movs	r0, r2
 8007ba0:	f7ff f9db 	bl	8006f5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007ba4:	f001 f976 	bl	8008e94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007ba8:	4b0a      	ldr	r3, [pc, #40]	; (8007bd4 <prvAddNewTaskToReadyList+0xc0>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d008      	beq.n	8007bc2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007bb0:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <prvAddNewTaskToReadyList+0xbc>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d201      	bcs.n	8007bc2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007bbe:	f001 f947 	bl	8008e50 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	b002      	add	sp, #8
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	46c0      	nop			; (mov r8, r8)
 8007bcc:	20000fcc 	.word	0x20000fcc
 8007bd0:	20000af8 	.word	0x20000af8
 8007bd4:	20000fd8 	.word	0x20000fd8
 8007bd8:	20000fe8 	.word	0x20000fe8
 8007bdc:	20000fd4 	.word	0x20000fd4
 8007be0:	20000afc 	.word	0x20000afc

08007be4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007bec:	2300      	movs	r3, #0
 8007bee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d010      	beq.n	8007c18 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007bf6:	4b0d      	ldr	r3, [pc, #52]	; (8007c2c <vTaskDelay+0x48>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <vTaskDelay+0x1e>
 8007bfe:	b672      	cpsid	i
 8007c00:	e7fe      	b.n	8007c00 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8007c02:	f000 f873 	bl	8007cec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	0018      	movs	r0, r3
 8007c0c:	f000 fd08 	bl	8008620 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c10:	f000 f878 	bl	8007d04 <xTaskResumeAll>
 8007c14:	0003      	movs	r3, r0
 8007c16:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8007c1e:	f001 f917 	bl	8008e50 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c22:	46c0      	nop			; (mov r8, r8)
 8007c24:	46bd      	mov	sp, r7
 8007c26:	b004      	add	sp, #16
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	46c0      	nop			; (mov r8, r8)
 8007c2c:	20000ff4 	.word	0x20000ff4

08007c30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c30:	b590      	push	{r4, r7, lr}
 8007c32:	b089      	sub	sp, #36	; 0x24
 8007c34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c36:	2300      	movs	r3, #0
 8007c38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c3e:	003a      	movs	r2, r7
 8007c40:	1d39      	adds	r1, r7, #4
 8007c42:	2308      	movs	r3, #8
 8007c44:	18fb      	adds	r3, r7, r3
 8007c46:	0018      	movs	r0, r3
 8007c48:	f7fe ff8a 	bl	8006b60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c4c:	683c      	ldr	r4, [r7, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	491e      	ldr	r1, [pc, #120]	; (8007ccc <vTaskStartScheduler+0x9c>)
 8007c54:	481e      	ldr	r0, [pc, #120]	; (8007cd0 <vTaskStartScheduler+0xa0>)
 8007c56:	9202      	str	r2, [sp, #8]
 8007c58:	9301      	str	r3, [sp, #4]
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	2300      	movs	r3, #0
 8007c60:	0022      	movs	r2, r4
 8007c62:	f7ff fe26 	bl	80078b2 <xTaskCreateStatic>
 8007c66:	0002      	movs	r2, r0
 8007c68:	4b1a      	ldr	r3, [pc, #104]	; (8007cd4 <vTaskStartScheduler+0xa4>)
 8007c6a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007c6c:	4b19      	ldr	r3, [pc, #100]	; (8007cd4 <vTaskStartScheduler+0xa4>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d002      	beq.n	8007c7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007c74:	2301      	movs	r3, #1
 8007c76:	60fb      	str	r3, [r7, #12]
 8007c78:	e001      	b.n	8007c7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d103      	bne.n	8007c8c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8007c84:	f000 fd20 	bl	80086c8 <xTimerCreateTimerTask>
 8007c88:	0003      	movs	r3, r0
 8007c8a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d113      	bne.n	8007cba <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8007c92:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007c94:	4b10      	ldr	r3, [pc, #64]	; (8007cd8 <vTaskStartScheduler+0xa8>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	3354      	adds	r3, #84	; 0x54
 8007c9a:	001a      	movs	r2, r3
 8007c9c:	4b0f      	ldr	r3, [pc, #60]	; (8007cdc <vTaskStartScheduler+0xac>)
 8007c9e:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <vTaskStartScheduler+0xb0>)
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	4252      	negs	r2, r2
 8007ca6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ca8:	4b0e      	ldr	r3, [pc, #56]	; (8007ce4 <vTaskStartScheduler+0xb4>)
 8007caa:	2201      	movs	r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007cae:	4b0e      	ldr	r3, [pc, #56]	; (8007ce8 <vTaskStartScheduler+0xb8>)
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007cb4:	f001 f8a8 	bl	8008e08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007cb8:	e004      	b.n	8007cc4 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	d101      	bne.n	8007cc4 <vTaskStartScheduler+0x94>
 8007cc0:	b672      	cpsid	i
 8007cc2:	e7fe      	b.n	8007cc2 <vTaskStartScheduler+0x92>
}
 8007cc4:	46c0      	nop			; (mov r8, r8)
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	b005      	add	sp, #20
 8007cca:	bd90      	pop	{r4, r7, pc}
 8007ccc:	08009c5c 	.word	0x08009c5c
 8007cd0:	08008369 	.word	0x08008369
 8007cd4:	20000ff0 	.word	0x20000ff0
 8007cd8:	20000af8 	.word	0x20000af8
 8007cdc:	20000074 	.word	0x20000074
 8007ce0:	20000fec 	.word	0x20000fec
 8007ce4:	20000fd8 	.word	0x20000fd8
 8007ce8:	20000fd0 	.word	0x20000fd0

08007cec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007cf0:	4b03      	ldr	r3, [pc, #12]	; (8007d00 <vTaskSuspendAll+0x14>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	1c5a      	adds	r2, r3, #1
 8007cf6:	4b02      	ldr	r3, [pc, #8]	; (8007d00 <vTaskSuspendAll+0x14>)
 8007cf8:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007cfa:	46c0      	nop			; (mov r8, r8)
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	20000ff4 	.word	0x20000ff4

08007d04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d12:	4b3a      	ldr	r3, [pc, #232]	; (8007dfc <xTaskResumeAll+0xf8>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d101      	bne.n	8007d1e <xTaskResumeAll+0x1a>
 8007d1a:	b672      	cpsid	i
 8007d1c:	e7fe      	b.n	8007d1c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d1e:	f001 f8a7 	bl	8008e70 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d22:	4b36      	ldr	r3, [pc, #216]	; (8007dfc <xTaskResumeAll+0xf8>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	1e5a      	subs	r2, r3, #1
 8007d28:	4b34      	ldr	r3, [pc, #208]	; (8007dfc <xTaskResumeAll+0xf8>)
 8007d2a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d2c:	4b33      	ldr	r3, [pc, #204]	; (8007dfc <xTaskResumeAll+0xf8>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d15b      	bne.n	8007dec <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d34:	4b32      	ldr	r3, [pc, #200]	; (8007e00 <xTaskResumeAll+0xfc>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d057      	beq.n	8007dec <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d3c:	e02f      	b.n	8007d9e <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d3e:	4b31      	ldr	r3, [pc, #196]	; (8007e04 <xTaskResumeAll+0x100>)
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	68db      	ldr	r3, [r3, #12]
 8007d44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3318      	adds	r3, #24
 8007d4a:	0018      	movs	r0, r3
 8007d4c:	f7ff f95d 	bl	800700a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	3304      	adds	r3, #4
 8007d54:	0018      	movs	r0, r3
 8007d56:	f7ff f958 	bl	800700a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d5e:	4b2a      	ldr	r3, [pc, #168]	; (8007e08 <xTaskResumeAll+0x104>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d903      	bls.n	8007d6e <xTaskResumeAll+0x6a>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d6a:	4b27      	ldr	r3, [pc, #156]	; (8007e08 <xTaskResumeAll+0x104>)
 8007d6c:	601a      	str	r2, [r3, #0]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d72:	0013      	movs	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	189b      	adds	r3, r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4a24      	ldr	r2, [pc, #144]	; (8007e0c <xTaskResumeAll+0x108>)
 8007d7c:	189a      	adds	r2, r3, r2
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	3304      	adds	r3, #4
 8007d82:	0019      	movs	r1, r3
 8007d84:	0010      	movs	r0, r2
 8007d86:	f7ff f8e8 	bl	8006f5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d8e:	4b20      	ldr	r3, [pc, #128]	; (8007e10 <xTaskResumeAll+0x10c>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d302      	bcc.n	8007d9e <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8007d98:	4b1e      	ldr	r3, [pc, #120]	; (8007e14 <xTaskResumeAll+0x110>)
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d9e:	4b19      	ldr	r3, [pc, #100]	; (8007e04 <xTaskResumeAll+0x100>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1cb      	bne.n	8007d3e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007dac:	f000 fb8c 	bl	80084c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007db0:	4b19      	ldr	r3, [pc, #100]	; (8007e18 <xTaskResumeAll+0x114>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d00f      	beq.n	8007ddc <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007dbc:	f000 f83c 	bl	8007e38 <xTaskIncrementTick>
 8007dc0:	1e03      	subs	r3, r0, #0
 8007dc2:	d002      	beq.n	8007dca <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8007dc4:	4b13      	ldr	r3, [pc, #76]	; (8007e14 <xTaskResumeAll+0x110>)
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1f2      	bne.n	8007dbc <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 8007dd6:	4b10      	ldr	r3, [pc, #64]	; (8007e18 <xTaskResumeAll+0x114>)
 8007dd8:	2200      	movs	r2, #0
 8007dda:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ddc:	4b0d      	ldr	r3, [pc, #52]	; (8007e14 <xTaskResumeAll+0x110>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d003      	beq.n	8007dec <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007de4:	2301      	movs	r3, #1
 8007de6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007de8:	f001 f832 	bl	8008e50 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dec:	f001 f852 	bl	8008e94 <vPortExitCritical>

	return xAlreadyYielded;
 8007df0:	68bb      	ldr	r3, [r7, #8]
}
 8007df2:	0018      	movs	r0, r3
 8007df4:	46bd      	mov	sp, r7
 8007df6:	b004      	add	sp, #16
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	46c0      	nop			; (mov r8, r8)
 8007dfc:	20000ff4 	.word	0x20000ff4
 8007e00:	20000fcc 	.word	0x20000fcc
 8007e04:	20000f8c 	.word	0x20000f8c
 8007e08:	20000fd4 	.word	0x20000fd4
 8007e0c:	20000afc 	.word	0x20000afc
 8007e10:	20000af8 	.word	0x20000af8
 8007e14:	20000fe0 	.word	0x20000fe0
 8007e18:	20000fdc 	.word	0x20000fdc

08007e1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007e22:	4b04      	ldr	r3, [pc, #16]	; (8007e34 <xTaskGetTickCount+0x18>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007e28:	687b      	ldr	r3, [r7, #4]
}
 8007e2a:	0018      	movs	r0, r3
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	b002      	add	sp, #8
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	46c0      	nop			; (mov r8, r8)
 8007e34:	20000fd0 	.word	0x20000fd0

08007e38 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e42:	4b4a      	ldr	r3, [pc, #296]	; (8007f6c <xTaskIncrementTick+0x134>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d000      	beq.n	8007e4c <xTaskIncrementTick+0x14>
 8007e4a:	e084      	b.n	8007f56 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e4c:	4b48      	ldr	r3, [pc, #288]	; (8007f70 <xTaskIncrementTick+0x138>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3301      	adds	r3, #1
 8007e52:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e54:	4b46      	ldr	r3, [pc, #280]	; (8007f70 <xTaskIncrementTick+0x138>)
 8007e56:	693a      	ldr	r2, [r7, #16]
 8007e58:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d117      	bne.n	8007e90 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e60:	4b44      	ldr	r3, [pc, #272]	; (8007f74 <xTaskIncrementTick+0x13c>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <xTaskIncrementTick+0x36>
 8007e6a:	b672      	cpsid	i
 8007e6c:	e7fe      	b.n	8007e6c <xTaskIncrementTick+0x34>
 8007e6e:	4b41      	ldr	r3, [pc, #260]	; (8007f74 <xTaskIncrementTick+0x13c>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	4b40      	ldr	r3, [pc, #256]	; (8007f78 <xTaskIncrementTick+0x140>)
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	4b3e      	ldr	r3, [pc, #248]	; (8007f74 <xTaskIncrementTick+0x13c>)
 8007e7a:	601a      	str	r2, [r3, #0]
 8007e7c:	4b3e      	ldr	r3, [pc, #248]	; (8007f78 <xTaskIncrementTick+0x140>)
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	601a      	str	r2, [r3, #0]
 8007e82:	4b3e      	ldr	r3, [pc, #248]	; (8007f7c <xTaskIncrementTick+0x144>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	1c5a      	adds	r2, r3, #1
 8007e88:	4b3c      	ldr	r3, [pc, #240]	; (8007f7c <xTaskIncrementTick+0x144>)
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	f000 fb1c 	bl	80084c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e90:	4b3b      	ldr	r3, [pc, #236]	; (8007f80 <xTaskIncrementTick+0x148>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	693a      	ldr	r2, [r7, #16]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d349      	bcc.n	8007f2e <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e9a:	4b36      	ldr	r3, [pc, #216]	; (8007f74 <xTaskIncrementTick+0x13c>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d104      	bne.n	8007eae <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ea4:	4b36      	ldr	r3, [pc, #216]	; (8007f80 <xTaskIncrementTick+0x148>)
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	4252      	negs	r2, r2
 8007eaa:	601a      	str	r2, [r3, #0]
					break;
 8007eac:	e03f      	b.n	8007f2e <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eae:	4b31      	ldr	r3, [pc, #196]	; (8007f74 <xTaskIncrementTick+0x13c>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d203      	bcs.n	8007ece <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007ec6:	4b2e      	ldr	r3, [pc, #184]	; (8007f80 <xTaskIncrementTick+0x148>)
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ecc:	e02f      	b.n	8007f2e <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	3304      	adds	r3, #4
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	f7ff f899 	bl	800700a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d004      	beq.n	8007eea <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	3318      	adds	r3, #24
 8007ee4:	0018      	movs	r0, r3
 8007ee6:	f7ff f890 	bl	800700a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eee:	4b25      	ldr	r3, [pc, #148]	; (8007f84 <xTaskIncrementTick+0x14c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d903      	bls.n	8007efe <xTaskIncrementTick+0xc6>
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007efa:	4b22      	ldr	r3, [pc, #136]	; (8007f84 <xTaskIncrementTick+0x14c>)
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f02:	0013      	movs	r3, r2
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	189b      	adds	r3, r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4a1f      	ldr	r2, [pc, #124]	; (8007f88 <xTaskIncrementTick+0x150>)
 8007f0c:	189a      	adds	r2, r3, r2
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	3304      	adds	r3, #4
 8007f12:	0019      	movs	r1, r3
 8007f14:	0010      	movs	r0, r2
 8007f16:	f7ff f820 	bl	8006f5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f1e:	4b1b      	ldr	r3, [pc, #108]	; (8007f8c <xTaskIncrementTick+0x154>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d3b8      	bcc.n	8007e9a <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f2c:	e7b5      	b.n	8007e9a <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f2e:	4b17      	ldr	r3, [pc, #92]	; (8007f8c <xTaskIncrementTick+0x154>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f34:	4914      	ldr	r1, [pc, #80]	; (8007f88 <xTaskIncrementTick+0x150>)
 8007f36:	0013      	movs	r3, r2
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	189b      	adds	r3, r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	585b      	ldr	r3, [r3, r1]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d901      	bls.n	8007f48 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 8007f44:	2301      	movs	r3, #1
 8007f46:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007f48:	4b11      	ldr	r3, [pc, #68]	; (8007f90 <xTaskIncrementTick+0x158>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d007      	beq.n	8007f60 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8007f50:	2301      	movs	r3, #1
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	e004      	b.n	8007f60 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007f56:	4b0f      	ldr	r3, [pc, #60]	; (8007f94 <xTaskIncrementTick+0x15c>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	1c5a      	adds	r2, r3, #1
 8007f5c:	4b0d      	ldr	r3, [pc, #52]	; (8007f94 <xTaskIncrementTick+0x15c>)
 8007f5e:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007f60:	697b      	ldr	r3, [r7, #20]
}
 8007f62:	0018      	movs	r0, r3
 8007f64:	46bd      	mov	sp, r7
 8007f66:	b006      	add	sp, #24
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	46c0      	nop			; (mov r8, r8)
 8007f6c:	20000ff4 	.word	0x20000ff4
 8007f70:	20000fd0 	.word	0x20000fd0
 8007f74:	20000f84 	.word	0x20000f84
 8007f78:	20000f88 	.word	0x20000f88
 8007f7c:	20000fe4 	.word	0x20000fe4
 8007f80:	20000fec 	.word	0x20000fec
 8007f84:	20000fd4 	.word	0x20000fd4
 8007f88:	20000afc 	.word	0x20000afc
 8007f8c:	20000af8 	.word	0x20000af8
 8007f90:	20000fe0 	.word	0x20000fe0
 8007f94:	20000fdc 	.word	0x20000fdc

08007f98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f9e:	4b25      	ldr	r3, [pc, #148]	; (8008034 <vTaskSwitchContext+0x9c>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d003      	beq.n	8007fae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007fa6:	4b24      	ldr	r3, [pc, #144]	; (8008038 <vTaskSwitchContext+0xa0>)
 8007fa8:	2201      	movs	r2, #1
 8007faa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007fac:	e03d      	b.n	800802a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8007fae:	4b22      	ldr	r3, [pc, #136]	; (8008038 <vTaskSwitchContext+0xa0>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fb4:	4b21      	ldr	r3, [pc, #132]	; (800803c <vTaskSwitchContext+0xa4>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	607b      	str	r3, [r7, #4]
 8007fba:	e007      	b.n	8007fcc <vTaskSwitchContext+0x34>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <vTaskSwitchContext+0x2e>
 8007fc2:	b672      	cpsid	i
 8007fc4:	e7fe      	b.n	8007fc4 <vTaskSwitchContext+0x2c>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	607b      	str	r3, [r7, #4]
 8007fcc:	491c      	ldr	r1, [pc, #112]	; (8008040 <vTaskSwitchContext+0xa8>)
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	0013      	movs	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	189b      	adds	r3, r3, r2
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	585b      	ldr	r3, [r3, r1]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d0ee      	beq.n	8007fbc <vTaskSwitchContext+0x24>
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	0013      	movs	r3, r2
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	189b      	adds	r3, r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4a15      	ldr	r2, [pc, #84]	; (8008040 <vTaskSwitchContext+0xa8>)
 8007fea:	189b      	adds	r3, r3, r2
 8007fec:	603b      	str	r3, [r7, #0]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	685a      	ldr	r2, [r3, #4]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	605a      	str	r2, [r3, #4]
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	3308      	adds	r3, #8
 8008000:	429a      	cmp	r2, r3
 8008002:	d104      	bne.n	800800e <vTaskSwitchContext+0x76>
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	685a      	ldr	r2, [r3, #4]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	605a      	str	r2, [r3, #4]
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	68da      	ldr	r2, [r3, #12]
 8008014:	4b0b      	ldr	r3, [pc, #44]	; (8008044 <vTaskSwitchContext+0xac>)
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	4b08      	ldr	r3, [pc, #32]	; (800803c <vTaskSwitchContext+0xa4>)
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800801e:	4b09      	ldr	r3, [pc, #36]	; (8008044 <vTaskSwitchContext+0xac>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3354      	adds	r3, #84	; 0x54
 8008024:	001a      	movs	r2, r3
 8008026:	4b08      	ldr	r3, [pc, #32]	; (8008048 <vTaskSwitchContext+0xb0>)
 8008028:	601a      	str	r2, [r3, #0]
}
 800802a:	46c0      	nop			; (mov r8, r8)
 800802c:	46bd      	mov	sp, r7
 800802e:	b002      	add	sp, #8
 8008030:	bd80      	pop	{r7, pc}
 8008032:	46c0      	nop			; (mov r8, r8)
 8008034:	20000ff4 	.word	0x20000ff4
 8008038:	20000fe0 	.word	0x20000fe0
 800803c:	20000fd4 	.word	0x20000fd4
 8008040:	20000afc 	.word	0x20000afc
 8008044:	20000af8 	.word	0x20000af8
 8008048:	20000074 	.word	0x20000074

0800804c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
 8008054:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d101      	bne.n	8008060 <vTaskPlaceOnEventList+0x14>
 800805c:	b672      	cpsid	i
 800805e:	e7fe      	b.n	800805e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008060:	4b08      	ldr	r3, [pc, #32]	; (8008084 <vTaskPlaceOnEventList+0x38>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3318      	adds	r3, #24
 8008066:	001a      	movs	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	0011      	movs	r1, r2
 800806c:	0018      	movs	r0, r3
 800806e:	f7fe ff96 	bl	8006f9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2101      	movs	r1, #1
 8008076:	0018      	movs	r0, r3
 8008078:	f000 fad2 	bl	8008620 <prvAddCurrentTaskToDelayedList>
}
 800807c:	46c0      	nop			; (mov r8, r8)
 800807e:	46bd      	mov	sp, r7
 8008080:	b002      	add	sp, #8
 8008082:	bd80      	pop	{r7, pc}
 8008084:	20000af8 	.word	0x20000af8

08008088 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <vTaskPlaceOnUnorderedEventList+0x16>
 800809a:	b672      	cpsid	i
 800809c:	e7fe      	b.n	800809c <vTaskPlaceOnUnorderedEventList+0x14>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800809e:	4b0f      	ldr	r3, [pc, #60]	; (80080dc <vTaskPlaceOnUnorderedEventList+0x54>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <vTaskPlaceOnUnorderedEventList+0x22>
 80080a6:	b672      	cpsid	i
 80080a8:	e7fe      	b.n	80080a8 <vTaskPlaceOnUnorderedEventList+0x20>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80080aa:	4b0d      	ldr	r3, [pc, #52]	; (80080e0 <vTaskPlaceOnUnorderedEventList+0x58>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	2180      	movs	r1, #128	; 0x80
 80080b2:	0609      	lsls	r1, r1, #24
 80080b4:	430a      	orrs	r2, r1
 80080b6:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080b8:	4b09      	ldr	r3, [pc, #36]	; (80080e0 <vTaskPlaceOnUnorderedEventList+0x58>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	3318      	adds	r3, #24
 80080be:	001a      	movs	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	0011      	movs	r1, r2
 80080c4:	0018      	movs	r0, r3
 80080c6:	f7fe ff48 	bl	8006f5a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2101      	movs	r1, #1
 80080ce:	0018      	movs	r0, r3
 80080d0:	f000 faa6 	bl	8008620 <prvAddCurrentTaskToDelayedList>
}
 80080d4:	46c0      	nop			; (mov r8, r8)
 80080d6:	46bd      	mov	sp, r7
 80080d8:	b004      	add	sp, #16
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	20000ff4 	.word	0x20000ff4
 80080e0:	20000af8 	.word	0x20000af8

080080e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <vTaskPlaceOnEventListRestricted+0x16>
 80080f6:	b672      	cpsid	i
 80080f8:	e7fe      	b.n	80080f8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080fa:	4b0c      	ldr	r3, [pc, #48]	; (800812c <vTaskPlaceOnEventListRestricted+0x48>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3318      	adds	r3, #24
 8008100:	001a      	movs	r2, r3
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	0011      	movs	r1, r2
 8008106:	0018      	movs	r0, r3
 8008108:	f7fe ff27 	bl	8006f5a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d002      	beq.n	8008118 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8008112:	2301      	movs	r3, #1
 8008114:	425b      	negs	r3, r3
 8008116:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	0011      	movs	r1, r2
 800811e:	0018      	movs	r0, r3
 8008120:	f000 fa7e 	bl	8008620 <prvAddCurrentTaskToDelayedList>
	}
 8008124:	46c0      	nop			; (mov r8, r8)
 8008126:	46bd      	mov	sp, r7
 8008128:	b004      	add	sp, #16
 800812a:	bd80      	pop	{r7, pc}
 800812c:	20000af8 	.word	0x20000af8

08008130 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <xTaskRemoveFromEventList+0x1a>
 8008146:	b672      	cpsid	i
 8008148:	e7fe      	b.n	8008148 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	3318      	adds	r3, #24
 800814e:	0018      	movs	r0, r3
 8008150:	f7fe ff5b 	bl	800700a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008154:	4b1e      	ldr	r3, [pc, #120]	; (80081d0 <xTaskRemoveFromEventList+0xa0>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d11d      	bne.n	8008198 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	3304      	adds	r3, #4
 8008160:	0018      	movs	r0, r3
 8008162:	f7fe ff52 	bl	800700a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800816a:	4b1a      	ldr	r3, [pc, #104]	; (80081d4 <xTaskRemoveFromEventList+0xa4>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	429a      	cmp	r2, r3
 8008170:	d903      	bls.n	800817a <xTaskRemoveFromEventList+0x4a>
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008176:	4b17      	ldr	r3, [pc, #92]	; (80081d4 <xTaskRemoveFromEventList+0xa4>)
 8008178:	601a      	str	r2, [r3, #0]
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817e:	0013      	movs	r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	189b      	adds	r3, r3, r2
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4a14      	ldr	r2, [pc, #80]	; (80081d8 <xTaskRemoveFromEventList+0xa8>)
 8008188:	189a      	adds	r2, r3, r2
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	3304      	adds	r3, #4
 800818e:	0019      	movs	r1, r3
 8008190:	0010      	movs	r0, r2
 8008192:	f7fe fee2 	bl	8006f5a <vListInsertEnd>
 8008196:	e007      	b.n	80081a8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	3318      	adds	r3, #24
 800819c:	001a      	movs	r2, r3
 800819e:	4b0f      	ldr	r3, [pc, #60]	; (80081dc <xTaskRemoveFromEventList+0xac>)
 80081a0:	0011      	movs	r1, r2
 80081a2:	0018      	movs	r0, r3
 80081a4:	f7fe fed9 	bl	8006f5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ac:	4b0c      	ldr	r3, [pc, #48]	; (80081e0 <xTaskRemoveFromEventList+0xb0>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d905      	bls.n	80081c2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80081b6:	2301      	movs	r3, #1
 80081b8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80081ba:	4b0a      	ldr	r3, [pc, #40]	; (80081e4 <xTaskRemoveFromEventList+0xb4>)
 80081bc:	2201      	movs	r2, #1
 80081be:	601a      	str	r2, [r3, #0]
 80081c0:	e001      	b.n	80081c6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80081c2:	2300      	movs	r3, #0
 80081c4:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80081c6:	68fb      	ldr	r3, [r7, #12]
}
 80081c8:	0018      	movs	r0, r3
 80081ca:	46bd      	mov	sp, r7
 80081cc:	b004      	add	sp, #16
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	20000ff4 	.word	0x20000ff4
 80081d4:	20000fd4 	.word	0x20000fd4
 80081d8:	20000afc 	.word	0x20000afc
 80081dc:	20000f8c 	.word	0x20000f8c
 80081e0:	20000af8 	.word	0x20000af8
 80081e4:	20000fe0 	.word	0x20000fe0

080081e8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80081f2:	4b21      	ldr	r3, [pc, #132]	; (8008278 <vTaskRemoveFromUnorderedEventList+0x90>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d101      	bne.n	80081fe <vTaskRemoveFromUnorderedEventList+0x16>
 80081fa:	b672      	cpsid	i
 80081fc:	e7fe      	b.n	80081fc <vTaskRemoveFromUnorderedEventList+0x14>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	2280      	movs	r2, #128	; 0x80
 8008202:	0612      	lsls	r2, r2, #24
 8008204:	431a      	orrs	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <vTaskRemoveFromUnorderedEventList+0x32>
 8008216:	b672      	cpsid	i
 8008218:	e7fe      	b.n	8008218 <vTaskRemoveFromUnorderedEventList+0x30>
	( void ) uxListRemove( pxEventListItem );
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	0018      	movs	r0, r3
 800821e:	f7fe fef4 	bl	800700a <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	3304      	adds	r3, #4
 8008226:	0018      	movs	r0, r3
 8008228:	f7fe feef 	bl	800700a <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008230:	4b12      	ldr	r3, [pc, #72]	; (800827c <vTaskRemoveFromUnorderedEventList+0x94>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	429a      	cmp	r2, r3
 8008236:	d903      	bls.n	8008240 <vTaskRemoveFromUnorderedEventList+0x58>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800823c:	4b0f      	ldr	r3, [pc, #60]	; (800827c <vTaskRemoveFromUnorderedEventList+0x94>)
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008244:	0013      	movs	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	189b      	adds	r3, r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4a0c      	ldr	r2, [pc, #48]	; (8008280 <vTaskRemoveFromUnorderedEventList+0x98>)
 800824e:	189a      	adds	r2, r3, r2
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3304      	adds	r3, #4
 8008254:	0019      	movs	r1, r3
 8008256:	0010      	movs	r0, r2
 8008258:	f7fe fe7f 	bl	8006f5a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008260:	4b08      	ldr	r3, [pc, #32]	; (8008284 <vTaskRemoveFromUnorderedEventList+0x9c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008266:	429a      	cmp	r2, r3
 8008268:	d902      	bls.n	8008270 <vTaskRemoveFromUnorderedEventList+0x88>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800826a:	4b07      	ldr	r3, [pc, #28]	; (8008288 <vTaskRemoveFromUnorderedEventList+0xa0>)
 800826c:	2201      	movs	r2, #1
 800826e:	601a      	str	r2, [r3, #0]
	}
}
 8008270:	46c0      	nop			; (mov r8, r8)
 8008272:	46bd      	mov	sp, r7
 8008274:	b004      	add	sp, #16
 8008276:	bd80      	pop	{r7, pc}
 8008278:	20000ff4 	.word	0x20000ff4
 800827c:	20000fd4 	.word	0x20000fd4
 8008280:	20000afc 	.word	0x20000afc
 8008284:	20000af8 	.word	0x20000af8
 8008288:	20000fe0 	.word	0x20000fe0

0800828c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008294:	4b05      	ldr	r3, [pc, #20]	; (80082ac <vTaskInternalSetTimeOutState+0x20>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800829c:	4b04      	ldr	r3, [pc, #16]	; (80082b0 <vTaskInternalSetTimeOutState+0x24>)
 800829e:	681a      	ldr	r2, [r3, #0]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	605a      	str	r2, [r3, #4]
}
 80082a4:	46c0      	nop			; (mov r8, r8)
 80082a6:	46bd      	mov	sp, r7
 80082a8:	b002      	add	sp, #8
 80082aa:	bd80      	pop	{r7, pc}
 80082ac:	20000fe4 	.word	0x20000fe4
 80082b0:	20000fd0 	.word	0x20000fd0

080082b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <xTaskCheckForTimeOut+0x14>
 80082c4:	b672      	cpsid	i
 80082c6:	e7fe      	b.n	80082c6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d101      	bne.n	80082d2 <xTaskCheckForTimeOut+0x1e>
 80082ce:	b672      	cpsid	i
 80082d0:	e7fe      	b.n	80082d0 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80082d2:	f000 fdcd 	bl	8008e70 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80082d6:	4b1d      	ldr	r3, [pc, #116]	; (800834c <xTaskCheckForTimeOut+0x98>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	1ad3      	subs	r3, r2, r3
 80082e4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3301      	adds	r3, #1
 80082ec:	d102      	bne.n	80082f4 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	617b      	str	r3, [r7, #20]
 80082f2:	e024      	b.n	800833e <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	4b15      	ldr	r3, [pc, #84]	; (8008350 <xTaskCheckForTimeOut+0x9c>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d007      	beq.n	8008310 <xTaskCheckForTimeOut+0x5c>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	429a      	cmp	r2, r3
 8008308:	d302      	bcc.n	8008310 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800830a:	2301      	movs	r3, #1
 800830c:	617b      	str	r3, [r7, #20]
 800830e:	e016      	b.n	800833e <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	429a      	cmp	r2, r3
 8008318:	d20c      	bcs.n	8008334 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	1ad2      	subs	r2, r2, r3
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	0018      	movs	r0, r3
 800832a:	f7ff ffaf 	bl	800828c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800832e:	2300      	movs	r3, #0
 8008330:	617b      	str	r3, [r7, #20]
 8008332:	e004      	b.n	800833e <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800833a:	2301      	movs	r3, #1
 800833c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800833e:	f000 fda9 	bl	8008e94 <vPortExitCritical>

	return xReturn;
 8008342:	697b      	ldr	r3, [r7, #20]
}
 8008344:	0018      	movs	r0, r3
 8008346:	46bd      	mov	sp, r7
 8008348:	b006      	add	sp, #24
 800834a:	bd80      	pop	{r7, pc}
 800834c:	20000fd0 	.word	0x20000fd0
 8008350:	20000fe4 	.word	0x20000fe4

08008354 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008354:	b580      	push	{r7, lr}
 8008356:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008358:	4b02      	ldr	r3, [pc, #8]	; (8008364 <vTaskMissedYield+0x10>)
 800835a:	2201      	movs	r2, #1
 800835c:	601a      	str	r2, [r3, #0]
}
 800835e:	46c0      	nop			; (mov r8, r8)
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}
 8008364:	20000fe0 	.word	0x20000fe0

08008368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008370:	f000 f84e 	bl	8008410 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008374:	4b03      	ldr	r3, [pc, #12]	; (8008384 <prvIdleTask+0x1c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d9f9      	bls.n	8008370 <prvIdleTask+0x8>
			{
				taskYIELD();
 800837c:	f000 fd68 	bl	8008e50 <vPortYield>
		prvCheckTasksWaitingTermination();
 8008380:	e7f6      	b.n	8008370 <prvIdleTask+0x8>
 8008382:	46c0      	nop			; (mov r8, r8)
 8008384:	20000afc 	.word	0x20000afc

08008388 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800838e:	2300      	movs	r3, #0
 8008390:	607b      	str	r3, [r7, #4]
 8008392:	e00c      	b.n	80083ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	0013      	movs	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	189b      	adds	r3, r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4a14      	ldr	r2, [pc, #80]	; (80083f0 <prvInitialiseTaskLists+0x68>)
 80083a0:	189b      	adds	r3, r3, r2
 80083a2:	0018      	movs	r0, r3
 80083a4:	f7fe fdb0 	bl	8006f08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	3301      	adds	r3, #1
 80083ac:	607b      	str	r3, [r7, #4]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b37      	cmp	r3, #55	; 0x37
 80083b2:	d9ef      	bls.n	8008394 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80083b4:	4b0f      	ldr	r3, [pc, #60]	; (80083f4 <prvInitialiseTaskLists+0x6c>)
 80083b6:	0018      	movs	r0, r3
 80083b8:	f7fe fda6 	bl	8006f08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80083bc:	4b0e      	ldr	r3, [pc, #56]	; (80083f8 <prvInitialiseTaskLists+0x70>)
 80083be:	0018      	movs	r0, r3
 80083c0:	f7fe fda2 	bl	8006f08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80083c4:	4b0d      	ldr	r3, [pc, #52]	; (80083fc <prvInitialiseTaskLists+0x74>)
 80083c6:	0018      	movs	r0, r3
 80083c8:	f7fe fd9e 	bl	8006f08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80083cc:	4b0c      	ldr	r3, [pc, #48]	; (8008400 <prvInitialiseTaskLists+0x78>)
 80083ce:	0018      	movs	r0, r3
 80083d0:	f7fe fd9a 	bl	8006f08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80083d4:	4b0b      	ldr	r3, [pc, #44]	; (8008404 <prvInitialiseTaskLists+0x7c>)
 80083d6:	0018      	movs	r0, r3
 80083d8:	f7fe fd96 	bl	8006f08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80083dc:	4b0a      	ldr	r3, [pc, #40]	; (8008408 <prvInitialiseTaskLists+0x80>)
 80083de:	4a05      	ldr	r2, [pc, #20]	; (80083f4 <prvInitialiseTaskLists+0x6c>)
 80083e0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80083e2:	4b0a      	ldr	r3, [pc, #40]	; (800840c <prvInitialiseTaskLists+0x84>)
 80083e4:	4a04      	ldr	r2, [pc, #16]	; (80083f8 <prvInitialiseTaskLists+0x70>)
 80083e6:	601a      	str	r2, [r3, #0]
}
 80083e8:	46c0      	nop			; (mov r8, r8)
 80083ea:	46bd      	mov	sp, r7
 80083ec:	b002      	add	sp, #8
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	20000afc 	.word	0x20000afc
 80083f4:	20000f5c 	.word	0x20000f5c
 80083f8:	20000f70 	.word	0x20000f70
 80083fc:	20000f8c 	.word	0x20000f8c
 8008400:	20000fa0 	.word	0x20000fa0
 8008404:	20000fb8 	.word	0x20000fb8
 8008408:	20000f84 	.word	0x20000f84
 800840c:	20000f88 	.word	0x20000f88

08008410 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008416:	e01a      	b.n	800844e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008418:	f000 fd2a 	bl	8008e70 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800841c:	4b10      	ldr	r3, [pc, #64]	; (8008460 <prvCheckTasksWaitingTermination+0x50>)
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	3304      	adds	r3, #4
 8008428:	0018      	movs	r0, r3
 800842a:	f7fe fdee 	bl	800700a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800842e:	4b0d      	ldr	r3, [pc, #52]	; (8008464 <prvCheckTasksWaitingTermination+0x54>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	1e5a      	subs	r2, r3, #1
 8008434:	4b0b      	ldr	r3, [pc, #44]	; (8008464 <prvCheckTasksWaitingTermination+0x54>)
 8008436:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008438:	4b0b      	ldr	r3, [pc, #44]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	1e5a      	subs	r2, r3, #1
 800843e:	4b0a      	ldr	r3, [pc, #40]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 8008440:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8008442:	f000 fd27 	bl	8008e94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	0018      	movs	r0, r3
 800844a:	f000 f80f 	bl	800846c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800844e:	4b06      	ldr	r3, [pc, #24]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e0      	bne.n	8008418 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008456:	46c0      	nop			; (mov r8, r8)
 8008458:	46c0      	nop			; (mov r8, r8)
 800845a:	46bd      	mov	sp, r7
 800845c:	b002      	add	sp, #8
 800845e:	bd80      	pop	{r7, pc}
 8008460:	20000fa0 	.word	0x20000fa0
 8008464:	20000fcc 	.word	0x20000fcc
 8008468:	20000fb4 	.word	0x20000fb4

0800846c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3354      	adds	r3, #84	; 0x54
 8008478:	0018      	movs	r0, r3
 800847a:	f001 fb07 	bl	8009a8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	22a5      	movs	r2, #165	; 0xa5
 8008482:	5c9b      	ldrb	r3, [r3, r2]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d109      	bne.n	800849c <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800848c:	0018      	movs	r0, r3
 800848e:	f000 fe33 	bl	80090f8 <vPortFree>
				vPortFree( pxTCB );
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	0018      	movs	r0, r3
 8008496:	f000 fe2f 	bl	80090f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800849a:	e010      	b.n	80084be <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	22a5      	movs	r2, #165	; 0xa5
 80084a0:	5c9b      	ldrb	r3, [r3, r2]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d104      	bne.n	80084b0 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	0018      	movs	r0, r3
 80084aa:	f000 fe25 	bl	80090f8 <vPortFree>
	}
 80084ae:	e006      	b.n	80084be <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	22a5      	movs	r2, #165	; 0xa5
 80084b4:	5c9b      	ldrb	r3, [r3, r2]
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d001      	beq.n	80084be <prvDeleteTCB+0x52>
 80084ba:	b672      	cpsid	i
 80084bc:	e7fe      	b.n	80084bc <prvDeleteTCB+0x50>
	}
 80084be:	46c0      	nop			; (mov r8, r8)
 80084c0:	46bd      	mov	sp, r7
 80084c2:	b002      	add	sp, #8
 80084c4:	bd80      	pop	{r7, pc}
	...

080084c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b082      	sub	sp, #8
 80084cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084ce:	4b0b      	ldr	r3, [pc, #44]	; (80084fc <prvResetNextTaskUnblockTime+0x34>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d104      	bne.n	80084e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80084d8:	4b09      	ldr	r3, [pc, #36]	; (8008500 <prvResetNextTaskUnblockTime+0x38>)
 80084da:	2201      	movs	r2, #1
 80084dc:	4252      	negs	r2, r2
 80084de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80084e0:	e008      	b.n	80084f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e2:	4b06      	ldr	r3, [pc, #24]	; (80084fc <prvResetNextTaskUnblockTime+0x34>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	4b03      	ldr	r3, [pc, #12]	; (8008500 <prvResetNextTaskUnblockTime+0x38>)
 80084f2:	601a      	str	r2, [r3, #0]
}
 80084f4:	46c0      	nop			; (mov r8, r8)
 80084f6:	46bd      	mov	sp, r7
 80084f8:	b002      	add	sp, #8
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	20000f84 	.word	0x20000f84
 8008500:	20000fec 	.word	0x20000fec

08008504 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800850a:	4b0a      	ldr	r3, [pc, #40]	; (8008534 <xTaskGetSchedulerState+0x30>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d102      	bne.n	8008518 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008512:	2301      	movs	r3, #1
 8008514:	607b      	str	r3, [r7, #4]
 8008516:	e008      	b.n	800852a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008518:	4b07      	ldr	r3, [pc, #28]	; (8008538 <xTaskGetSchedulerState+0x34>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d102      	bne.n	8008526 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008520:	2302      	movs	r3, #2
 8008522:	607b      	str	r3, [r7, #4]
 8008524:	e001      	b.n	800852a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008526:	2300      	movs	r3, #0
 8008528:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800852a:	687b      	ldr	r3, [r7, #4]
	}
 800852c:	0018      	movs	r0, r3
 800852e:	46bd      	mov	sp, r7
 8008530:	b002      	add	sp, #8
 8008532:	bd80      	pop	{r7, pc}
 8008534:	20000fd8 	.word	0x20000fd8
 8008538:	20000ff4 	.word	0x20000ff4

0800853c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008548:	2300      	movs	r3, #0
 800854a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d044      	beq.n	80085dc <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008552:	4b25      	ldr	r3, [pc, #148]	; (80085e8 <xTaskPriorityDisinherit+0xac>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68ba      	ldr	r2, [r7, #8]
 8008558:	429a      	cmp	r2, r3
 800855a:	d001      	beq.n	8008560 <xTaskPriorityDisinherit+0x24>
 800855c:	b672      	cpsid	i
 800855e:	e7fe      	b.n	800855e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <xTaskPriorityDisinherit+0x30>
 8008568:	b672      	cpsid	i
 800856a:	e7fe      	b.n	800856a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008570:	1e5a      	subs	r2, r3, #1
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800857e:	429a      	cmp	r2, r3
 8008580:	d02c      	beq.n	80085dc <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008586:	2b00      	cmp	r3, #0
 8008588:	d128      	bne.n	80085dc <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	3304      	adds	r3, #4
 800858e:	0018      	movs	r0, r3
 8008590:	f7fe fd3b 	bl	800700a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a0:	2238      	movs	r2, #56	; 0x38
 80085a2:	1ad2      	subs	r2, r2, r3
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ac:	4b0f      	ldr	r3, [pc, #60]	; (80085ec <xTaskPriorityDisinherit+0xb0>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d903      	bls.n	80085bc <xTaskPriorityDisinherit+0x80>
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085b8:	4b0c      	ldr	r3, [pc, #48]	; (80085ec <xTaskPriorityDisinherit+0xb0>)
 80085ba:	601a      	str	r2, [r3, #0]
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c0:	0013      	movs	r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	189b      	adds	r3, r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4a09      	ldr	r2, [pc, #36]	; (80085f0 <xTaskPriorityDisinherit+0xb4>)
 80085ca:	189a      	adds	r2, r3, r2
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	3304      	adds	r3, #4
 80085d0:	0019      	movs	r1, r3
 80085d2:	0010      	movs	r0, r2
 80085d4:	f7fe fcc1 	bl	8006f5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80085d8:	2301      	movs	r3, #1
 80085da:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80085dc:	68fb      	ldr	r3, [r7, #12]
	}
 80085de:	0018      	movs	r0, r3
 80085e0:	46bd      	mov	sp, r7
 80085e2:	b004      	add	sp, #16
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	46c0      	nop			; (mov r8, r8)
 80085e8:	20000af8 	.word	0x20000af8
 80085ec:	20000fd4 	.word	0x20000fd4
 80085f0:	20000afc 	.word	0x20000afc

080085f4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80085fa:	4b08      	ldr	r3, [pc, #32]	; (800861c <uxTaskResetEventItemValue+0x28>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	699b      	ldr	r3, [r3, #24]
 8008600:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008602:	4b06      	ldr	r3, [pc, #24]	; (800861c <uxTaskResetEventItemValue+0x28>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008608:	4b04      	ldr	r3, [pc, #16]	; (800861c <uxTaskResetEventItemValue+0x28>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2138      	movs	r1, #56	; 0x38
 800860e:	1a8a      	subs	r2, r1, r2
 8008610:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008612:	687b      	ldr	r3, [r7, #4]
}
 8008614:	0018      	movs	r0, r3
 8008616:	46bd      	mov	sp, r7
 8008618:	b002      	add	sp, #8
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000af8 	.word	0x20000af8

08008620 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800862a:	4b21      	ldr	r3, [pc, #132]	; (80086b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008630:	4b20      	ldr	r3, [pc, #128]	; (80086b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3304      	adds	r3, #4
 8008636:	0018      	movs	r0, r3
 8008638:	f7fe fce7 	bl	800700a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	3301      	adds	r3, #1
 8008640:	d10b      	bne.n	800865a <prvAddCurrentTaskToDelayedList+0x3a>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d008      	beq.n	800865a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008648:	4b1a      	ldr	r3, [pc, #104]	; (80086b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	1d1a      	adds	r2, r3, #4
 800864e:	4b1a      	ldr	r3, [pc, #104]	; (80086b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008650:	0011      	movs	r1, r2
 8008652:	0018      	movs	r0, r3
 8008654:	f7fe fc81 	bl	8006f5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008658:	e026      	b.n	80086a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	18d3      	adds	r3, r2, r3
 8008660:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008662:	4b14      	ldr	r3, [pc, #80]	; (80086b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800866a:	68ba      	ldr	r2, [r7, #8]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	429a      	cmp	r2, r3
 8008670:	d209      	bcs.n	8008686 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008672:	4b12      	ldr	r3, [pc, #72]	; (80086bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	4b0f      	ldr	r3, [pc, #60]	; (80086b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3304      	adds	r3, #4
 800867c:	0019      	movs	r1, r3
 800867e:	0010      	movs	r0, r2
 8008680:	f7fe fc8d 	bl	8006f9e <vListInsert>
}
 8008684:	e010      	b.n	80086a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008686:	4b0e      	ldr	r3, [pc, #56]	; (80086c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	4b0a      	ldr	r3, [pc, #40]	; (80086b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	3304      	adds	r3, #4
 8008690:	0019      	movs	r1, r3
 8008692:	0010      	movs	r0, r2
 8008694:	f7fe fc83 	bl	8006f9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008698:	4b0a      	ldr	r3, [pc, #40]	; (80086c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d202      	bcs.n	80086a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80086a2:	4b08      	ldr	r3, [pc, #32]	; (80086c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	601a      	str	r2, [r3, #0]
}
 80086a8:	46c0      	nop			; (mov r8, r8)
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b004      	add	sp, #16
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	20000fd0 	.word	0x20000fd0
 80086b4:	20000af8 	.word	0x20000af8
 80086b8:	20000fb8 	.word	0x20000fb8
 80086bc:	20000f88 	.word	0x20000f88
 80086c0:	20000f84 	.word	0x20000f84
 80086c4:	20000fec 	.word	0x20000fec

080086c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80086c8:	b590      	push	{r4, r7, lr}
 80086ca:	b089      	sub	sp, #36	; 0x24
 80086cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80086ce:	2300      	movs	r3, #0
 80086d0:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80086d2:	f000 fac9 	bl	8008c68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80086d6:	4b17      	ldr	r3, [pc, #92]	; (8008734 <xTimerCreateTimerTask+0x6c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d020      	beq.n	8008720 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80086de:	2300      	movs	r3, #0
 80086e0:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80086e6:	003a      	movs	r2, r7
 80086e8:	1d39      	adds	r1, r7, #4
 80086ea:	2308      	movs	r3, #8
 80086ec:	18fb      	adds	r3, r7, r3
 80086ee:	0018      	movs	r0, r3
 80086f0:	f7fe fa4e 	bl	8006b90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80086f4:	683c      	ldr	r4, [r7, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	490f      	ldr	r1, [pc, #60]	; (8008738 <xTimerCreateTimerTask+0x70>)
 80086fc:	480f      	ldr	r0, [pc, #60]	; (800873c <xTimerCreateTimerTask+0x74>)
 80086fe:	9202      	str	r2, [sp, #8]
 8008700:	9301      	str	r3, [sp, #4]
 8008702:	2302      	movs	r3, #2
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	2300      	movs	r3, #0
 8008708:	0022      	movs	r2, r4
 800870a:	f7ff f8d2 	bl	80078b2 <xTaskCreateStatic>
 800870e:	0002      	movs	r2, r0
 8008710:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <xTimerCreateTimerTask+0x78>)
 8008712:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008714:	4b0a      	ldr	r3, [pc, #40]	; (8008740 <xTimerCreateTimerTask+0x78>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d001      	beq.n	8008720 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800871c:	2301      	movs	r3, #1
 800871e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d101      	bne.n	800872a <xTimerCreateTimerTask+0x62>
 8008726:	b672      	cpsid	i
 8008728:	e7fe      	b.n	8008728 <xTimerCreateTimerTask+0x60>
	return xReturn;
 800872a:	68fb      	ldr	r3, [r7, #12]
}
 800872c:	0018      	movs	r0, r3
 800872e:	46bd      	mov	sp, r7
 8008730:	b005      	add	sp, #20
 8008732:	bd90      	pop	{r4, r7, pc}
 8008734:	20001028 	.word	0x20001028
 8008738:	08009c64 	.word	0x08009c64
 800873c:	08008861 	.word	0x08008861
 8008740:	2000102c 	.word	0x2000102c

08008744 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008744:	b590      	push	{r4, r7, lr}
 8008746:	b08b      	sub	sp, #44	; 0x2c
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
 8008750:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008752:	2300      	movs	r3, #0
 8008754:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <xTimerGenericCommand+0x1c>
 800875c:	b672      	cpsid	i
 800875e:	e7fe      	b.n	800875e <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008760:	4b1c      	ldr	r3, [pc, #112]	; (80087d4 <xTimerGenericCommand+0x90>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d030      	beq.n	80087ca <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008768:	2414      	movs	r4, #20
 800876a:	193b      	adds	r3, r7, r4
 800876c:	68ba      	ldr	r2, [r7, #8]
 800876e:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008770:	193b      	adds	r3, r7, r4
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008776:	193b      	adds	r3, r7, r4
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b05      	cmp	r3, #5
 8008780:	dc19      	bgt.n	80087b6 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008782:	f7ff febf 	bl	8008504 <xTaskGetSchedulerState>
 8008786:	0003      	movs	r3, r0
 8008788:	2b02      	cmp	r3, #2
 800878a:	d109      	bne.n	80087a0 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800878c:	4b11      	ldr	r3, [pc, #68]	; (80087d4 <xTimerGenericCommand+0x90>)
 800878e:	6818      	ldr	r0, [r3, #0]
 8008790:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008792:	1939      	adds	r1, r7, r4
 8008794:	2300      	movs	r3, #0
 8008796:	f7fe fd27 	bl	80071e8 <xQueueGenericSend>
 800879a:	0003      	movs	r3, r0
 800879c:	627b      	str	r3, [r7, #36]	; 0x24
 800879e:	e014      	b.n	80087ca <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80087a0:	4b0c      	ldr	r3, [pc, #48]	; (80087d4 <xTimerGenericCommand+0x90>)
 80087a2:	6818      	ldr	r0, [r3, #0]
 80087a4:	2314      	movs	r3, #20
 80087a6:	18f9      	adds	r1, r7, r3
 80087a8:	2300      	movs	r3, #0
 80087aa:	2200      	movs	r2, #0
 80087ac:	f7fe fd1c 	bl	80071e8 <xQueueGenericSend>
 80087b0:	0003      	movs	r3, r0
 80087b2:	627b      	str	r3, [r7, #36]	; 0x24
 80087b4:	e009      	b.n	80087ca <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80087b6:	4b07      	ldr	r3, [pc, #28]	; (80087d4 <xTimerGenericCommand+0x90>)
 80087b8:	6818      	ldr	r0, [r3, #0]
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	2314      	movs	r3, #20
 80087be:	18f9      	adds	r1, r7, r3
 80087c0:	2300      	movs	r3, #0
 80087c2:	f7fe fdd5 	bl	8007370 <xQueueGenericSendFromISR>
 80087c6:	0003      	movs	r3, r0
 80087c8:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80087ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80087cc:	0018      	movs	r0, r3
 80087ce:	46bd      	mov	sp, r7
 80087d0:	b00b      	add	sp, #44	; 0x2c
 80087d2:	bd90      	pop	{r4, r7, pc}
 80087d4:	20001028 	.word	0x20001028

080087d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af02      	add	r7, sp, #8
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087e2:	4b1e      	ldr	r3, [pc, #120]	; (800885c <prvProcessExpiredTimer+0x84>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	3304      	adds	r3, #4
 80087f0:	0018      	movs	r0, r3
 80087f2:	f7fe fc0a 	bl	800700a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2228      	movs	r2, #40	; 0x28
 80087fa:	5c9b      	ldrb	r3, [r3, r2]
 80087fc:	001a      	movs	r2, r3
 80087fe:	2304      	movs	r3, #4
 8008800:	4013      	ands	r3, r2
 8008802:	d019      	beq.n	8008838 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	699a      	ldr	r2, [r3, #24]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	18d1      	adds	r1, r2, r3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	683a      	ldr	r2, [r7, #0]
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f000 f8c3 	bl	800899c <prvInsertTimerInActiveList>
 8008816:	1e03      	subs	r3, r0, #0
 8008818:	d017      	beq.n	800884a <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	2300      	movs	r3, #0
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	2300      	movs	r3, #0
 8008824:	2100      	movs	r1, #0
 8008826:	f7ff ff8d 	bl	8008744 <xTimerGenericCommand>
 800882a:	0003      	movs	r3, r0
 800882c:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d10a      	bne.n	800884a <prvProcessExpiredTimer+0x72>
 8008834:	b672      	cpsid	i
 8008836:	e7fe      	b.n	8008836 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2228      	movs	r2, #40	; 0x28
 800883c:	5c9b      	ldrb	r3, [r3, r2]
 800883e:	2201      	movs	r2, #1
 8008840:	4393      	bics	r3, r2
 8008842:	b2d9      	uxtb	r1, r3
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2228      	movs	r2, #40	; 0x28
 8008848:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	0010      	movs	r0, r2
 8008852:	4798      	blx	r3
}
 8008854:	46c0      	nop			; (mov r8, r8)
 8008856:	46bd      	mov	sp, r7
 8008858:	b004      	add	sp, #16
 800885a:	bd80      	pop	{r7, pc}
 800885c:	20001020 	.word	0x20001020

08008860 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008868:	2308      	movs	r3, #8
 800886a:	18fb      	adds	r3, r7, r3
 800886c:	0018      	movs	r0, r3
 800886e:	f000 f853 	bl	8008918 <prvGetNextExpireTime>
 8008872:	0003      	movs	r3, r0
 8008874:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	0011      	movs	r1, r2
 800887c:	0018      	movs	r0, r3
 800887e:	f000 f803 	bl	8008888 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008882:	f000 f8cd 	bl	8008a20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008886:	e7ef      	b.n	8008868 <prvTimerTask+0x8>

08008888 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008892:	f7ff fa2b 	bl	8007cec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008896:	2308      	movs	r3, #8
 8008898:	18fb      	adds	r3, r7, r3
 800889a:	0018      	movs	r0, r3
 800889c:	f000 f85e 	bl	800895c <prvSampleTimeNow>
 80088a0:	0003      	movs	r3, r0
 80088a2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d12b      	bne.n	8008902 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10c      	bne.n	80088ca <prvProcessTimerOrBlockTask+0x42>
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d808      	bhi.n	80088ca <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80088b8:	f7ff fa24 	bl	8007d04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	0011      	movs	r1, r2
 80088c2:	0018      	movs	r0, r3
 80088c4:	f7ff ff88 	bl	80087d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80088c8:	e01d      	b.n	8008906 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d008      	beq.n	80088e2 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80088d0:	4b0f      	ldr	r3, [pc, #60]	; (8008910 <prvProcessTimerOrBlockTask+0x88>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d101      	bne.n	80088de <prvProcessTimerOrBlockTask+0x56>
 80088da:	2301      	movs	r3, #1
 80088dc:	e000      	b.n	80088e0 <prvProcessTimerOrBlockTask+0x58>
 80088de:	2300      	movs	r3, #0
 80088e0:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80088e2:	4b0c      	ldr	r3, [pc, #48]	; (8008914 <prvProcessTimerOrBlockTask+0x8c>)
 80088e4:	6818      	ldr	r0, [r3, #0]
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	683a      	ldr	r2, [r7, #0]
 80088ee:	0019      	movs	r1, r3
 80088f0:	f7fe ffac 	bl	800784c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80088f4:	f7ff fa06 	bl	8007d04 <xTaskResumeAll>
 80088f8:	1e03      	subs	r3, r0, #0
 80088fa:	d104      	bne.n	8008906 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 80088fc:	f000 faa8 	bl	8008e50 <vPortYield>
}
 8008900:	e001      	b.n	8008906 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8008902:	f7ff f9ff 	bl	8007d04 <xTaskResumeAll>
}
 8008906:	46c0      	nop			; (mov r8, r8)
 8008908:	46bd      	mov	sp, r7
 800890a:	b004      	add	sp, #16
 800890c:	bd80      	pop	{r7, pc}
 800890e:	46c0      	nop			; (mov r8, r8)
 8008910:	20001024 	.word	0x20001024
 8008914:	20001028 	.word	0x20001028

08008918 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008920:	4b0d      	ldr	r3, [pc, #52]	; (8008958 <prvGetNextExpireTime+0x40>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d101      	bne.n	800892e <prvGetNextExpireTime+0x16>
 800892a:	2201      	movs	r2, #1
 800892c:	e000      	b.n	8008930 <prvGetNextExpireTime+0x18>
 800892e:	2200      	movs	r2, #0
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d105      	bne.n	8008948 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800893c:	4b06      	ldr	r3, [pc, #24]	; (8008958 <prvGetNextExpireTime+0x40>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	60fb      	str	r3, [r7, #12]
 8008946:	e001      	b.n	800894c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008948:	2300      	movs	r3, #0
 800894a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800894c:	68fb      	ldr	r3, [r7, #12]
}
 800894e:	0018      	movs	r0, r3
 8008950:	46bd      	mov	sp, r7
 8008952:	b004      	add	sp, #16
 8008954:	bd80      	pop	{r7, pc}
 8008956:	46c0      	nop			; (mov r8, r8)
 8008958:	20001020 	.word	0x20001020

0800895c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008964:	f7ff fa5a 	bl	8007e1c <xTaskGetTickCount>
 8008968:	0003      	movs	r3, r0
 800896a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800896c:	4b0a      	ldr	r3, [pc, #40]	; (8008998 <prvSampleTimeNow+0x3c>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	429a      	cmp	r2, r3
 8008974:	d205      	bcs.n	8008982 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8008976:	f000 f919 	bl	8008bac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	601a      	str	r2, [r3, #0]
 8008980:	e002      	b.n	8008988 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008988:	4b03      	ldr	r3, [pc, #12]	; (8008998 <prvSampleTimeNow+0x3c>)
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800898e:	68fb      	ldr	r3, [r7, #12]
}
 8008990:	0018      	movs	r0, r3
 8008992:	46bd      	mov	sp, r7
 8008994:	b004      	add	sp, #16
 8008996:	bd80      	pop	{r7, pc}
 8008998:	20001030 	.word	0x20001030

0800899c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b086      	sub	sp, #24
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
 80089a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d812      	bhi.n	80089e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	1ad2      	subs	r2, r2, r3
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	699b      	ldr	r3, [r3, #24]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d302      	bcc.n	80089d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80089d0:	2301      	movs	r3, #1
 80089d2:	617b      	str	r3, [r7, #20]
 80089d4:	e01b      	b.n	8008a0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80089d6:	4b10      	ldr	r3, [pc, #64]	; (8008a18 <prvInsertTimerInActiveList+0x7c>)
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	3304      	adds	r3, #4
 80089de:	0019      	movs	r1, r3
 80089e0:	0010      	movs	r0, r2
 80089e2:	f7fe fadc 	bl	8006f9e <vListInsert>
 80089e6:	e012      	b.n	8008a0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d206      	bcs.n	80089fe <prvInsertTimerInActiveList+0x62>
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d302      	bcc.n	80089fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80089f8:	2301      	movs	r3, #1
 80089fa:	617b      	str	r3, [r7, #20]
 80089fc:	e007      	b.n	8008a0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089fe:	4b07      	ldr	r3, [pc, #28]	; (8008a1c <prvInsertTimerInActiveList+0x80>)
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	3304      	adds	r3, #4
 8008a06:	0019      	movs	r1, r3
 8008a08:	0010      	movs	r0, r2
 8008a0a:	f7fe fac8 	bl	8006f9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008a0e:	697b      	ldr	r3, [r7, #20]
}
 8008a10:	0018      	movs	r0, r3
 8008a12:	46bd      	mov	sp, r7
 8008a14:	b006      	add	sp, #24
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	20001024 	.word	0x20001024
 8008a1c:	20001020 	.word	0x20001020

08008a20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008a20:	b590      	push	{r4, r7, lr}
 8008a22:	b08d      	sub	sp, #52	; 0x34
 8008a24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a26:	e0ac      	b.n	8008b82 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008a28:	2208      	movs	r2, #8
 8008a2a:	18bb      	adds	r3, r7, r2
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	da0f      	bge.n	8008a52 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008a32:	18bb      	adds	r3, r7, r2
 8008a34:	3304      	adds	r3, #4
 8008a36:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d101      	bne.n	8008a42 <prvProcessReceivedCommands+0x22>
 8008a3e:	b672      	cpsid	i
 8008a40:	e7fe      	b.n	8008a40 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a48:	6858      	ldr	r0, [r3, #4]
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	0019      	movs	r1, r3
 8008a50:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008a52:	2208      	movs	r2, #8
 8008a54:	18bb      	adds	r3, r7, r2
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	da00      	bge.n	8008a5e <prvProcessReceivedCommands+0x3e>
 8008a5c:	e091      	b.n	8008b82 <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008a5e:	18bb      	adds	r3, r7, r2
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	695b      	ldr	r3, [r3, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d004      	beq.n	8008a76 <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	3304      	adds	r3, #4
 8008a70:	0018      	movs	r0, r3
 8008a72:	f7fe faca 	bl	800700a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a76:	1d3b      	adds	r3, r7, #4
 8008a78:	0018      	movs	r0, r3
 8008a7a:	f7ff ff6f 	bl	800895c <prvSampleTimeNow>
 8008a7e:	0003      	movs	r3, r0
 8008a80:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8008a82:	2308      	movs	r3, #8
 8008a84:	18fb      	adds	r3, r7, r3
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2b09      	cmp	r3, #9
 8008a8a:	d900      	bls.n	8008a8e <prvProcessReceivedCommands+0x6e>
 8008a8c:	e078      	b.n	8008b80 <prvProcessReceivedCommands+0x160>
 8008a8e:	009a      	lsls	r2, r3, #2
 8008a90:	4b44      	ldr	r3, [pc, #272]	; (8008ba4 <prvProcessReceivedCommands+0x184>)
 8008a92:	18d3      	adds	r3, r2, r3
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a98:	6a3b      	ldr	r3, [r7, #32]
 8008a9a:	2228      	movs	r2, #40	; 0x28
 8008a9c:	5c9b      	ldrb	r3, [r3, r2]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	b2d9      	uxtb	r1, r3
 8008aa4:	6a3b      	ldr	r3, [r7, #32]
 8008aa6:	2228      	movs	r2, #40	; 0x28
 8008aa8:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008aaa:	2408      	movs	r4, #8
 8008aac:	193b      	adds	r3, r7, r4
 8008aae:	685a      	ldr	r2, [r3, #4]
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	699b      	ldr	r3, [r3, #24]
 8008ab4:	18d1      	adds	r1, r2, r3
 8008ab6:	193b      	adds	r3, r7, r4
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	69fa      	ldr	r2, [r7, #28]
 8008abc:	6a38      	ldr	r0, [r7, #32]
 8008abe:	f7ff ff6d 	bl	800899c <prvInsertTimerInActiveList>
 8008ac2:	1e03      	subs	r3, r0, #0
 8008ac4:	d05d      	beq.n	8008b82 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ac6:	6a3b      	ldr	r3, [r7, #32]
 8008ac8:	6a1b      	ldr	r3, [r3, #32]
 8008aca:	6a3a      	ldr	r2, [r7, #32]
 8008acc:	0010      	movs	r0, r2
 8008ace:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
 8008ad2:	2228      	movs	r2, #40	; 0x28
 8008ad4:	5c9b      	ldrb	r3, [r3, r2]
 8008ad6:	001a      	movs	r2, r3
 8008ad8:	2304      	movs	r3, #4
 8008ada:	4013      	ands	r3, r2
 8008adc:	d051      	beq.n	8008b82 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ade:	193b      	adds	r3, r7, r4
 8008ae0:	685a      	ldr	r2, [r3, #4]
 8008ae2:	6a3b      	ldr	r3, [r7, #32]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	18d2      	adds	r2, r2, r3
 8008ae8:	6a38      	ldr	r0, [r7, #32]
 8008aea:	2300      	movs	r3, #0
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	2300      	movs	r3, #0
 8008af0:	2100      	movs	r1, #0
 8008af2:	f7ff fe27 	bl	8008744 <xTimerGenericCommand>
 8008af6:	0003      	movs	r3, r0
 8008af8:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d140      	bne.n	8008b82 <prvProcessReceivedCommands+0x162>
 8008b00:	b672      	cpsid	i
 8008b02:	e7fe      	b.n	8008b02 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	2228      	movs	r2, #40	; 0x28
 8008b08:	5c9b      	ldrb	r3, [r3, r2]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	4393      	bics	r3, r2
 8008b0e:	b2d9      	uxtb	r1, r3
 8008b10:	6a3b      	ldr	r3, [r7, #32]
 8008b12:	2228      	movs	r2, #40	; 0x28
 8008b14:	5499      	strb	r1, [r3, r2]
					break;
 8008b16:	e034      	b.n	8008b82 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008b18:	6a3b      	ldr	r3, [r7, #32]
 8008b1a:	2228      	movs	r2, #40	; 0x28
 8008b1c:	5c9b      	ldrb	r3, [r3, r2]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	4313      	orrs	r3, r2
 8008b22:	b2d9      	uxtb	r1, r3
 8008b24:	6a3b      	ldr	r3, [r7, #32]
 8008b26:	2228      	movs	r2, #40	; 0x28
 8008b28:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008b2a:	2308      	movs	r3, #8
 8008b2c:	18fb      	adds	r3, r7, r3
 8008b2e:	685a      	ldr	r2, [r3, #4]
 8008b30:	6a3b      	ldr	r3, [r7, #32]
 8008b32:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008b34:	6a3b      	ldr	r3, [r7, #32]
 8008b36:	699b      	ldr	r3, [r3, #24]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <prvProcessReceivedCommands+0x120>
 8008b3c:	b672      	cpsid	i
 8008b3e:	e7fe      	b.n	8008b3e <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	699a      	ldr	r2, [r3, #24]
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	18d1      	adds	r1, r2, r3
 8008b48:	69fb      	ldr	r3, [r7, #28]
 8008b4a:	69fa      	ldr	r2, [r7, #28]
 8008b4c:	6a38      	ldr	r0, [r7, #32]
 8008b4e:	f7ff ff25 	bl	800899c <prvInsertTimerInActiveList>
					break;
 8008b52:	e016      	b.n	8008b82 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	2228      	movs	r2, #40	; 0x28
 8008b58:	5c9b      	ldrb	r3, [r3, r2]
 8008b5a:	001a      	movs	r2, r3
 8008b5c:	2302      	movs	r3, #2
 8008b5e:	4013      	ands	r3, r2
 8008b60:	d104      	bne.n	8008b6c <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8008b62:	6a3b      	ldr	r3, [r7, #32]
 8008b64:	0018      	movs	r0, r3
 8008b66:	f000 fac7 	bl	80090f8 <vPortFree>
 8008b6a:	e00a      	b.n	8008b82 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	2228      	movs	r2, #40	; 0x28
 8008b70:	5c9b      	ldrb	r3, [r3, r2]
 8008b72:	2201      	movs	r2, #1
 8008b74:	4393      	bics	r3, r2
 8008b76:	b2d9      	uxtb	r1, r3
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	2228      	movs	r2, #40	; 0x28
 8008b7c:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008b7e:	e000      	b.n	8008b82 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8008b80:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b82:	4b09      	ldr	r3, [pc, #36]	; (8008ba8 <prvProcessReceivedCommands+0x188>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2208      	movs	r2, #8
 8008b88:	18b9      	adds	r1, r7, r2
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	0018      	movs	r0, r3
 8008b8e:	f7fe fc63 	bl	8007458 <xQueueReceive>
 8008b92:	1e03      	subs	r3, r0, #0
 8008b94:	d000      	beq.n	8008b98 <prvProcessReceivedCommands+0x178>
 8008b96:	e747      	b.n	8008a28 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008b98:	46c0      	nop			; (mov r8, r8)
 8008b9a:	46c0      	nop			; (mov r8, r8)
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	b00b      	add	sp, #44	; 0x2c
 8008ba0:	bd90      	pop	{r4, r7, pc}
 8008ba2:	46c0      	nop			; (mov r8, r8)
 8008ba4:	08009e04 	.word	0x08009e04
 8008ba8:	20001028 	.word	0x20001028

08008bac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b088      	sub	sp, #32
 8008bb0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008bb2:	e041      	b.n	8008c38 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008bb4:	4b2a      	ldr	r3, [pc, #168]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bbe:	4b28      	ldr	r3, [pc, #160]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3304      	adds	r3, #4
 8008bcc:	0018      	movs	r0, r3
 8008bce:	f7fe fa1c 	bl	800700a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6a1b      	ldr	r3, [r3, #32]
 8008bd6:	68fa      	ldr	r2, [r7, #12]
 8008bd8:	0010      	movs	r0, r2
 8008bda:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2228      	movs	r2, #40	; 0x28
 8008be0:	5c9b      	ldrb	r3, [r3, r2]
 8008be2:	001a      	movs	r2, r3
 8008be4:	2304      	movs	r3, #4
 8008be6:	4013      	ands	r3, r2
 8008be8:	d026      	beq.n	8008c38 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	18d3      	adds	r3, r2, r3
 8008bf2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d90e      	bls.n	8008c1a <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008c08:	4b15      	ldr	r3, [pc, #84]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	3304      	adds	r3, #4
 8008c10:	0019      	movs	r1, r3
 8008c12:	0010      	movs	r0, r2
 8008c14:	f7fe f9c3 	bl	8006f9e <vListInsert>
 8008c18:	e00e      	b.n	8008c38 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c1a:	693a      	ldr	r2, [r7, #16]
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	2300      	movs	r3, #0
 8008c24:	2100      	movs	r1, #0
 8008c26:	f7ff fd8d 	bl	8008744 <xTimerGenericCommand>
 8008c2a:	0003      	movs	r3, r0
 8008c2c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d101      	bne.n	8008c38 <prvSwitchTimerLists+0x8c>
 8008c34:	b672      	cpsid	i
 8008c36:	e7fe      	b.n	8008c36 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008c38:	4b09      	ldr	r3, [pc, #36]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1b8      	bne.n	8008bb4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008c42:	4b07      	ldr	r3, [pc, #28]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008c48:	4b06      	ldr	r3, [pc, #24]	; (8008c64 <prvSwitchTimerLists+0xb8>)
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	4b04      	ldr	r3, [pc, #16]	; (8008c60 <prvSwitchTimerLists+0xb4>)
 8008c4e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8008c50:	4b04      	ldr	r3, [pc, #16]	; (8008c64 <prvSwitchTimerLists+0xb8>)
 8008c52:	697a      	ldr	r2, [r7, #20]
 8008c54:	601a      	str	r2, [r3, #0]
}
 8008c56:	46c0      	nop			; (mov r8, r8)
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	b006      	add	sp, #24
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	46c0      	nop			; (mov r8, r8)
 8008c60:	20001020 	.word	0x20001020
 8008c64:	20001024 	.word	0x20001024

08008c68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008c6e:	f000 f8ff 	bl	8008e70 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008c72:	4b16      	ldr	r3, [pc, #88]	; (8008ccc <prvCheckForValidListAndQueue+0x64>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d123      	bne.n	8008cc2 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8008c7a:	4b15      	ldr	r3, [pc, #84]	; (8008cd0 <prvCheckForValidListAndQueue+0x68>)
 8008c7c:	0018      	movs	r0, r3
 8008c7e:	f7fe f943 	bl	8006f08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c82:	4b14      	ldr	r3, [pc, #80]	; (8008cd4 <prvCheckForValidListAndQueue+0x6c>)
 8008c84:	0018      	movs	r0, r3
 8008c86:	f7fe f93f 	bl	8006f08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c8a:	4b13      	ldr	r3, [pc, #76]	; (8008cd8 <prvCheckForValidListAndQueue+0x70>)
 8008c8c:	4a10      	ldr	r2, [pc, #64]	; (8008cd0 <prvCheckForValidListAndQueue+0x68>)
 8008c8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c90:	4b12      	ldr	r3, [pc, #72]	; (8008cdc <prvCheckForValidListAndQueue+0x74>)
 8008c92:	4a10      	ldr	r2, [pc, #64]	; (8008cd4 <prvCheckForValidListAndQueue+0x6c>)
 8008c94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c96:	4b12      	ldr	r3, [pc, #72]	; (8008ce0 <prvCheckForValidListAndQueue+0x78>)
 8008c98:	4a12      	ldr	r2, [pc, #72]	; (8008ce4 <prvCheckForValidListAndQueue+0x7c>)
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	9100      	str	r1, [sp, #0]
 8008c9e:	2110      	movs	r1, #16
 8008ca0:	200a      	movs	r0, #10
 8008ca2:	f7fe fa2e 	bl	8007102 <xQueueGenericCreateStatic>
 8008ca6:	0002      	movs	r2, r0
 8008ca8:	4b08      	ldr	r3, [pc, #32]	; (8008ccc <prvCheckForValidListAndQueue+0x64>)
 8008caa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008cac:	4b07      	ldr	r3, [pc, #28]	; (8008ccc <prvCheckForValidListAndQueue+0x64>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d006      	beq.n	8008cc2 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008cb4:	4b05      	ldr	r3, [pc, #20]	; (8008ccc <prvCheckForValidListAndQueue+0x64>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a0b      	ldr	r2, [pc, #44]	; (8008ce8 <prvCheckForValidListAndQueue+0x80>)
 8008cba:	0011      	movs	r1, r2
 8008cbc:	0018      	movs	r0, r3
 8008cbe:	f7fe fd9d 	bl	80077fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008cc2:	f000 f8e7 	bl	8008e94 <vPortExitCritical>
}
 8008cc6:	46c0      	nop			; (mov r8, r8)
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	20001028 	.word	0x20001028
 8008cd0:	20000ff8 	.word	0x20000ff8
 8008cd4:	2000100c 	.word	0x2000100c
 8008cd8:	20001020 	.word	0x20001020
 8008cdc:	20001024 	.word	0x20001024
 8008ce0:	200010d4 	.word	0x200010d4
 8008ce4:	20001034 	.word	0x20001034
 8008ce8:	08009c6c 	.word	0x08009c6c

08008cec <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b08a      	sub	sp, #40	; 0x28
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
 8008cf8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8008cfa:	2114      	movs	r1, #20
 8008cfc:	187b      	adds	r3, r7, r1
 8008cfe:	2202      	movs	r2, #2
 8008d00:	4252      	negs	r2, r2
 8008d02:	601a      	str	r2, [r3, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8008d04:	187b      	adds	r3, r7, r1
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	605a      	str	r2, [r3, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8008d0a:	187b      	adds	r3, r7, r1
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	609a      	str	r2, [r3, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8008d10:	187b      	adds	r3, r7, r1
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	60da      	str	r2, [r3, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008d16:	4b07      	ldr	r3, [pc, #28]	; (8008d34 <xTimerPendFunctionCallFromISR+0x48>)
 8008d18:	6818      	ldr	r0, [r3, #0]
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	1879      	adds	r1, r7, r1
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f7fe fb26 	bl	8007370 <xQueueGenericSendFromISR>
 8008d24:	0003      	movs	r3, r0
 8008d26:	627b      	str	r3, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8008d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8008d2a:	0018      	movs	r0, r3
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	b00a      	add	sp, #40	; 0x28
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	46c0      	nop			; (mov r8, r8)
 8008d34:	20001028 	.word	0x20001028

08008d38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	3b04      	subs	r3, #4
 8008d48:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2280      	movs	r2, #128	; 0x80
 8008d4e:	0452      	lsls	r2, r2, #17
 8008d50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3b04      	subs	r3, #4
 8008d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	3b04      	subs	r3, #4
 8008d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d64:	4a08      	ldr	r2, [pc, #32]	; (8008d88 <pxPortInitialiseStack+0x50>)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	3b14      	subs	r3, #20
 8008d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3b20      	subs	r3, #32
 8008d7a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
}
 8008d7e:	0018      	movs	r0, r3
 8008d80:	46bd      	mov	sp, r7
 8008d82:	b004      	add	sp, #16
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	46c0      	nop			; (mov r8, r8)
 8008d88:	08008d8d 	.word	0x08008d8d

08008d8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008d92:	2300      	movs	r3, #0
 8008d94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d96:	4b08      	ldr	r3, [pc, #32]	; (8008db8 <prvTaskExitError+0x2c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	d001      	beq.n	8008da2 <prvTaskExitError+0x16>
 8008d9e:	b672      	cpsid	i
 8008da0:	e7fe      	b.n	8008da0 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008da2:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008da4:	46c0      	nop			; (mov r8, r8)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d0fc      	beq.n	8008da6 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008dac:	46c0      	nop			; (mov r8, r8)
 8008dae:	46c0      	nop			; (mov r8, r8)
 8008db0:	46bd      	mov	sp, r7
 8008db2:	b002      	add	sp, #8
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	46c0      	nop			; (mov r8, r8)
 8008db8:	2000000c 	.word	0x2000000c

08008dbc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8008dc0:	46c0      	nop			; (mov r8, r8)
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
	...

08008dd0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008dd0:	4a0b      	ldr	r2, [pc, #44]	; (8008e00 <pxCurrentTCBConst2>)
 8008dd2:	6813      	ldr	r3, [r2, #0]
 8008dd4:	6818      	ldr	r0, [r3, #0]
 8008dd6:	3020      	adds	r0, #32
 8008dd8:	f380 8809 	msr	PSP, r0
 8008ddc:	2002      	movs	r0, #2
 8008dde:	f380 8814 	msr	CONTROL, r0
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8008de8:	46ae      	mov	lr, r5
 8008dea:	bc08      	pop	{r3}
 8008dec:	bc04      	pop	{r2}
 8008dee:	b662      	cpsie	i
 8008df0:	4718      	bx	r3
 8008df2:	46c0      	nop			; (mov r8, r8)
 8008df4:	46c0      	nop			; (mov r8, r8)
 8008df6:	46c0      	nop			; (mov r8, r8)
 8008df8:	46c0      	nop			; (mov r8, r8)
 8008dfa:	46c0      	nop			; (mov r8, r8)
 8008dfc:	46c0      	nop			; (mov r8, r8)
 8008dfe:	46c0      	nop			; (mov r8, r8)

08008e00 <pxCurrentTCBConst2>:
 8008e00:	20000af8 	.word	0x20000af8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8008e04:	46c0      	nop			; (mov r8, r8)
 8008e06:	46c0      	nop			; (mov r8, r8)

08008e08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e0c:	4b0e      	ldr	r3, [pc, #56]	; (8008e48 <xPortStartScheduler+0x40>)
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	4b0d      	ldr	r3, [pc, #52]	; (8008e48 <xPortStartScheduler+0x40>)
 8008e12:	21ff      	movs	r1, #255	; 0xff
 8008e14:	0409      	lsls	r1, r1, #16
 8008e16:	430a      	orrs	r2, r1
 8008e18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e1a:	4b0b      	ldr	r3, [pc, #44]	; (8008e48 <xPortStartScheduler+0x40>)
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	4b0a      	ldr	r3, [pc, #40]	; (8008e48 <xPortStartScheduler+0x40>)
 8008e20:	21ff      	movs	r1, #255	; 0xff
 8008e22:	0609      	lsls	r1, r1, #24
 8008e24:	430a      	orrs	r2, r1
 8008e26:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e28:	f000 f898 	bl	8008f5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e2c:	4b07      	ldr	r3, [pc, #28]	; (8008e4c <xPortStartScheduler+0x44>)
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8008e32:	f7ff ffcd 	bl	8008dd0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e36:	f7ff f8af 	bl	8007f98 <vTaskSwitchContext>
	prvTaskExitError();
 8008e3a:	f7ff ffa7 	bl	8008d8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	0018      	movs	r0, r3
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	46c0      	nop			; (mov r8, r8)
 8008e48:	e000ed20 	.word	0xe000ed20
 8008e4c:	2000000c 	.word	0x2000000c

08008e50 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e54:	4b05      	ldr	r3, [pc, #20]	; (8008e6c <vPortYield+0x1c>)
 8008e56:	2280      	movs	r2, #128	; 0x80
 8008e58:	0552      	lsls	r2, r2, #21
 8008e5a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8008e5c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008e60:	f3bf 8f6f 	isb	sy
}
 8008e64:	46c0      	nop			; (mov r8, r8)
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	46c0      	nop			; (mov r8, r8)
 8008e6c:	e000ed04 	.word	0xe000ed04

08008e70 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8008e74:	b672      	cpsid	i
	uxCriticalNesting++;
 8008e76:	4b06      	ldr	r3, [pc, #24]	; (8008e90 <vPortEnterCritical+0x20>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	1c5a      	adds	r2, r3, #1
 8008e7c:	4b04      	ldr	r3, [pc, #16]	; (8008e90 <vPortEnterCritical+0x20>)
 8008e7e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8008e80:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008e84:	f3bf 8f6f 	isb	sy
}
 8008e88:	46c0      	nop			; (mov r8, r8)
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	46c0      	nop			; (mov r8, r8)
 8008e90:	2000000c 	.word	0x2000000c

08008e94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e98:	4b09      	ldr	r3, [pc, #36]	; (8008ec0 <vPortExitCritical+0x2c>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d101      	bne.n	8008ea4 <vPortExitCritical+0x10>
 8008ea0:	b672      	cpsid	i
 8008ea2:	e7fe      	b.n	8008ea2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8008ea4:	4b06      	ldr	r3, [pc, #24]	; (8008ec0 <vPortExitCritical+0x2c>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	1e5a      	subs	r2, r3, #1
 8008eaa:	4b05      	ldr	r3, [pc, #20]	; (8008ec0 <vPortExitCritical+0x2c>)
 8008eac:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8008eae:	4b04      	ldr	r3, [pc, #16]	; (8008ec0 <vPortExitCritical+0x2c>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d100      	bne.n	8008eb8 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8008eb6:	b662      	cpsie	i
	}
}
 8008eb8:	46c0      	nop			; (mov r8, r8)
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
 8008ebe:	46c0      	nop			; (mov r8, r8)
 8008ec0:	2000000c 	.word	0x2000000c

08008ec4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8008ec4:	f3ef 8010 	mrs	r0, PRIMASK
 8008ec8:	b672      	cpsid	i
 8008eca:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008ecc:	46c0      	nop			; (mov r8, r8)
 8008ece:	0018      	movs	r0, r3

08008ed0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8008ed0:	f380 8810 	msr	PRIMASK, r0
 8008ed4:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8008ed6:	46c0      	nop			; (mov r8, r8)
	...

08008ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008ee0:	f3ef 8009 	mrs	r0, PSP
 8008ee4:	4b0e      	ldr	r3, [pc, #56]	; (8008f20 <pxCurrentTCBConst>)
 8008ee6:	681a      	ldr	r2, [r3, #0]
 8008ee8:	3820      	subs	r0, #32
 8008eea:	6010      	str	r0, [r2, #0]
 8008eec:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008eee:	4644      	mov	r4, r8
 8008ef0:	464d      	mov	r5, r9
 8008ef2:	4656      	mov	r6, sl
 8008ef4:	465f      	mov	r7, fp
 8008ef6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008ef8:	b508      	push	{r3, lr}
 8008efa:	b672      	cpsid	i
 8008efc:	f7ff f84c 	bl	8007f98 <vTaskSwitchContext>
 8008f00:	b662      	cpsie	i
 8008f02:	bc0c      	pop	{r2, r3}
 8008f04:	6811      	ldr	r1, [r2, #0]
 8008f06:	6808      	ldr	r0, [r1, #0]
 8008f08:	3010      	adds	r0, #16
 8008f0a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008f0c:	46a0      	mov	r8, r4
 8008f0e:	46a9      	mov	r9, r5
 8008f10:	46b2      	mov	sl, r6
 8008f12:	46bb      	mov	fp, r7
 8008f14:	f380 8809 	msr	PSP, r0
 8008f18:	3820      	subs	r0, #32
 8008f1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008f1c:	4718      	bx	r3
 8008f1e:	46c0      	nop			; (mov r8, r8)

08008f20 <pxCurrentTCBConst>:
 8008f20:	20000af8 	.word	0x20000af8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8008f24:	46c0      	nop			; (mov r8, r8)
 8008f26:	46c0      	nop			; (mov r8, r8)

08008f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f2e:	f7ff ffc9 	bl	8008ec4 <ulSetInterruptMaskFromISR>
 8008f32:	0003      	movs	r3, r0
 8008f34:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f36:	f7fe ff7f 	bl	8007e38 <xTaskIncrementTick>
 8008f3a:	1e03      	subs	r3, r0, #0
 8008f3c:	d003      	beq.n	8008f46 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f3e:	4b06      	ldr	r3, [pc, #24]	; (8008f58 <xPortSysTickHandler+0x30>)
 8008f40:	2280      	movs	r2, #128	; 0x80
 8008f42:	0552      	lsls	r2, r2, #21
 8008f44:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	0018      	movs	r0, r3
 8008f4a:	f7ff ffc1 	bl	8008ed0 <vClearInterruptMaskFromISR>
}
 8008f4e:	46c0      	nop			; (mov r8, r8)
 8008f50:	46bd      	mov	sp, r7
 8008f52:	b002      	add	sp, #8
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	46c0      	nop			; (mov r8, r8)
 8008f58:	e000ed04 	.word	0xe000ed04

08008f5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f60:	4b0b      	ldr	r3, [pc, #44]	; (8008f90 <vPortSetupTimerInterrupt+0x34>)
 8008f62:	2200      	movs	r2, #0
 8008f64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f66:	4b0b      	ldr	r3, [pc, #44]	; (8008f94 <vPortSetupTimerInterrupt+0x38>)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f6c:	4b0a      	ldr	r3, [pc, #40]	; (8008f98 <vPortSetupTimerInterrupt+0x3c>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	22fa      	movs	r2, #250	; 0xfa
 8008f72:	0091      	lsls	r1, r2, #2
 8008f74:	0018      	movs	r0, r3
 8008f76:	f7f7 f8c7 	bl	8000108 <__udivsi3>
 8008f7a:	0003      	movs	r3, r0
 8008f7c:	001a      	movs	r2, r3
 8008f7e:	4b07      	ldr	r3, [pc, #28]	; (8008f9c <vPortSetupTimerInterrupt+0x40>)
 8008f80:	3a01      	subs	r2, #1
 8008f82:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8008f84:	4b02      	ldr	r3, [pc, #8]	; (8008f90 <vPortSetupTimerInterrupt+0x34>)
 8008f86:	2207      	movs	r2, #7
 8008f88:	601a      	str	r2, [r3, #0]
}
 8008f8a:	46c0      	nop			; (mov r8, r8)
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	e000e010 	.word	0xe000e010
 8008f94:	e000e018 	.word	0xe000e018
 8008f98:	20000000 	.word	0x20000000
 8008f9c:	e000e014 	.word	0xe000e014

08008fa0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b086      	sub	sp, #24
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8008fac:	f7fe fe9e 	bl	8007cec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008fb0:	4b4b      	ldr	r3, [pc, #300]	; (80090e0 <pvPortMalloc+0x140>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008fb8:	f000 f8ec 	bl	8009194 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008fbc:	4b49      	ldr	r3, [pc, #292]	; (80090e4 <pvPortMalloc+0x144>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	d000      	beq.n	8008fc8 <pvPortMalloc+0x28>
 8008fc6:	e07e      	b.n	80090c6 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d012      	beq.n	8008ff4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8008fce:	2208      	movs	r2, #8
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	189b      	adds	r3, r3, r2
 8008fd4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2207      	movs	r2, #7
 8008fda:	4013      	ands	r3, r2
 8008fdc:	d00a      	beq.n	8008ff4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2207      	movs	r2, #7
 8008fe2:	4393      	bics	r3, r2
 8008fe4:	3308      	adds	r3, #8
 8008fe6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2207      	movs	r2, #7
 8008fec:	4013      	ands	r3, r2
 8008fee:	d001      	beq.n	8008ff4 <pvPortMalloc+0x54>
 8008ff0:	b672      	cpsid	i
 8008ff2:	e7fe      	b.n	8008ff2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d065      	beq.n	80090c6 <pvPortMalloc+0x126>
 8008ffa:	4b3b      	ldr	r3, [pc, #236]	; (80090e8 <pvPortMalloc+0x148>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	429a      	cmp	r2, r3
 8009002:	d860      	bhi.n	80090c6 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009004:	4b39      	ldr	r3, [pc, #228]	; (80090ec <pvPortMalloc+0x14c>)
 8009006:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009008:	4b38      	ldr	r3, [pc, #224]	; (80090ec <pvPortMalloc+0x14c>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800900e:	e004      	b.n	800901a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	429a      	cmp	r2, r3
 8009022:	d903      	bls.n	800902c <pvPortMalloc+0x8c>
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1f1      	bne.n	8009010 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800902c:	4b2c      	ldr	r3, [pc, #176]	; (80090e0 <pvPortMalloc+0x140>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	697a      	ldr	r2, [r7, #20]
 8009032:	429a      	cmp	r2, r3
 8009034:	d047      	beq.n	80090c6 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2208      	movs	r2, #8
 800903c:	189b      	adds	r3, r3, r2
 800903e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	1ad2      	subs	r2, r2, r3
 8009050:	2308      	movs	r3, #8
 8009052:	005b      	lsls	r3, r3, #1
 8009054:	429a      	cmp	r2, r3
 8009056:	d916      	bls.n	8009086 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009058:	697a      	ldr	r2, [r7, #20]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	18d3      	adds	r3, r2, r3
 800905e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	2207      	movs	r2, #7
 8009064:	4013      	ands	r3, r2
 8009066:	d001      	beq.n	800906c <pvPortMalloc+0xcc>
 8009068:	b672      	cpsid	i
 800906a:	e7fe      	b.n	800906a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	1ad2      	subs	r2, r2, r3
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	0018      	movs	r0, r3
 8009082:	f000 f8e7 	bl	8009254 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009086:	4b18      	ldr	r3, [pc, #96]	; (80090e8 <pvPortMalloc+0x148>)
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	1ad2      	subs	r2, r2, r3
 8009090:	4b15      	ldr	r3, [pc, #84]	; (80090e8 <pvPortMalloc+0x148>)
 8009092:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009094:	4b14      	ldr	r3, [pc, #80]	; (80090e8 <pvPortMalloc+0x148>)
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	4b15      	ldr	r3, [pc, #84]	; (80090f0 <pvPortMalloc+0x150>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	429a      	cmp	r2, r3
 800909e:	d203      	bcs.n	80090a8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80090a0:	4b11      	ldr	r3, [pc, #68]	; (80090e8 <pvPortMalloc+0x148>)
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	4b12      	ldr	r3, [pc, #72]	; (80090f0 <pvPortMalloc+0x150>)
 80090a6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	685a      	ldr	r2, [r3, #4]
 80090ac:	4b0d      	ldr	r3, [pc, #52]	; (80090e4 <pvPortMalloc+0x144>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	431a      	orrs	r2, r3
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2200      	movs	r2, #0
 80090ba:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80090bc:	4b0d      	ldr	r3, [pc, #52]	; (80090f4 <pvPortMalloc+0x154>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	1c5a      	adds	r2, r3, #1
 80090c2:	4b0c      	ldr	r3, [pc, #48]	; (80090f4 <pvPortMalloc+0x154>)
 80090c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80090c6:	f7fe fe1d 	bl	8007d04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2207      	movs	r2, #7
 80090ce:	4013      	ands	r3, r2
 80090d0:	d001      	beq.n	80090d6 <pvPortMalloc+0x136>
 80090d2:	b672      	cpsid	i
 80090d4:	e7fe      	b.n	80090d4 <pvPortMalloc+0x134>
	return pvReturn;
 80090d6:	68fb      	ldr	r3, [r7, #12]
}
 80090d8:	0018      	movs	r0, r3
 80090da:	46bd      	mov	sp, r7
 80090dc:	b006      	add	sp, #24
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20001d2c 	.word	0x20001d2c
 80090e4:	20001d40 	.word	0x20001d40
 80090e8:	20001d30 	.word	0x20001d30
 80090ec:	20001d24 	.word	0x20001d24
 80090f0:	20001d34 	.word	0x20001d34
 80090f4:	20001d38 	.word	0x20001d38

080090f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d03a      	beq.n	8009180 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800910a:	2308      	movs	r3, #8
 800910c:	425b      	negs	r3, r3
 800910e:	68fa      	ldr	r2, [r7, #12]
 8009110:	18d3      	adds	r3, r2, r3
 8009112:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	4b1a      	ldr	r3, [pc, #104]	; (8009188 <vPortFree+0x90>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4013      	ands	r3, r2
 8009122:	d101      	bne.n	8009128 <vPortFree+0x30>
 8009124:	b672      	cpsid	i
 8009126:	e7fe      	b.n	8009126 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <vPortFree+0x3c>
 8009130:	b672      	cpsid	i
 8009132:	e7fe      	b.n	8009132 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	685a      	ldr	r2, [r3, #4]
 8009138:	4b13      	ldr	r3, [pc, #76]	; (8009188 <vPortFree+0x90>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4013      	ands	r3, r2
 800913e:	d01f      	beq.n	8009180 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d11b      	bne.n	8009180 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	685a      	ldr	r2, [r3, #4]
 800914c:	4b0e      	ldr	r3, [pc, #56]	; (8009188 <vPortFree+0x90>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	43db      	mvns	r3, r3
 8009152:	401a      	ands	r2, r3
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009158:	f7fe fdc8 	bl	8007cec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	4b0a      	ldr	r3, [pc, #40]	; (800918c <vPortFree+0x94>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	18d2      	adds	r2, r2, r3
 8009166:	4b09      	ldr	r3, [pc, #36]	; (800918c <vPortFree+0x94>)
 8009168:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	0018      	movs	r0, r3
 800916e:	f000 f871 	bl	8009254 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009172:	4b07      	ldr	r3, [pc, #28]	; (8009190 <vPortFree+0x98>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	1c5a      	adds	r2, r3, #1
 8009178:	4b05      	ldr	r3, [pc, #20]	; (8009190 <vPortFree+0x98>)
 800917a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800917c:	f7fe fdc2 	bl	8007d04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009180:	46c0      	nop			; (mov r8, r8)
 8009182:	46bd      	mov	sp, r7
 8009184:	b004      	add	sp, #16
 8009186:	bd80      	pop	{r7, pc}
 8009188:	20001d40 	.word	0x20001d40
 800918c:	20001d30 	.word	0x20001d30
 8009190:	20001d3c 	.word	0x20001d3c

08009194 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800919a:	23c0      	movs	r3, #192	; 0xc0
 800919c:	011b      	lsls	r3, r3, #4
 800919e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80091a0:	4b26      	ldr	r3, [pc, #152]	; (800923c <prvHeapInit+0xa8>)
 80091a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2207      	movs	r2, #7
 80091a8:	4013      	ands	r3, r2
 80091aa:	d00c      	beq.n	80091c6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	3307      	adds	r3, #7
 80091b0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2207      	movs	r2, #7
 80091b6:	4393      	bics	r3, r2
 80091b8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	1ad2      	subs	r2, r2, r3
 80091c0:	4b1e      	ldr	r3, [pc, #120]	; (800923c <prvHeapInit+0xa8>)
 80091c2:	18d3      	adds	r3, r2, r3
 80091c4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80091ca:	4b1d      	ldr	r3, [pc, #116]	; (8009240 <prvHeapInit+0xac>)
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091d0:	4b1b      	ldr	r3, [pc, #108]	; (8009240 <prvHeapInit+0xac>)
 80091d2:	2200      	movs	r2, #0
 80091d4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	68ba      	ldr	r2, [r7, #8]
 80091da:	18d3      	adds	r3, r2, r3
 80091dc:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091de:	2208      	movs	r2, #8
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	1a9b      	subs	r3, r3, r2
 80091e4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2207      	movs	r2, #7
 80091ea:	4393      	bics	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	4b14      	ldr	r3, [pc, #80]	; (8009244 <prvHeapInit+0xb0>)
 80091f2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80091f4:	4b13      	ldr	r3, [pc, #76]	; (8009244 <prvHeapInit+0xb0>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2200      	movs	r2, #0
 80091fa:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091fc:	4b11      	ldr	r3, [pc, #68]	; (8009244 <prvHeapInit+0xb0>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2200      	movs	r2, #0
 8009202:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	1ad2      	subs	r2, r2, r3
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009212:	4b0c      	ldr	r3, [pc, #48]	; (8009244 <prvHeapInit+0xb0>)
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	4b0a      	ldr	r3, [pc, #40]	; (8009248 <prvHeapInit+0xb4>)
 8009220:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	685a      	ldr	r2, [r3, #4]
 8009226:	4b09      	ldr	r3, [pc, #36]	; (800924c <prvHeapInit+0xb8>)
 8009228:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800922a:	4b09      	ldr	r3, [pc, #36]	; (8009250 <prvHeapInit+0xbc>)
 800922c:	2280      	movs	r2, #128	; 0x80
 800922e:	0612      	lsls	r2, r2, #24
 8009230:	601a      	str	r2, [r3, #0]
}
 8009232:	46c0      	nop			; (mov r8, r8)
 8009234:	46bd      	mov	sp, r7
 8009236:	b004      	add	sp, #16
 8009238:	bd80      	pop	{r7, pc}
 800923a:	46c0      	nop			; (mov r8, r8)
 800923c:	20001124 	.word	0x20001124
 8009240:	20001d24 	.word	0x20001d24
 8009244:	20001d2c 	.word	0x20001d2c
 8009248:	20001d34 	.word	0x20001d34
 800924c:	20001d30 	.word	0x20001d30
 8009250:	20001d40 	.word	0x20001d40

08009254 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800925c:	4b27      	ldr	r3, [pc, #156]	; (80092fc <prvInsertBlockIntoFreeList+0xa8>)
 800925e:	60fb      	str	r3, [r7, #12]
 8009260:	e002      	b.n	8009268 <prvInsertBlockIntoFreeList+0x14>
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	60fb      	str	r3, [r7, #12]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	429a      	cmp	r2, r3
 8009270:	d8f7      	bhi.n	8009262 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	68ba      	ldr	r2, [r7, #8]
 800927c:	18d3      	adds	r3, r2, r3
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	429a      	cmp	r2, r3
 8009282:	d108      	bne.n	8009296 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	685a      	ldr	r2, [r3, #4]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	18d2      	adds	r2, r2, r3
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	18d2      	adds	r2, r2, r3
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d118      	bne.n	80092dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	4b14      	ldr	r3, [pc, #80]	; (8009300 <prvInsertBlockIntoFreeList+0xac>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d00d      	beq.n	80092d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	18d2      	adds	r2, r2, r3
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	601a      	str	r2, [r3, #0]
 80092d0:	e008      	b.n	80092e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092d2:	4b0b      	ldr	r3, [pc, #44]	; (8009300 <prvInsertBlockIntoFreeList+0xac>)
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	601a      	str	r2, [r3, #0]
 80092da:	e003      	b.n	80092e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d002      	beq.n	80092f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092f2:	46c0      	nop			; (mov r8, r8)
 80092f4:	46bd      	mov	sp, r7
 80092f6:	b004      	add	sp, #16
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	46c0      	nop			; (mov r8, r8)
 80092fc:	20001d24 	.word	0x20001d24
 8009300:	20001d2c 	.word	0x20001d2c

08009304 <AdcTask_init>:
uint16_t temperature_results[5];
int16_t current_results[4];


int AdcTask_init(void)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b08a      	sub	sp, #40	; 0x28
 8009308:	af00      	add	r7, sp, #0
    const osThreadAttr_t AdcTask_attributes = {
 800930a:	1d3b      	adds	r3, r7, #4
 800930c:	0018      	movs	r0, r3
 800930e:	2324      	movs	r3, #36	; 0x24
 8009310:	001a      	movs	r2, r3
 8009312:	2100      	movs	r1, #0
 8009314:	f000 fbb2 	bl	8009a7c <memset>
 8009318:	1d3b      	adds	r3, r7, #4
 800931a:	4a10      	ldr	r2, [pc, #64]	; (800935c <AdcTask_init+0x58>)
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	1d3b      	adds	r3, r7, #4
 8009320:	2280      	movs	r2, #128	; 0x80
 8009322:	0092      	lsls	r2, r2, #2
 8009324:	615a      	str	r2, [r3, #20]
 8009326:	1d3b      	adds	r3, r7, #4
 8009328:	2219      	movs	r2, #25
 800932a:	619a      	str	r2, [r3, #24]
        .name = "AdcTask",
        .priority = (osPriority_t) osPriorityNormal1,
        .stack_size = 128 * 4
    };
	AdcTask = osThreadNew(AdcTask_main, NULL, &AdcTask_attributes);
 800932c:	1d3a      	adds	r2, r7, #4
 800932e:	4b0c      	ldr	r3, [pc, #48]	; (8009360 <AdcTask_init+0x5c>)
 8009330:	2100      	movs	r1, #0
 8009332:	0018      	movs	r0, r3
 8009334:	f7fd fa7c 	bl	8006830 <osThreadNew>
 8009338:	0002      	movs	r2, r0
 800933a:	4b0a      	ldr	r3, [pc, #40]	; (8009364 <AdcTask_init+0x60>)
 800933c:	601a      	str	r2, [r3, #0]
	(void)AdcTask;

    ADC_Calibrate(&hadc1);
 800933e:	4b0a      	ldr	r3, [pc, #40]	; (8009368 <AdcTask_init+0x64>)
 8009340:	0018      	movs	r0, r3
 8009342:	f000 fae5 	bl	8009910 <ADC_Calibrate>
    ADC_Start(&hadc1, (uint32_t *)adc_raw_results, 5);
 8009346:	4909      	ldr	r1, [pc, #36]	; (800936c <AdcTask_init+0x68>)
 8009348:	4b07      	ldr	r3, [pc, #28]	; (8009368 <AdcTask_init+0x64>)
 800934a:	2205      	movs	r2, #5
 800934c:	0018      	movs	r0, r3
 800934e:	f000 faec 	bl	800992a <ADC_Start>

    return 1;
 8009352:	2301      	movs	r3, #1
}
 8009354:	0018      	movs	r0, r3
 8009356:	46bd      	mov	sp, r7
 8009358:	b00a      	add	sp, #40	; 0x28
 800935a:	bd80      	pop	{r7, pc}
 800935c:	08009c74 	.word	0x08009c74
 8009360:	080093dd 	.word	0x080093dd
 8009364:	20001d44 	.word	0x20001d44
 8009368:	20000094 	.word	0x20000094
 800936c:	20001d48 	.word	0x20001d48

08009370 <AdcGet_voltage>:

uint16_t AdcGet_voltage(VoltageID id)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	0002      	movs	r2, r0
 8009378:	1dfb      	adds	r3, r7, #7
 800937a:	701a      	strb	r2, [r3, #0]
	return voltage_results[id];
 800937c:	1dfb      	adds	r3, r7, #7
 800937e:	781a      	ldrb	r2, [r3, #0]
 8009380:	4b03      	ldr	r3, [pc, #12]	; (8009390 <AdcGet_voltage+0x20>)
 8009382:	0052      	lsls	r2, r2, #1
 8009384:	5ad3      	ldrh	r3, [r2, r3]
}
 8009386:	0018      	movs	r0, r3
 8009388:	46bd      	mov	sp, r7
 800938a:	b002      	add	sp, #8
 800938c:	bd80      	pop	{r7, pc}
 800938e:	46c0      	nop			; (mov r8, r8)
 8009390:	20001d60 	.word	0x20001d60

08009394 <AdcGet_temperature>:

uint16_t AdcGet_temperature(TemperatureID id)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	0002      	movs	r2, r0
 800939c:	1dfb      	adds	r3, r7, #7
 800939e:	701a      	strb	r2, [r3, #0]
    return temperature_results[id];
 80093a0:	1dfb      	adds	r3, r7, #7
 80093a2:	781a      	ldrb	r2, [r3, #0]
 80093a4:	4b03      	ldr	r3, [pc, #12]	; (80093b4 <AdcGet_temperature+0x20>)
 80093a6:	0052      	lsls	r2, r2, #1
 80093a8:	5ad3      	ldrh	r3, [r2, r3]
}
 80093aa:	0018      	movs	r0, r3
 80093ac:	46bd      	mov	sp, r7
 80093ae:	b002      	add	sp, #8
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	46c0      	nop			; (mov r8, r8)
 80093b4:	20001d6c 	.word	0x20001d6c

080093b8 <AdcGet_current>:

uint16_t AdcGet_current(CurrentID id)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b082      	sub	sp, #8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	0002      	movs	r2, r0
 80093c0:	1dfb      	adds	r3, r7, #7
 80093c2:	701a      	strb	r2, [r3, #0]
    return current_results[id];
 80093c4:	1dfb      	adds	r3, r7, #7
 80093c6:	781a      	ldrb	r2, [r3, #0]
 80093c8:	4b03      	ldr	r3, [pc, #12]	; (80093d8 <AdcGet_current+0x20>)
 80093ca:	0052      	lsls	r2, r2, #1
 80093cc:	5ed3      	ldrsh	r3, [r2, r3]
 80093ce:	b29b      	uxth	r3, r3
}
 80093d0:	0018      	movs	r0, r3
 80093d2:	46bd      	mov	sp, r7
 80093d4:	b002      	add	sp, #8
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	20001d78 	.word	0x20001d78

080093dc <AdcTask_main>:

static void AdcTask_main(void *argument){
 80093dc:	b580      	push	{r7, lr}
 80093de:	b082      	sub	sp, #8
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
//    		counting_adc = 0;
//    		temp = 0;
//    	}
        // vref_volt = VDDA*VREFINT_CAL/adc_raw_results[2];
        // voltage_results[VOLTAGE_BAT1] = adc_raw_results[0]*vref_volt*11*1000/4095;
        AdcTask_convert();
 80093e4:	f000 f806 	bl	80093f4 <AdcTask_convert>
        osDelay(1000);
 80093e8:	23fa      	movs	r3, #250	; 0xfa
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	0018      	movs	r0, r3
 80093ee:	f7fd fab5 	bl	800695c <osDelay>
        AdcTask_convert();
 80093f2:	e7f7      	b.n	80093e4 <AdcTask_main+0x8>

080093f4 <AdcTask_convert>:
    }
}

static void AdcTask_convert(void){
 80093f4:	b590      	push	{r4, r7, lr}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
    voltage_results[VOLTAGE_VREFINT] = VDDA*VREFINT_CAL*1000/adc_raw_results[2];
 80093fa:	4b27      	ldr	r3, [pc, #156]	; (8009498 <AdcTask_convert+0xa4>)
 80093fc:	881b      	ldrh	r3, [r3, #0]
 80093fe:	0018      	movs	r0, r3
 8009400:	f7f7 fd22 	bl	8000e48 <__aeabi_i2f>
 8009404:	1c03      	adds	r3, r0, #0
 8009406:	4925      	ldr	r1, [pc, #148]	; (800949c <AdcTask_convert+0xa8>)
 8009408:	1c18      	adds	r0, r3, #0
 800940a:	f7f7 fa0f 	bl	800082c <__aeabi_fmul>
 800940e:	1c03      	adds	r3, r0, #0
 8009410:	4923      	ldr	r1, [pc, #140]	; (80094a0 <AdcTask_convert+0xac>)
 8009412:	1c18      	adds	r0, r3, #0
 8009414:	f7f7 fa0a 	bl	800082c <__aeabi_fmul>
 8009418:	1c03      	adds	r3, r0, #0
 800941a:	1c1c      	adds	r4, r3, #0
 800941c:	4b21      	ldr	r3, [pc, #132]	; (80094a4 <AdcTask_convert+0xb0>)
 800941e:	889b      	ldrh	r3, [r3, #4]
 8009420:	0018      	movs	r0, r3
 8009422:	f7f7 fd11 	bl	8000e48 <__aeabi_i2f>
 8009426:	1c03      	adds	r3, r0, #0
 8009428:	1c19      	adds	r1, r3, #0
 800942a:	1c20      	adds	r0, r4, #0
 800942c:	f7f7 f834 	bl	8000498 <__aeabi_fdiv>
 8009430:	1c03      	adds	r3, r0, #0
 8009432:	1c18      	adds	r0, r3, #0
 8009434:	f7f7 f818 	bl	8000468 <__aeabi_f2uiz>
 8009438:	0003      	movs	r3, r0
 800943a:	b29a      	uxth	r2, r3
 800943c:	4b1a      	ldr	r3, [pc, #104]	; (80094a8 <AdcTask_convert+0xb4>)
 800943e:	811a      	strh	r2, [r3, #8]

    for (uint8_t i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER ; i++){
 8009440:	1dfb      	adds	r3, r7, #7
 8009442:	2200      	movs	r2, #0
 8009444:	701a      	strb	r2, [r3, #0]
 8009446:	e01e      	b.n	8009486 <AdcTask_convert+0x92>
        voltage_results[i] = adc_raw_results[i]*voltage_results[VOLTAGE_VREFINT]*11/4095;
 8009448:	1dfb      	adds	r3, r7, #7
 800944a:	781a      	ldrb	r2, [r3, #0]
 800944c:	4b15      	ldr	r3, [pc, #84]	; (80094a4 <AdcTask_convert+0xb0>)
 800944e:	0052      	lsls	r2, r2, #1
 8009450:	5ad3      	ldrh	r3, [r2, r3]
 8009452:	001a      	movs	r2, r3
 8009454:	4b14      	ldr	r3, [pc, #80]	; (80094a8 <AdcTask_convert+0xb4>)
 8009456:	891b      	ldrh	r3, [r3, #8]
 8009458:	435a      	muls	r2, r3
 800945a:	0013      	movs	r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	189b      	adds	r3, r3, r2
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	189b      	adds	r3, r3, r2
 8009464:	4911      	ldr	r1, [pc, #68]	; (80094ac <AdcTask_convert+0xb8>)
 8009466:	0018      	movs	r0, r3
 8009468:	f7f6 fed8 	bl	800021c <__divsi3>
 800946c:	0003      	movs	r3, r0
 800946e:	0019      	movs	r1, r3
 8009470:	1dfb      	adds	r3, r7, #7
 8009472:	781a      	ldrb	r2, [r3, #0]
 8009474:	b289      	uxth	r1, r1
 8009476:	4b0c      	ldr	r3, [pc, #48]	; (80094a8 <AdcTask_convert+0xb4>)
 8009478:	0052      	lsls	r2, r2, #1
 800947a:	52d1      	strh	r1, [r2, r3]
    for (uint8_t i = VOLTAGE_BAT1; i < VOLTAGE_ADAPTER ; i++){
 800947c:	1dfb      	adds	r3, r7, #7
 800947e:	781a      	ldrb	r2, [r3, #0]
 8009480:	1dfb      	adds	r3, r7, #7
 8009482:	3201      	adds	r2, #1
 8009484:	701a      	strb	r2, [r3, #0]
 8009486:	1dfb      	adds	r3, r7, #7
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	2b01      	cmp	r3, #1
 800948c:	d9dc      	bls.n	8009448 <AdcTask_convert+0x54>

    for (uint8_t i = CURRENT_BAT1; i < CURRENT_CHARGE + 1; i++){
        current_results[i] = adc_raw_results[ADC_CUR_BAT1 + i];
    }
    */
}
 800948e:	46c0      	nop			; (mov r8, r8)
 8009490:	46c0      	nop			; (mov r8, r8)
 8009492:	46bd      	mov	sp, r7
 8009494:	b003      	add	sp, #12
 8009496:	bd90      	pop	{r4, r7, pc}
 8009498:	1fff75aa 	.word	0x1fff75aa
 800949c:	40400000 	.word	0x40400000
 80094a0:	447a0000 	.word	0x447a0000
 80094a4:	20001d48 	.word	0x20001d48
 80094a8:	20001d60 	.word	0x20001d60
 80094ac:	00000fff 	.word	0x00000fff

080094b0 <BattControllerTask_init>:
bool flag_OVC = false, flag_OVV = false;

static void BattController_main(void *argument);
static void BattControllerApp_update(void);

int BattControllerTask_init(void){
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08a      	sub	sp, #40	; 0x28
 80094b4:	af00      	add	r7, sp, #0
    const osThreadAttr_t BattControlTask_attributes = {
 80094b6:	1d3b      	adds	r3, r7, #4
 80094b8:	0018      	movs	r0, r3
 80094ba:	2324      	movs	r3, #36	; 0x24
 80094bc:	001a      	movs	r2, r3
 80094be:	2100      	movs	r1, #0
 80094c0:	f000 fadc 	bl	8009a7c <memset>
 80094c4:	1d3b      	adds	r3, r7, #4
 80094c6:	4a0b      	ldr	r2, [pc, #44]	; (80094f4 <BattControllerTask_init+0x44>)
 80094c8:	601a      	str	r2, [r3, #0]
 80094ca:	1d3b      	adds	r3, r7, #4
 80094cc:	2280      	movs	r2, #128	; 0x80
 80094ce:	0092      	lsls	r2, r2, #2
 80094d0:	615a      	str	r2, [r3, #20]
 80094d2:	1d3b      	adds	r3, r7, #4
 80094d4:	2218      	movs	r2, #24
 80094d6:	619a      	str	r2, [r3, #24]
        .name = "BattControlTask",
        .priority = (osPriority_t) osPriorityNormal,
        .stack_size = 128 * 4
    };
    BattControllerTask = osThreadNew(BattController_main, NULL, &BattControlTask_attributes);
 80094d8:	1d3a      	adds	r2, r7, #4
 80094da:	4b07      	ldr	r3, [pc, #28]	; (80094f8 <BattControllerTask_init+0x48>)
 80094dc:	2100      	movs	r1, #0
 80094de:	0018      	movs	r0, r3
 80094e0:	f7fd f9a6 	bl	8006830 <osThreadNew>
 80094e4:	0002      	movs	r2, r0
 80094e6:	4b05      	ldr	r3, [pc, #20]	; (80094fc <BattControllerTask_init+0x4c>)
 80094e8:	601a      	str	r2, [r3, #0]
	(void)BattControllerTask;

	return 1;
 80094ea:	2301      	movs	r3, #1
}
 80094ec:	0018      	movs	r0, r3
 80094ee:	46bd      	mov	sp, r7
 80094f0:	b00a      	add	sp, #40	; 0x28
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	08009c7c 	.word	0x08009c7c
 80094f8:	08009501 	.word	0x08009501
 80094fc:	20001d80 	.word	0x20001d80

08009500 <BattController_main>:

static void BattController_main(void *argument){
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	while (1){
		float voltage = AdcGet_voltage(VOLTAGE_BAT1)/1000.0;
 8009508:	2000      	movs	r0, #0
 800950a:	f7ff ff31 	bl	8009370 <AdcGet_voltage>
 800950e:	0003      	movs	r3, r0
 8009510:	0018      	movs	r0, r3
 8009512:	f7f7 ffd9 	bl	80014c8 <__aeabi_i2d>
 8009516:	2200      	movs	r2, #0
 8009518:	4b18      	ldr	r3, [pc, #96]	; (800957c <BattController_main+0x7c>)
 800951a:	f7f7 fce7 	bl	8000eec <__aeabi_ddiv>
 800951e:	0002      	movs	r2, r0
 8009520:	000b      	movs	r3, r1
 8009522:	0010      	movs	r0, r2
 8009524:	0019      	movs	r1, r3
 8009526:	f7f7 ffff 	bl	8001528 <__aeabi_d2f>
 800952a:	1c03      	adds	r3, r0, #0
 800952c:	60fb      	str	r3, [r7, #12]
		if (voltage > OVER_VOLTAGE) {
 800952e:	4914      	ldr	r1, [pc, #80]	; (8009580 <BattController_main+0x80>)
 8009530:	68f8      	ldr	r0, [r7, #12]
 8009532:	f7f6 ff85 	bl	8000440 <__aeabi_fcmpgt>
 8009536:	1e03      	subs	r3, r0, #0
 8009538:	d003      	beq.n	8009542 <BattController_main+0x42>
			flag_OVV = true;
 800953a:	4b12      	ldr	r3, [pc, #72]	; (8009584 <BattController_main+0x84>)
 800953c:	2201      	movs	r2, #1
 800953e:	701a      	strb	r2, [r3, #0]
 8009540:	e015      	b.n	800956e <BattController_main+0x6e>
		}
		else if (voltage > VBAT_MAX){
 8009542:	4911      	ldr	r1, [pc, #68]	; (8009588 <BattController_main+0x88>)
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f7f6 ff7b 	bl	8000440 <__aeabi_fcmpgt>
 800954a:	1e03      	subs	r3, r0, #0
 800954c:	d006      	beq.n	800955c <BattController_main+0x5c>
			flag_OVV = false;
 800954e:	4b0d      	ldr	r3, [pc, #52]	; (8009584 <BattController_main+0x84>)
 8009550:	2200      	movs	r2, #0
 8009552:	701a      	strb	r2, [r3, #0]
			Max1538_set_state(MAX1538_STATE_CHARGE_B);
 8009554:	2001      	movs	r0, #1
 8009556:	f000 f81b 	bl	8009590 <Max1538_set_state>
 800955a:	e008      	b.n	800956e <BattController_main+0x6e>
		}
		else if (voltage > V_THRESHOLD)
 800955c:	490b      	ldr	r1, [pc, #44]	; (800958c <BattController_main+0x8c>)
 800955e:	68f8      	ldr	r0, [r7, #12]
 8009560:	f7f6 ff6e 	bl	8000440 <__aeabi_fcmpgt>
 8009564:	1e03      	subs	r3, r0, #0
 8009566:	d002      	beq.n	800956e <BattController_main+0x6e>
		{
			Max1538_set_state(MAX1538_STATE_CHARGE_A);
 8009568:	2000      	movs	r0, #0
 800956a:	f000 f811 	bl	8009590 <Max1538_set_state>
		}
		osDelay(2000);
 800956e:	23fa      	movs	r3, #250	; 0xfa
 8009570:	00db      	lsls	r3, r3, #3
 8009572:	0018      	movs	r0, r3
 8009574:	f7fd f9f2 	bl	800695c <osDelay>
	while (1){
 8009578:	e7c6      	b.n	8009508 <BattController_main+0x8>
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	408f4000 	.word	0x408f4000
 8009580:	41500000 	.word	0x41500000
 8009584:	20001d84 	.word	0x20001d84
 8009588:	41480000 	.word	0x41480000
 800958c:	40c00000 	.word	0x40c00000

08009590 <Max1538_set_state>:
		.BATSEL_Pin = MAX_BATSEL_Pin,
		.CHG_Pin = MAX_CHG_Pin,
		.state = MAX1538_STATE_IDLE
};

void Max1538_set_state(Max1538State state){
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	0002      	movs	r2, r0
 8009598:	1dfb      	adds	r3, r7, #7
 800959a:	701a      	strb	r2, [r3, #0]
	max1538.state = state;
 800959c:	4b06      	ldr	r3, [pc, #24]	; (80095b8 <Max1538_set_state+0x28>)
 800959e:	1dfa      	adds	r2, r7, #7
 80095a0:	7812      	ldrb	r2, [r2, #0]
 80095a2:	721a      	strb	r2, [r3, #8]
	Max1538_write_input(max1538);
 80095a4:	4b04      	ldr	r3, [pc, #16]	; (80095b8 <Max1538_set_state+0x28>)
 80095a6:	6818      	ldr	r0, [r3, #0]
 80095a8:	6859      	ldr	r1, [r3, #4]
 80095aa:	689a      	ldr	r2, [r3, #8]
 80095ac:	f000 f9ce 	bl	800994c <Max1538_write_input>
}
 80095b0:	46c0      	nop			; (mov r8, r8)
 80095b2:	46bd      	mov	sp, r7
 80095b4:	b002      	add	sp, #8
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	20000010 	.word	0x20000010

080095bc <SlTask_init>:

osThreadId_t SlaveTask;
osEventFlagsId_t Slave_ready_id;

int SlTask_init(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b08a      	sub	sp, #40	; 0x28
 80095c0:	af00      	add	r7, sp, #0
	const osThreadAttr_t SlaveTask_attributes = {
 80095c2:	1d3b      	adds	r3, r7, #4
 80095c4:	0018      	movs	r0, r3
 80095c6:	2324      	movs	r3, #36	; 0x24
 80095c8:	001a      	movs	r2, r3
 80095ca:	2100      	movs	r1, #0
 80095cc:	f000 fa56 	bl	8009a7c <memset>
 80095d0:	1d3b      	adds	r3, r7, #4
 80095d2:	4a0e      	ldr	r2, [pc, #56]	; (800960c <SlTask_init+0x50>)
 80095d4:	601a      	str	r2, [r3, #0]
 80095d6:	1d3b      	adds	r3, r7, #4
 80095d8:	22a0      	movs	r2, #160	; 0xa0
 80095da:	00d2      	lsls	r2, r2, #3
 80095dc:	615a      	str	r2, [r3, #20]
 80095de:	1d3b      	adds	r3, r7, #4
 80095e0:	2218      	movs	r2, #24
 80095e2:	619a      	str	r2, [r3, #24]
	  .name = "SlaveTask",
	  .priority = (osPriority_t) osPriorityNormal,
	  .stack_size = 128 * 10
	};
	SlaveTask = osThreadNew(SlTask_main, NULL, &SlaveTask_attributes);
 80095e4:	1d3a      	adds	r2, r7, #4
 80095e6:	4b0a      	ldr	r3, [pc, #40]	; (8009610 <SlTask_init+0x54>)
 80095e8:	2100      	movs	r1, #0
 80095ea:	0018      	movs	r0, r3
 80095ec:	f7fd f920 	bl	8006830 <osThreadNew>
 80095f0:	0002      	movs	r2, r0
 80095f2:	4b08      	ldr	r3, [pc, #32]	; (8009614 <SlTask_init+0x58>)
 80095f4:	601a      	str	r2, [r3, #0]
	Slave_ready_id = osEventFlagsNew(NULL);
 80095f6:	2000      	movs	r0, #0
 80095f8:	f7fd f9cc 	bl	8006994 <osEventFlagsNew>
 80095fc:	0002      	movs	r2, r0
 80095fe:	4b06      	ldr	r3, [pc, #24]	; (8009618 <SlTask_init+0x5c>)
 8009600:	601a      	str	r2, [r3, #0]
	(void)SlaveTask;

	return 1;
 8009602:	2301      	movs	r3, #1
}
 8009604:	0018      	movs	r0, r3
 8009606:	46bd      	mov	sp, r7
 8009608:	b00a      	add	sp, #40	; 0x28
 800960a:	bd80      	pop	{r7, pc}
 800960c:	08009c8c 	.word	0x08009c8c
 8009610:	0800961d 	.word	0x0800961d
 8009614:	20001e9c 	.word	0x20001e9c
 8009618:	20001ea0 	.word	0x20001ea0

0800961c <SlTask_main>:

static void SlTask_main(void *argument)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b086      	sub	sp, #24
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
	spi_read(&spi_handle, RxBuffer, 1);
 8009624:	4920      	ldr	r1, [pc, #128]	; (80096a8 <SlTask_main+0x8c>)
 8009626:	4b21      	ldr	r3, [pc, #132]	; (80096ac <SlTask_main+0x90>)
 8009628:	2201      	movs	r2, #1
 800962a:	0018      	movs	r0, r3
 800962c:	f000 f9eb 	bl	8009a06 <spi_read>
//	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, &RxBuffer[0], 1);
	uint8_t *tempBuffer = shared_memory;
 8009630:	4b1f      	ldr	r3, [pc, #124]	; (80096b0 <SlTask_main+0x94>)
 8009632:	613b      	str	r3, [r7, #16]
//		TxBuffer[BAT1_VOLTAGE_HIGH_BYTE - BAT1_CURRENT_LOW_BYTE] = bat1_vol >> 8;
//		sprintf((char *)TxBuffer, "Slave send: %d", counter);
//		osDelay(1000);

		/* Test */
		SlTask_encode(shared_memory);
 8009634:	4b1e      	ldr	r3, [pc, #120]	; (80096b0 <SlTask_main+0x94>)
 8009636:	0018      	movs	r0, r3
 8009638:	f000 f83e 	bl	80096b8 <SlTask_encode>
		osEventFlagsWait(Slave_ready_id, 0xDD, osFlagsWaitAny, osWaitForever);
 800963c:	4b1d      	ldr	r3, [pc, #116]	; (80096b4 <SlTask_main+0x98>)
 800963e:	6818      	ldr	r0, [r3, #0]
 8009640:	2301      	movs	r3, #1
 8009642:	425b      	negs	r3, r3
 8009644:	2200      	movs	r2, #0
 8009646:	21dd      	movs	r1, #221	; 0xdd
 8009648:	f7fd fa26 	bl	8006a98 <osEventFlagsWait>
		for (uint8_t  i = BAT1_VOLTAGE_LOW_BYTE; i < POWER_WARNING + 1; i++){
 800964c:	2317      	movs	r3, #23
 800964e:	18fb      	adds	r3, r7, r3
 8009650:	2250      	movs	r2, #80	; 0x50
 8009652:	701a      	strb	r2, [r3, #0]
 8009654:	e021      	b.n	800969a <SlTask_main+0x7e>
			if (RxBuffer[0] == i){
 8009656:	4b14      	ldr	r3, [pc, #80]	; (80096a8 <SlTask_main+0x8c>)
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2117      	movs	r1, #23
 800965c:	187a      	adds	r2, r7, r1
 800965e:	7812      	ldrb	r2, [r2, #0]
 8009660:	429a      	cmp	r2, r3
 8009662:	d114      	bne.n	800968e <SlTask_main+0x72>
				tempBuffer = &shared_memory[i];
 8009664:	187b      	adds	r3, r7, r1
 8009666:	781a      	ldrb	r2, [r3, #0]
 8009668:	4b11      	ldr	r3, [pc, #68]	; (80096b0 <SlTask_main+0x94>)
 800966a:	18d3      	adds	r3, r2, r3
 800966c:	613b      	str	r3, [r7, #16]
				uint8_t len = POWER_WARNING - i;
 800966e:	200f      	movs	r0, #15
 8009670:	183b      	adds	r3, r7, r0
 8009672:	187a      	adds	r2, r7, r1
 8009674:	7812      	ldrb	r2, [r2, #0]
 8009676:	2169      	movs	r1, #105	; 0x69
 8009678:	1a8a      	subs	r2, r1, r2
 800967a:	701a      	strb	r2, [r3, #0]
				spi_read_write(&spi_handle, tempBuffer, shared_memory, len);
 800967c:	183b      	adds	r3, r7, r0
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	b29b      	uxth	r3, r3
 8009682:	4a0b      	ldr	r2, [pc, #44]	; (80096b0 <SlTask_main+0x94>)
 8009684:	6939      	ldr	r1, [r7, #16]
 8009686:	4809      	ldr	r0, [pc, #36]	; (80096ac <SlTask_main+0x90>)
 8009688:	f000 f9d1 	bl	8009a2e <spi_read_write>
//				HAL_SPI_Transmit_DMA(&spi_handle, tempBuffer, len);
				break;
 800968c:	e00a      	b.n	80096a4 <SlTask_main+0x88>
		for (uint8_t  i = BAT1_VOLTAGE_LOW_BYTE; i < POWER_WARNING + 1; i++){
 800968e:	2117      	movs	r1, #23
 8009690:	187b      	adds	r3, r7, r1
 8009692:	781a      	ldrb	r2, [r3, #0]
 8009694:	187b      	adds	r3, r7, r1
 8009696:	3201      	adds	r2, #1
 8009698:	701a      	strb	r2, [r3, #0]
 800969a:	2317      	movs	r3, #23
 800969c:	18fb      	adds	r3, r7, r3
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	2b69      	cmp	r3, #105	; 0x69
 80096a2:	d9d8      	bls.n	8009656 <SlTask_main+0x3a>
		SlTask_encode(shared_memory);
 80096a4:	e7c6      	b.n	8009634 <SlTask_main+0x18>
 80096a6:	46c0      	nop			; (mov r8, r8)
 80096a8:	20001d88 	.word	0x20001d88
 80096ac:	2000001c 	.word	0x2000001c
 80096b0:	20001da8 	.word	0x20001da8
 80096b4:	20001ea0 	.word	0x20001ea0

080096b8 <SlTask_encode>:
		}
	}
}

static void SlTask_encode(uint8_t *packet)
{
 80096b8:	b5b0      	push	{r4, r5, r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
	uint8_t index_packet = BAT1_VOLTAGE_LOW_BYTE;
 80096c0:	230f      	movs	r3, #15
 80096c2:	18fb      	adds	r3, r7, r3
 80096c4:	2250      	movs	r2, #80	; 0x50
 80096c6:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = BAT1_VOLTAGE_LOW_BYTE; i < SYS_VOLTAGE_HIGH_BYTE + 1; i+=2)
 80096c8:	230c      	movs	r3, #12
 80096ca:	18fb      	adds	r3, r7, r3
 80096cc:	2250      	movs	r2, #80	; 0x50
 80096ce:	801a      	strh	r2, [r3, #0]
 80096d0:	e02b      	b.n	800972a <SlTask_encode+0x72>
	{
		packet[i] = AdcGet_voltage(index_packet - BAT1_VOLTAGE_LOW_BYTE);
 80096d2:	240f      	movs	r4, #15
 80096d4:	193b      	adds	r3, r7, r4
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	3b50      	subs	r3, #80	; 0x50
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	0018      	movs	r0, r3
 80096de:	f7ff fe47 	bl	8009370 <AdcGet_voltage>
 80096e2:	0003      	movs	r3, r0
 80096e4:	0019      	movs	r1, r3
 80096e6:	250c      	movs	r5, #12
 80096e8:	197b      	adds	r3, r7, r5
 80096ea:	881b      	ldrh	r3, [r3, #0]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	18d3      	adds	r3, r2, r3
 80096f0:	b2ca      	uxtb	r2, r1
 80096f2:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_voltage(index_packet - BAT1_VOLTAGE_LOW_BYTE) >> 8;
 80096f4:	193b      	adds	r3, r7, r4
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	3b50      	subs	r3, #80	; 0x50
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	0018      	movs	r0, r3
 80096fe:	f7ff fe37 	bl	8009370 <AdcGet_voltage>
 8009702:	0003      	movs	r3, r0
 8009704:	0a1b      	lsrs	r3, r3, #8
 8009706:	b299      	uxth	r1, r3
 8009708:	197b      	adds	r3, r7, r5
 800970a:	881b      	ldrh	r3, [r3, #0]
 800970c:	3301      	adds	r3, #1
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	18d3      	adds	r3, r2, r3
 8009712:	b2ca      	uxtb	r2, r1
 8009714:	701a      	strb	r2, [r3, #0]
		index_packet++;
 8009716:	193b      	adds	r3, r7, r4
 8009718:	781a      	ldrb	r2, [r3, #0]
 800971a:	193b      	adds	r3, r7, r4
 800971c:	3201      	adds	r2, #1
 800971e:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = BAT1_VOLTAGE_LOW_BYTE; i < SYS_VOLTAGE_HIGH_BYTE + 1; i+=2)
 8009720:	197b      	adds	r3, r7, r5
 8009722:	197a      	adds	r2, r7, r5
 8009724:	8812      	ldrh	r2, [r2, #0]
 8009726:	3202      	adds	r2, #2
 8009728:	801a      	strh	r2, [r3, #0]
 800972a:	230c      	movs	r3, #12
 800972c:	18fb      	adds	r3, r7, r3
 800972e:	881b      	ldrh	r3, [r3, #0]
 8009730:	2b57      	cmp	r3, #87	; 0x57
 8009732:	d9ce      	bls.n	80096d2 <SlTask_encode+0x1a>
	}
	index_packet = AIR_TEMPERATURE_LOW_BYTE;
 8009734:	230f      	movs	r3, #15
 8009736:	18fb      	adds	r3, r7, r3
 8009738:	2258      	movs	r2, #88	; 0x58
 800973a:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = AIR_TEMPERATURE_LOW_BYTE; i < BAT2_TEMPERATURE_HIGH_BYTE + 1; i+=2)
 800973c:	230a      	movs	r3, #10
 800973e:	18fb      	adds	r3, r7, r3
 8009740:	2258      	movs	r2, #88	; 0x58
 8009742:	801a      	strh	r2, [r3, #0]
 8009744:	e02b      	b.n	800979e <SlTask_encode+0xe6>
	{
		packet[i]= AdcGet_temperature(index_packet - AIR_TEMPERATURE_LOW_BYTE);
 8009746:	240f      	movs	r4, #15
 8009748:	193b      	adds	r3, r7, r4
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	3b58      	subs	r3, #88	; 0x58
 800974e:	b2db      	uxtb	r3, r3
 8009750:	0018      	movs	r0, r3
 8009752:	f7ff fe1f 	bl	8009394 <AdcGet_temperature>
 8009756:	0003      	movs	r3, r0
 8009758:	0019      	movs	r1, r3
 800975a:	250a      	movs	r5, #10
 800975c:	197b      	adds	r3, r7, r5
 800975e:	881b      	ldrh	r3, [r3, #0]
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	18d3      	adds	r3, r2, r3
 8009764:	b2ca      	uxtb	r2, r1
 8009766:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_temperature(index_packet - AIR_TEMPERATURE_LOW_BYTE) >> 8;
 8009768:	193b      	adds	r3, r7, r4
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	3b58      	subs	r3, #88	; 0x58
 800976e:	b2db      	uxtb	r3, r3
 8009770:	0018      	movs	r0, r3
 8009772:	f7ff fe0f 	bl	8009394 <AdcGet_temperature>
 8009776:	0003      	movs	r3, r0
 8009778:	0a1b      	lsrs	r3, r3, #8
 800977a:	b299      	uxth	r1, r3
 800977c:	197b      	adds	r3, r7, r5
 800977e:	881b      	ldrh	r3, [r3, #0]
 8009780:	3301      	adds	r3, #1
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	18d3      	adds	r3, r2, r3
 8009786:	b2ca      	uxtb	r2, r1
 8009788:	701a      	strb	r2, [r3, #0]
		index_packet++;
 800978a:	193b      	adds	r3, r7, r4
 800978c:	781a      	ldrb	r2, [r3, #0]
 800978e:	193b      	adds	r3, r7, r4
 8009790:	3201      	adds	r2, #1
 8009792:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = AIR_TEMPERATURE_LOW_BYTE; i < BAT2_TEMPERATURE_HIGH_BYTE + 1; i+=2)
 8009794:	197b      	adds	r3, r7, r5
 8009796:	197a      	adds	r2, r7, r5
 8009798:	8812      	ldrh	r2, [r2, #0]
 800979a:	3202      	adds	r2, #2
 800979c:	801a      	strh	r2, [r3, #0]
 800979e:	230a      	movs	r3, #10
 80097a0:	18fb      	adds	r3, r7, r3
 80097a2:	881b      	ldrh	r3, [r3, #0]
 80097a4:	2b61      	cmp	r3, #97	; 0x61
 80097a6:	d9ce      	bls.n	8009746 <SlTask_encode+0x8e>
	}
	index_packet = SYS_CURRENT_LOW_BYTE;
 80097a8:	230f      	movs	r3, #15
 80097aa:	18fb      	adds	r3, r7, r3
 80097ac:	2262      	movs	r2, #98	; 0x62
 80097ae:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = SYS_CURRENT_LOW_BYTE; i < CHG_CURRENT_HIGH_BYTE + 1; i+=2)
 80097b0:	2308      	movs	r3, #8
 80097b2:	18fb      	adds	r3, r7, r3
 80097b4:	2262      	movs	r2, #98	; 0x62
 80097b6:	801a      	strh	r2, [r3, #0]
 80097b8:	e02b      	b.n	8009812 <SlTask_encode+0x15a>
	{
		packet[i]= AdcGet_current(index_packet - SYS_CURRENT_LOW_BYTE);
 80097ba:	240f      	movs	r4, #15
 80097bc:	193b      	adds	r3, r7, r4
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	3b62      	subs	r3, #98	; 0x62
 80097c2:	b2db      	uxtb	r3, r3
 80097c4:	0018      	movs	r0, r3
 80097c6:	f7ff fdf7 	bl	80093b8 <AdcGet_current>
 80097ca:	0003      	movs	r3, r0
 80097cc:	0019      	movs	r1, r3
 80097ce:	2508      	movs	r5, #8
 80097d0:	197b      	adds	r3, r7, r5
 80097d2:	881b      	ldrh	r3, [r3, #0]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	18d3      	adds	r3, r2, r3
 80097d8:	b2ca      	uxtb	r2, r1
 80097da:	701a      	strb	r2, [r3, #0]
		packet[i+1] = AdcGet_current(index_packet - SYS_CURRENT_LOW_BYTE) >> 8;
 80097dc:	193b      	adds	r3, r7, r4
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	3b62      	subs	r3, #98	; 0x62
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	0018      	movs	r0, r3
 80097e6:	f7ff fde7 	bl	80093b8 <AdcGet_current>
 80097ea:	0003      	movs	r3, r0
 80097ec:	0a1b      	lsrs	r3, r3, #8
 80097ee:	b299      	uxth	r1, r3
 80097f0:	197b      	adds	r3, r7, r5
 80097f2:	881b      	ldrh	r3, [r3, #0]
 80097f4:	3301      	adds	r3, #1
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	18d3      	adds	r3, r2, r3
 80097fa:	b2ca      	uxtb	r2, r1
 80097fc:	701a      	strb	r2, [r3, #0]
		index_packet++;
 80097fe:	193b      	adds	r3, r7, r4
 8009800:	781a      	ldrb	r2, [r3, #0]
 8009802:	193b      	adds	r3, r7, r4
 8009804:	3201      	adds	r2, #1
 8009806:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = SYS_CURRENT_LOW_BYTE; i < CHG_CURRENT_HIGH_BYTE + 1; i+=2)
 8009808:	197b      	adds	r3, r7, r5
 800980a:	197a      	adds	r2, r7, r5
 800980c:	8812      	ldrh	r2, [r2, #0]
 800980e:	3202      	adds	r2, #2
 8009810:	801a      	strh	r2, [r3, #0]
 8009812:	2308      	movs	r3, #8
 8009814:	18fb      	adds	r3, r7, r3
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	2b65      	cmp	r3, #101	; 0x65
 800981a:	d9ce      	bls.n	80097ba <SlTask_encode+0x102>
	}

}
 800981c:	46c0      	nop			; (mov r8, r8)
 800981e:	46c0      	nop			; (mov r8, r8)
 8009820:	46bd      	mov	sp, r7
 8009822:	b004      	add	sp, #16
 8009824:	bdb0      	pop	{r4, r5, r7, pc}

08009826 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 8009826:	b580      	push	{r7, lr}
 8009828:	b082      	sub	sp, #8
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]

}
 800982e:	46c0      	nop			; (mov r8, r8)
 8009830:	46bd      	mov	sp, r7
 8009832:	b002      	add	sp, #8
 8009834:	bd80      	pop	{r7, pc}

08009836 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b082      	sub	sp, #8
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
//	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, &RxBuffer[myIndex], 1);
//	myIndex++;

}
 800983e:	46c0      	nop			; (mov r8, r8)
 8009840:	46bd      	mov	sp, r7
 8009842:	b002      	add	sp, #8
 8009844:	bd80      	pop	{r7, pc}
	...

08009848 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
	counter_error++;
 8009850:	4b06      	ldr	r3, [pc, #24]	; (800986c <HAL_SPI_ErrorCallback+0x24>)
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	2001      	movs	r0, #1
 8009858:	2100      	movs	r1, #0
 800985a:	1812      	adds	r2, r2, r0
 800985c:	414b      	adcs	r3, r1
 800985e:	4903      	ldr	r1, [pc, #12]	; (800986c <HAL_SPI_ErrorCallback+0x24>)
 8009860:	600a      	str	r2, [r1, #0]
 8009862:	604b      	str	r3, [r1, #4]
//	}
//	HAL_SPI_DMAStop(spi_handle.hspi);
//	__HAL_RCC_SPI1_FORCE_RESET();
//	__HAL_RCC_SPI1_RELEASE_RESET();
//	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, (uint8_t *)RxBuffer, LEN_BUFFER);
}
 8009864:	46c0      	nop			; (mov r8, r8)
 8009866:	46bd      	mov	sp, r7
 8009868:	b002      	add	sp, #8
 800986a:	bd80      	pop	{r7, pc}
 800986c:	20001e90 	.word	0x20001e90

08009870 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	0002      	movs	r2, r0
 8009878:	1dbb      	adds	r3, r7, #6
 800987a:	801a      	strh	r2, [r3, #0]
	spi_ready = false;
 800987c:	4b12      	ldr	r3, [pc, #72]	; (80098c8 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 800987e:	2200      	movs	r2, #0
 8009880:	701a      	strb	r2, [r3, #0]
	memset(RxBuffer, 0, LEN_BUFFER);
 8009882:	4b12      	ldr	r3, [pc, #72]	; (80098cc <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 8009884:	221e      	movs	r2, #30
 8009886:	2100      	movs	r1, #0
 8009888:	0018      	movs	r0, r3
 800988a:	f000 f8f7 	bl	8009a7c <memset>
	HAL_SPI_DMAStop(spi_handle.hspi);
 800988e:	4b10      	ldr	r3, [pc, #64]	; (80098d0 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	0018      	movs	r0, r3
 8009894:	f7fb fc7c 	bl	8005190 <HAL_SPI_DMAStop>
	__HAL_RCC_SPI1_FORCE_RESET();
 8009898:	4b0e      	ldr	r3, [pc, #56]	; (80098d4 <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 800989a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800989c:	4b0d      	ldr	r3, [pc, #52]	; (80098d4 <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 800989e:	2180      	movs	r1, #128	; 0x80
 80098a0:	0149      	lsls	r1, r1, #5
 80098a2:	430a      	orrs	r2, r1
 80098a4:	631a      	str	r2, [r3, #48]	; 0x30
	__HAL_RCC_SPI1_RELEASE_RESET();
 80098a6:	4b0b      	ldr	r3, [pc, #44]	; (80098d4 <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 80098a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098aa:	4b0a      	ldr	r3, [pc, #40]	; (80098d4 <HAL_GPIO_EXTI_Rising_Callback+0x64>)
 80098ac:	490a      	ldr	r1, [pc, #40]	; (80098d8 <HAL_GPIO_EXTI_Rising_Callback+0x68>)
 80098ae:	400a      	ands	r2, r1
 80098b0:	631a      	str	r2, [r3, #48]	; 0x30
	spi_read_write(&spi_handle, (uint8_t *)TxBuffer, &RxBuffer[0], 1);
 80098b2:	4a06      	ldr	r2, [pc, #24]	; (80098cc <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 80098b4:	4909      	ldr	r1, [pc, #36]	; (80098dc <HAL_GPIO_EXTI_Rising_Callback+0x6c>)
 80098b6:	4806      	ldr	r0, [pc, #24]	; (80098d0 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 80098b8:	2301      	movs	r3, #1
 80098ba:	f000 f8b8 	bl	8009a2e <spi_read_write>
}
 80098be:	46c0      	nop			; (mov r8, r8)
 80098c0:	46bd      	mov	sp, r7
 80098c2:	b002      	add	sp, #8
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	46c0      	nop			; (mov r8, r8)
 80098c8:	20001e98 	.word	0x20001e98
 80098cc:	20001d88 	.word	0x20001d88
 80098d0:	2000001c 	.word	0x2000001c
 80098d4:	40021000 	.word	0x40021000
 80098d8:	ffffefff 	.word	0xffffefff
 80098dc:	20001e70 	.word	0x20001e70

080098e0 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b082      	sub	sp, #8
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	0002      	movs	r2, r0
 80098e8:	1dbb      	adds	r3, r7, #6
 80098ea:	801a      	strh	r2, [r3, #0]
	spi_ready = true;
 80098ec:	4b06      	ldr	r3, [pc, #24]	; (8009908 <HAL_GPIO_EXTI_Falling_Callback+0x28>)
 80098ee:	2201      	movs	r2, #1
 80098f0:	701a      	strb	r2, [r3, #0]
	osEventFlagsSet(Slave_ready_id, 0xDD);
 80098f2:	4b06      	ldr	r3, [pc, #24]	; (800990c <HAL_GPIO_EXTI_Falling_Callback+0x2c>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	21dd      	movs	r1, #221	; 0xdd
 80098f8:	0018      	movs	r0, r3
 80098fa:	f7fd f88d 	bl	8006a18 <osEventFlagsSet>
//	spi_read_write(&spi_handle, &TxBuffer[index], &RxBuffer[index], 1);

}
 80098fe:	46c0      	nop			; (mov r8, r8)
 8009900:	46bd      	mov	sp, r7
 8009902:	b002      	add	sp, #8
 8009904:	bd80      	pop	{r7, pc}
 8009906:	46c0      	nop			; (mov r8, r8)
 8009908:	20001e98 	.word	0x20001e98
 800990c:	20001ea0 	.word	0x20001ea0

08009910 <ADC_Calibrate>:
 */

#include "adc_driver.h"


uint8_t ADC_Calibrate(ADC_HandleTypeDef *padc){
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
	return HAL_ADCEx_Calibration_Start(padc);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	0018      	movs	r0, r3
 800991c:	f7f9 fc48 	bl	80031b0 <HAL_ADCEx_Calibration_Start>
 8009920:	0003      	movs	r3, r0
}
 8009922:	0018      	movs	r0, r3
 8009924:	46bd      	mov	sp, r7
 8009926:	b002      	add	sp, #8
 8009928:	bd80      	pop	{r7, pc}

0800992a <ADC_Start>:

uint8_t ADC_Start(ADC_HandleTypeDef *padc, uint32_t *buffer, uint32_t len){
 800992a:	b580      	push	{r7, lr}
 800992c:	b084      	sub	sp, #16
 800992e:	af00      	add	r7, sp, #0
 8009930:	60f8      	str	r0, [r7, #12]
 8009932:	60b9      	str	r1, [r7, #8]
 8009934:	607a      	str	r2, [r7, #4]
	return HAL_ADC_Start_DMA(padc, buffer, len);
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	68b9      	ldr	r1, [r7, #8]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	0018      	movs	r0, r3
 800993e:	f7f8 ffc7 	bl	80028d0 <HAL_ADC_Start_DMA>
 8009942:	0003      	movs	r3, r0
}
 8009944:	0018      	movs	r0, r3
 8009946:	46bd      	mov	sp, r7
 8009948:	b004      	add	sp, #16
 800994a:	bd80      	pop	{r7, pc}

0800994c <Max1538_write_input>:


#include "max1538_driver.h"


void Max1538_write_input(Max1538_t pMax){
 800994c:	b580      	push	{r7, lr}
 800994e:	b084      	sub	sp, #16
 8009950:	af00      	add	r7, sp, #0
 8009952:	1d3b      	adds	r3, r7, #4
 8009954:	6018      	str	r0, [r3, #0]
 8009956:	6059      	str	r1, [r3, #4]
 8009958:	609a      	str	r2, [r3, #8]
	switch (pMax.state){
 800995a:	1d3b      	adds	r3, r7, #4
 800995c:	7a1b      	ldrb	r3, [r3, #8]
 800995e:	2b06      	cmp	r3, #6
 8009960:	d03b      	beq.n	80099da <Max1538_write_input+0x8e>
 8009962:	dc4b      	bgt.n	80099fc <Max1538_write_input+0xb0>
 8009964:	2b05      	cmp	r3, #5
 8009966:	d027      	beq.n	80099b8 <Max1538_write_input+0x6c>
 8009968:	dc48      	bgt.n	80099fc <Max1538_write_input+0xb0>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d002      	beq.n	8009974 <Max1538_write_input+0x28>
 800996e:	2b01      	cmp	r3, #1
 8009970:	d011      	beq.n	8009996 <Max1538_write_input+0x4a>
		case MAX1538_STATE_DISCHARGE_B:
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.CHG_Pin, 0);
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.BATSEL_Pin, 1);
			break;
		default:
			break;
 8009972:	e043      	b.n	80099fc <Max1538_write_input+0xb0>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.CHG_Pin, 1);
 8009974:	1d3b      	adds	r3, r7, #4
 8009976:	6818      	ldr	r0, [r3, #0]
 8009978:	1d3b      	adds	r3, r7, #4
 800997a:	889b      	ldrh	r3, [r3, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	0019      	movs	r1, r3
 8009980:	f7fa f9b2 	bl	8003ce8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.BATSEL_Pin, 0);
 8009984:	1d3b      	adds	r3, r7, #4
 8009986:	6818      	ldr	r0, [r3, #0]
 8009988:	1d3b      	adds	r3, r7, #4
 800998a:	88db      	ldrh	r3, [r3, #6]
 800998c:	2200      	movs	r2, #0
 800998e:	0019      	movs	r1, r3
 8009990:	f7fa f9aa 	bl	8003ce8 <HAL_GPIO_WritePin>
			break;
 8009994:	e033      	b.n	80099fe <Max1538_write_input+0xb2>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.CHG_Pin, 1);
 8009996:	1d3b      	adds	r3, r7, #4
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	1d3b      	adds	r3, r7, #4
 800999c:	889b      	ldrh	r3, [r3, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	0019      	movs	r1, r3
 80099a2:	f7fa f9a1 	bl	8003ce8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.BATSEL_Pin, 1);
 80099a6:	1d3b      	adds	r3, r7, #4
 80099a8:	6818      	ldr	r0, [r3, #0]
 80099aa:	1d3b      	adds	r3, r7, #4
 80099ac:	88db      	ldrh	r3, [r3, #6]
 80099ae:	2201      	movs	r2, #1
 80099b0:	0019      	movs	r1, r3
 80099b2:	f7fa f999 	bl	8003ce8 <HAL_GPIO_WritePin>
			break;
 80099b6:	e022      	b.n	80099fe <Max1538_write_input+0xb2>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.CHG_Pin, 0);
 80099b8:	1d3b      	adds	r3, r7, #4
 80099ba:	6818      	ldr	r0, [r3, #0]
 80099bc:	1d3b      	adds	r3, r7, #4
 80099be:	889b      	ldrh	r3, [r3, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	0019      	movs	r1, r3
 80099c4:	f7fa f990 	bl	8003ce8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.BATSEL_Pin, 0);
 80099c8:	1d3b      	adds	r3, r7, #4
 80099ca:	6818      	ldr	r0, [r3, #0]
 80099cc:	1d3b      	adds	r3, r7, #4
 80099ce:	88db      	ldrh	r3, [r3, #6]
 80099d0:	2200      	movs	r2, #0
 80099d2:	0019      	movs	r1, r3
 80099d4:	f7fa f988 	bl	8003ce8 <HAL_GPIO_WritePin>
			break;
 80099d8:	e011      	b.n	80099fe <Max1538_write_input+0xb2>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.CHG_Pin, 0);
 80099da:	1d3b      	adds	r3, r7, #4
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	1d3b      	adds	r3, r7, #4
 80099e0:	889b      	ldrh	r3, [r3, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	0019      	movs	r1, r3
 80099e6:	f7fa f97f 	bl	8003ce8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pMax.max1538_Port, pMax.BATSEL_Pin, 1);
 80099ea:	1d3b      	adds	r3, r7, #4
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	1d3b      	adds	r3, r7, #4
 80099f0:	88db      	ldrh	r3, [r3, #6]
 80099f2:	2201      	movs	r2, #1
 80099f4:	0019      	movs	r1, r3
 80099f6:	f7fa f977 	bl	8003ce8 <HAL_GPIO_WritePin>
			break;
 80099fa:	e000      	b.n	80099fe <Max1538_write_input+0xb2>
			break;
 80099fc:	46c0      	nop			; (mov r8, r8)
	}
}
 80099fe:	46c0      	nop			; (mov r8, r8)
 8009a00:	46bd      	mov	sp, r7
 8009a02:	b004      	add	sp, #16
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <spi_read>:


#include "spi_driver.h"

uint8_t spi_read(SPIHandle *spi, uint8_t *RxBuff, uint16_t len)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b084      	sub	sp, #16
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	1dbb      	adds	r3, r7, #6
 8009a12:	801a      	strh	r2, [r3, #0]
	return HAL_SPI_Receive_DMA(spi->hspi, RxBuff, len);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6898      	ldr	r0, [r3, #8]
 8009a18:	1dbb      	adds	r3, r7, #6
 8009a1a:	881a      	ldrh	r2, [r3, #0]
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	0019      	movs	r1, r3
 8009a20:	f7fb f8c6 	bl	8004bb0 <HAL_SPI_Receive_DMA>
 8009a24:	0003      	movs	r3, r0
}
 8009a26:	0018      	movs	r0, r3
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	b004      	add	sp, #16
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <spi_read_write>:

uint8_t spi_read_write(SPIHandle *spi, uint8_t *TxBuff, uint8_t *RxBuff, uint16_t len)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b084      	sub	sp, #16
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	60f8      	str	r0, [r7, #12]
 8009a36:	60b9      	str	r1, [r7, #8]
 8009a38:	607a      	str	r2, [r7, #4]
 8009a3a:	001a      	movs	r2, r3
 8009a3c:	1cbb      	adds	r3, r7, #2
 8009a3e:	801a      	strh	r2, [r3, #0]
	return HAL_SPI_TransmitReceive_DMA(spi->hspi, TxBuff, RxBuff, len);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6898      	ldr	r0, [r3, #8]
 8009a44:	1cbb      	adds	r3, r7, #2
 8009a46:	881b      	ldrh	r3, [r3, #0]
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	68b9      	ldr	r1, [r7, #8]
 8009a4c:	f7fb f9ee 	bl	8004e2c <HAL_SPI_TransmitReceive_DMA>
 8009a50:	0003      	movs	r3, r0
}
 8009a52:	0018      	movs	r0, r3
 8009a54:	46bd      	mov	sp, r7
 8009a56:	b004      	add	sp, #16
 8009a58:	bd80      	pop	{r7, pc}
	...

08009a5c <__malloc_lock>:
 8009a5c:	b510      	push	{r4, lr}
 8009a5e:	4802      	ldr	r0, [pc, #8]	; (8009a68 <__malloc_lock+0xc>)
 8009a60:	f7f8 fbd1 	bl	8002206 <__retarget_lock_acquire_recursive>
 8009a64:	bd10      	pop	{r4, pc}
 8009a66:	46c0      	nop			; (mov r8, r8)
 8009a68:	20000354 	.word	0x20000354

08009a6c <__malloc_unlock>:
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	4802      	ldr	r0, [pc, #8]	; (8009a78 <__malloc_unlock+0xc>)
 8009a70:	f7f8 fbdd 	bl	800222e <__retarget_lock_release_recursive>
 8009a74:	bd10      	pop	{r4, pc}
 8009a76:	46c0      	nop			; (mov r8, r8)
 8009a78:	20000354 	.word	0x20000354

08009a7c <memset>:
 8009a7c:	0003      	movs	r3, r0
 8009a7e:	1882      	adds	r2, r0, r2
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d100      	bne.n	8009a86 <memset+0xa>
 8009a84:	4770      	bx	lr
 8009a86:	7019      	strb	r1, [r3, #0]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	e7f9      	b.n	8009a80 <memset+0x4>

08009a8c <_reclaim_reent>:
 8009a8c:	4b2d      	ldr	r3, [pc, #180]	; (8009b44 <_reclaim_reent+0xb8>)
 8009a8e:	b570      	push	{r4, r5, r6, lr}
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	0004      	movs	r4, r0
 8009a94:	4283      	cmp	r3, r0
 8009a96:	d042      	beq.n	8009b1e <_reclaim_reent+0x92>
 8009a98:	69c3      	ldr	r3, [r0, #28]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d00a      	beq.n	8009ab4 <_reclaim_reent+0x28>
 8009a9e:	2500      	movs	r5, #0
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	42ab      	cmp	r3, r5
 8009aa4:	d140      	bne.n	8009b28 <_reclaim_reent+0x9c>
 8009aa6:	69e3      	ldr	r3, [r4, #28]
 8009aa8:	6819      	ldr	r1, [r3, #0]
 8009aaa:	2900      	cmp	r1, #0
 8009aac:	d002      	beq.n	8009ab4 <_reclaim_reent+0x28>
 8009aae:	0020      	movs	r0, r4
 8009ab0:	f000 f878 	bl	8009ba4 <_free_r>
 8009ab4:	6961      	ldr	r1, [r4, #20]
 8009ab6:	2900      	cmp	r1, #0
 8009ab8:	d002      	beq.n	8009ac0 <_reclaim_reent+0x34>
 8009aba:	0020      	movs	r0, r4
 8009abc:	f000 f872 	bl	8009ba4 <_free_r>
 8009ac0:	69e1      	ldr	r1, [r4, #28]
 8009ac2:	2900      	cmp	r1, #0
 8009ac4:	d002      	beq.n	8009acc <_reclaim_reent+0x40>
 8009ac6:	0020      	movs	r0, r4
 8009ac8:	f000 f86c 	bl	8009ba4 <_free_r>
 8009acc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ace:	2900      	cmp	r1, #0
 8009ad0:	d002      	beq.n	8009ad8 <_reclaim_reent+0x4c>
 8009ad2:	0020      	movs	r0, r4
 8009ad4:	f000 f866 	bl	8009ba4 <_free_r>
 8009ad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ada:	2900      	cmp	r1, #0
 8009adc:	d002      	beq.n	8009ae4 <_reclaim_reent+0x58>
 8009ade:	0020      	movs	r0, r4
 8009ae0:	f000 f860 	bl	8009ba4 <_free_r>
 8009ae4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009ae6:	2900      	cmp	r1, #0
 8009ae8:	d002      	beq.n	8009af0 <_reclaim_reent+0x64>
 8009aea:	0020      	movs	r0, r4
 8009aec:	f000 f85a 	bl	8009ba4 <_free_r>
 8009af0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009af2:	2900      	cmp	r1, #0
 8009af4:	d002      	beq.n	8009afc <_reclaim_reent+0x70>
 8009af6:	0020      	movs	r0, r4
 8009af8:	f000 f854 	bl	8009ba4 <_free_r>
 8009afc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009afe:	2900      	cmp	r1, #0
 8009b00:	d002      	beq.n	8009b08 <_reclaim_reent+0x7c>
 8009b02:	0020      	movs	r0, r4
 8009b04:	f000 f84e 	bl	8009ba4 <_free_r>
 8009b08:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009b0a:	2900      	cmp	r1, #0
 8009b0c:	d002      	beq.n	8009b14 <_reclaim_reent+0x88>
 8009b0e:	0020      	movs	r0, r4
 8009b10:	f000 f848 	bl	8009ba4 <_free_r>
 8009b14:	6a23      	ldr	r3, [r4, #32]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d001      	beq.n	8009b1e <_reclaim_reent+0x92>
 8009b1a:	0020      	movs	r0, r4
 8009b1c:	4798      	blx	r3
 8009b1e:	bd70      	pop	{r4, r5, r6, pc}
 8009b20:	5949      	ldr	r1, [r1, r5]
 8009b22:	2900      	cmp	r1, #0
 8009b24:	d108      	bne.n	8009b38 <_reclaim_reent+0xac>
 8009b26:	3504      	adds	r5, #4
 8009b28:	69e3      	ldr	r3, [r4, #28]
 8009b2a:	68d9      	ldr	r1, [r3, #12]
 8009b2c:	2d80      	cmp	r5, #128	; 0x80
 8009b2e:	d1f7      	bne.n	8009b20 <_reclaim_reent+0x94>
 8009b30:	0020      	movs	r0, r4
 8009b32:	f000 f837 	bl	8009ba4 <_free_r>
 8009b36:	e7b6      	b.n	8009aa6 <_reclaim_reent+0x1a>
 8009b38:	680e      	ldr	r6, [r1, #0]
 8009b3a:	0020      	movs	r0, r4
 8009b3c:	f000 f832 	bl	8009ba4 <_free_r>
 8009b40:	0031      	movs	r1, r6
 8009b42:	e7ee      	b.n	8009b22 <_reclaim_reent+0x96>
 8009b44:	20000074 	.word	0x20000074

08009b48 <__libc_init_array>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	2600      	movs	r6, #0
 8009b4c:	4c0c      	ldr	r4, [pc, #48]	; (8009b80 <__libc_init_array+0x38>)
 8009b4e:	4d0d      	ldr	r5, [pc, #52]	; (8009b84 <__libc_init_array+0x3c>)
 8009b50:	1b64      	subs	r4, r4, r5
 8009b52:	10a4      	asrs	r4, r4, #2
 8009b54:	42a6      	cmp	r6, r4
 8009b56:	d109      	bne.n	8009b6c <__libc_init_array+0x24>
 8009b58:	2600      	movs	r6, #0
 8009b5a:	f000 f86d 	bl	8009c38 <_init>
 8009b5e:	4c0a      	ldr	r4, [pc, #40]	; (8009b88 <__libc_init_array+0x40>)
 8009b60:	4d0a      	ldr	r5, [pc, #40]	; (8009b8c <__libc_init_array+0x44>)
 8009b62:	1b64      	subs	r4, r4, r5
 8009b64:	10a4      	asrs	r4, r4, #2
 8009b66:	42a6      	cmp	r6, r4
 8009b68:	d105      	bne.n	8009b76 <__libc_init_array+0x2e>
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}
 8009b6c:	00b3      	lsls	r3, r6, #2
 8009b6e:	58eb      	ldr	r3, [r5, r3]
 8009b70:	4798      	blx	r3
 8009b72:	3601      	adds	r6, #1
 8009b74:	e7ee      	b.n	8009b54 <__libc_init_array+0xc>
 8009b76:	00b3      	lsls	r3, r6, #2
 8009b78:	58eb      	ldr	r3, [r5, r3]
 8009b7a:	4798      	blx	r3
 8009b7c:	3601      	adds	r6, #1
 8009b7e:	e7f2      	b.n	8009b66 <__libc_init_array+0x1e>
 8009b80:	08009e2c 	.word	0x08009e2c
 8009b84:	08009e2c 	.word	0x08009e2c
 8009b88:	08009e30 	.word	0x08009e30
 8009b8c:	08009e2c 	.word	0x08009e2c

08009b90 <memcpy>:
 8009b90:	2300      	movs	r3, #0
 8009b92:	b510      	push	{r4, lr}
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d100      	bne.n	8009b9a <memcpy+0xa>
 8009b98:	bd10      	pop	{r4, pc}
 8009b9a:	5ccc      	ldrb	r4, [r1, r3]
 8009b9c:	54c4      	strb	r4, [r0, r3]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	e7f8      	b.n	8009b94 <memcpy+0x4>
	...

08009ba4 <_free_r>:
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	0005      	movs	r5, r0
 8009ba8:	2900      	cmp	r1, #0
 8009baa:	d010      	beq.n	8009bce <_free_r+0x2a>
 8009bac:	1f0c      	subs	r4, r1, #4
 8009bae:	6823      	ldr	r3, [r4, #0]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	da00      	bge.n	8009bb6 <_free_r+0x12>
 8009bb4:	18e4      	adds	r4, r4, r3
 8009bb6:	0028      	movs	r0, r5
 8009bb8:	f7ff ff50 	bl	8009a5c <__malloc_lock>
 8009bbc:	4a1d      	ldr	r2, [pc, #116]	; (8009c34 <_free_r+0x90>)
 8009bbe:	6813      	ldr	r3, [r2, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d105      	bne.n	8009bd0 <_free_r+0x2c>
 8009bc4:	6063      	str	r3, [r4, #4]
 8009bc6:	6014      	str	r4, [r2, #0]
 8009bc8:	0028      	movs	r0, r5
 8009bca:	f7ff ff4f 	bl	8009a6c <__malloc_unlock>
 8009bce:	bd70      	pop	{r4, r5, r6, pc}
 8009bd0:	42a3      	cmp	r3, r4
 8009bd2:	d908      	bls.n	8009be6 <_free_r+0x42>
 8009bd4:	6820      	ldr	r0, [r4, #0]
 8009bd6:	1821      	adds	r1, r4, r0
 8009bd8:	428b      	cmp	r3, r1
 8009bda:	d1f3      	bne.n	8009bc4 <_free_r+0x20>
 8009bdc:	6819      	ldr	r1, [r3, #0]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	1809      	adds	r1, r1, r0
 8009be2:	6021      	str	r1, [r4, #0]
 8009be4:	e7ee      	b.n	8009bc4 <_free_r+0x20>
 8009be6:	001a      	movs	r2, r3
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <_free_r+0x4e>
 8009bee:	42a3      	cmp	r3, r4
 8009bf0:	d9f9      	bls.n	8009be6 <_free_r+0x42>
 8009bf2:	6811      	ldr	r1, [r2, #0]
 8009bf4:	1850      	adds	r0, r2, r1
 8009bf6:	42a0      	cmp	r0, r4
 8009bf8:	d10b      	bne.n	8009c12 <_free_r+0x6e>
 8009bfa:	6820      	ldr	r0, [r4, #0]
 8009bfc:	1809      	adds	r1, r1, r0
 8009bfe:	1850      	adds	r0, r2, r1
 8009c00:	6011      	str	r1, [r2, #0]
 8009c02:	4283      	cmp	r3, r0
 8009c04:	d1e0      	bne.n	8009bc8 <_free_r+0x24>
 8009c06:	6818      	ldr	r0, [r3, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	1841      	adds	r1, r0, r1
 8009c0c:	6011      	str	r1, [r2, #0]
 8009c0e:	6053      	str	r3, [r2, #4]
 8009c10:	e7da      	b.n	8009bc8 <_free_r+0x24>
 8009c12:	42a0      	cmp	r0, r4
 8009c14:	d902      	bls.n	8009c1c <_free_r+0x78>
 8009c16:	230c      	movs	r3, #12
 8009c18:	602b      	str	r3, [r5, #0]
 8009c1a:	e7d5      	b.n	8009bc8 <_free_r+0x24>
 8009c1c:	6820      	ldr	r0, [r4, #0]
 8009c1e:	1821      	adds	r1, r4, r0
 8009c20:	428b      	cmp	r3, r1
 8009c22:	d103      	bne.n	8009c2c <_free_r+0x88>
 8009c24:	6819      	ldr	r1, [r3, #0]
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	1809      	adds	r1, r1, r0
 8009c2a:	6021      	str	r1, [r4, #0]
 8009c2c:	6063      	str	r3, [r4, #4]
 8009c2e:	6054      	str	r4, [r2, #4]
 8009c30:	e7ca      	b.n	8009bc8 <_free_r+0x24>
 8009c32:	46c0      	nop			; (mov r8, r8)
 8009c34:	20001ea4 	.word	0x20001ea4

08009c38 <_init>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	46c0      	nop			; (mov r8, r8)
 8009c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c3e:	bc08      	pop	{r3}
 8009c40:	469e      	mov	lr, r3
 8009c42:	4770      	bx	lr

08009c44 <_fini>:
 8009c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c46:	46c0      	nop			; (mov r8, r8)
 8009c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c4a:	bc08      	pop	{r3}
 8009c4c:	469e      	mov	lr, r3
 8009c4e:	4770      	bx	lr
