#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 21 17:49:50 2022
# Process ID: 13588
# Current directory: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20172 C:\Users\Ziyueshi\Desktop\大二下\数字设计\实验3\dig_clock\dig_clock.xpr
# Log file: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/vivado.log
# Journal file: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.xpr
INFO: [Project 1-313] Project file moved from 'D:/Work/vivado_project/DLC/dig_clock' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'dig_clock.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/bin2bcd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv w ]
add_files C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv
update_compile_order -fileset sources_1
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name bin2bcd -vendor xilinx.com -library user -version 1.0 -module_name bin2bcd_0 -dir c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1
generate_target {instantiation_template} [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bin2bcd_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bin2bcd_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bin2bcd_0'...
catch { config_ip_cache -export [get_ips -all bin2bcd_0] }
export_ip_user_files -of_objects [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci]
launch_runs -jobs 3 bin2bcd_0_synth_1
[Sat May 21 18:20:57 2022] Launched bin2bcd_0_synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/bin2bcd_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci] -directory C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files -ipstatic_source_dir C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/modelsim} {questa=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/questa} {riviera=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/riviera} {activehdl=C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs bin2bcd_0_synth_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv w ]
add_files -fileset sim_1 C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim/xsim.dir/dig_clock_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 21 19:53:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 930.602 ; gain = 16.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:01:17 ; elapsed = 00:01:11 . Memory (MB): peak = 935.910 ; gain = 0.910
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 947.492 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-143] an was previously declared with a range [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port an [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 947.492 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 947.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-143] an was previously declared with a range [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port an [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 947.492 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:50 ; elapsed = 00:01:37 . Memory (MB): peak = 947.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-143] an was previously declared with a range [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port an [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 947.492 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 947.492 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/dig_clock_tb/d0/clock/enableclock}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port an [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 948.113 ; gain = 0.621
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-143] an was previously declared with a range [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port enableclock [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:16]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port an [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 950.148 ; gain = 1.438
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port enableclock [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.176 ; gain = 0.027
run all
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 951.293 ; gain = 0.980
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port enableclock [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:16]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port enableclock [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 951.883 ; gain = 0.383
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 952.184 ; gain = 0.301
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 954.125 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 955.387 ; gain = 1.262
update_compile_order -fileset sim_1
set_property top sec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sec_tb_behav xil_defaultlib.sec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.sec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sec_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim/xsim.dir/sec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 21 20:30:02 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 956.531 ; gain = 0.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sec_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sec_tb_behav xil_defaultlib.sec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sec_tb_behav -key {Behavioral:sim_1:Functional:sec_tb} -tclbatch {sec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:01:37 ; elapsed = 00:01:31 . Memory (MB): peak = 959.691 ; gain = 1.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sec_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sec_tb_behav xil_defaultlib.sec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sec_tb_behav -key {Behavioral:sim_1:Functional:sec_tb} -tclbatch {sec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:02:02 ; elapsed = 00:01:55 . Memory (MB): peak = 962.812 ; gain = 1.688
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sec_tb_behav xil_defaultlib.sec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.sec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 963.355 ; gain = 0.375
run all
run: Time (s): cpu = 00:04:56 ; elapsed = 00:04:40 . Memory (MB): peak = 967.836 ; gain = 4.480
set_property top dig_clock_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 969.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 969.109 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:08 . Memory (MB): peak = 970.652 ; gain = 1.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 973.543 ; gain = 2.043
run all
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 973.941 ; gain = 0.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sat May 21 20:48:52 2022] Launched bin2bcd_0_synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/bin2bcd_0_synth_1/runme.log
[Sat May 21 20:48:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/synth_1/runme.log
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat May 21 20:51:33 2022] Launched bin2bcd_0_synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/bin2bcd_0_synth_1/runme.log
[Sat May 21 20:51:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/synth_1/runme.log
reset_run bin2bcd_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat May 21 20:51:57 2022] Launched bin2bcd_0_synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/bin2bcd_0_synth_1/runme.log
[Sat May 21 20:51:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/Ziyueshi/Desktop/大二下/数字设计/实验3/dig_clock/dig_clock.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 20:54:38 2022...
