
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000908c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040908c  0040908c  0001108c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00409094  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000530  20000884  00409918  00018884  2**2
                  ALLOC
  4 .stack        00003004  20000db4  00409e48  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      000000cb  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b05c  00000000  00000000  00018979  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000019e7  00000000  00000000  000239d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006505  00000000  00000000  000253bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000af0  00000000  00000000  0002b8c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009d8  00000000  00000000  0002c3b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013f97  00000000  00000000  0002cd89  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ae92  00000000  00000000  00040d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a256  00000000  00000000  0004bbb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000036b8  00000000  00000000  000a5e08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003db8 	.word	0x20003db8
  400004:	00402265 	.word	0x00402265
  400008:	0040232d 	.word	0x0040232d
  40000c:	0040232d 	.word	0x0040232d
  400010:	0040232d 	.word	0x0040232d
  400014:	0040232d 	.word	0x0040232d
  400018:	0040232d 	.word	0x0040232d
	...
  40002c:	0040232d 	.word	0x0040232d
  400030:	0040232d 	.word	0x0040232d
  400034:	00000000 	.word	0x00000000
  400038:	0040232d 	.word	0x0040232d
  40003c:	0040232d 	.word	0x0040232d
  400040:	0040232d 	.word	0x0040232d
  400044:	0040232d 	.word	0x0040232d
  400048:	0040232d 	.word	0x0040232d
  40004c:	0040232d 	.word	0x0040232d
  400050:	0040232d 	.word	0x0040232d
  400054:	0040232d 	.word	0x0040232d
  400058:	0040232d 	.word	0x0040232d
  40005c:	0040232d 	.word	0x0040232d
  400060:	0040232d 	.word	0x0040232d
  400064:	0040232d 	.word	0x0040232d
  400068:	00000000 	.word	0x00000000
  40006c:	00401f3d 	.word	0x00401f3d
  400070:	00401f55 	.word	0x00401f55
  400074:	00401f6d 	.word	0x00401f6d
  400078:	0040232d 	.word	0x0040232d
  40007c:	0040232d 	.word	0x0040232d
	...
  400088:	0040232d 	.word	0x0040232d
  40008c:	0040232d 	.word	0x0040232d
  400090:	0040232d 	.word	0x0040232d
  400094:	0040232d 	.word	0x0040232d
  400098:	0040232d 	.word	0x0040232d
  40009c:	00402969 	.word	0x00402969
  4000a0:	0040232d 	.word	0x0040232d
  4000a4:	0040232d 	.word	0x0040232d
  4000a8:	0040232d 	.word	0x0040232d
  4000ac:	0040232d 	.word	0x0040232d
  4000b0:	0040232d 	.word	0x0040232d
  4000b4:	00402731 	.word	0x00402731
  4000b8:	0040232d 	.word	0x0040232d
  4000bc:	0040232d 	.word	0x0040232d
  4000c0:	0040232d 	.word	0x0040232d
  4000c4:	0040232d 	.word	0x0040232d
  4000c8:	0040232d 	.word	0x0040232d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409094 	.word	0x00409094

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00409094 	.word	0x00409094
  40011c:	20000888 	.word	0x20000888
  400120:	00409094 	.word	0x00409094
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002c0:	b480      	push	{r7}
  4002c2:	b087      	sub	sp, #28
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	60f8      	str	r0, [r7, #12]
  4002c8:	60b9      	str	r1, [r7, #8]
  4002ca:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002cc:	68bb      	ldr	r3, [r7, #8]
  4002ce:	019b      	lsls	r3, r3, #6
  4002d0:	68fa      	ldr	r2, [r7, #12]
  4002d2:	4413      	add	r3, r2
  4002d4:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002d6:	697b      	ldr	r3, [r7, #20]
  4002d8:	2202      	movs	r2, #2
  4002da:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4002dc:	697b      	ldr	r3, [r7, #20]
  4002de:	f04f 32ff 	mov.w	r2, #4294967295
  4002e2:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4002e4:	697b      	ldr	r3, [r7, #20]
  4002e6:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	687a      	ldr	r2, [r7, #4]
  4002ec:	605a      	str	r2, [r3, #4]
}
  4002ee:	371c      	adds	r7, #28
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr

004002f8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4002f8:	b480      	push	{r7}
  4002fa:	b083      	sub	sp, #12
  4002fc:	af00      	add	r7, sp, #0
  4002fe:	6078      	str	r0, [r7, #4]
  400300:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400302:	687a      	ldr	r2, [r7, #4]
  400304:	683b      	ldr	r3, [r7, #0]
  400306:	019b      	lsls	r3, r3, #6
  400308:	4413      	add	r3, r2
  40030a:	2205      	movs	r2, #5
  40030c:	601a      	str	r2, [r3, #0]
}
  40030e:	370c      	adds	r7, #12
  400310:	46bd      	mov	sp, r7
  400312:	f85d 7b04 	ldr.w	r7, [sp], #4
  400316:	4770      	bx	lr

00400318 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400318:	b480      	push	{r7}
  40031a:	b085      	sub	sp, #20
  40031c:	af00      	add	r7, sp, #0
  40031e:	60f8      	str	r0, [r7, #12]
  400320:	60b9      	str	r1, [r7, #8]
  400322:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400324:	68fa      	ldr	r2, [r7, #12]
  400326:	68bb      	ldr	r3, [r7, #8]
  400328:	019b      	lsls	r3, r3, #6
  40032a:	4413      	add	r3, r2
  40032c:	3318      	adds	r3, #24
  40032e:	687a      	ldr	r2, [r7, #4]
  400330:	605a      	str	r2, [r3, #4]
}
  400332:	3714      	adds	r7, #20
  400334:	46bd      	mov	sp, r7
  400336:	f85d 7b04 	ldr.w	r7, [sp], #4
  40033a:	4770      	bx	lr

0040033c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  40033c:	b480      	push	{r7}
  40033e:	b087      	sub	sp, #28
  400340:	af00      	add	r7, sp, #0
  400342:	60f8      	str	r0, [r7, #12]
  400344:	60b9      	str	r1, [r7, #8]
  400346:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400348:	68bb      	ldr	r3, [r7, #8]
  40034a:	019b      	lsls	r3, r3, #6
  40034c:	68fa      	ldr	r2, [r7, #12]
  40034e:	4413      	add	r3, r2
  400350:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400352:	697b      	ldr	r3, [r7, #20]
  400354:	687a      	ldr	r2, [r7, #4]
  400356:	625a      	str	r2, [r3, #36]	; 0x24
}
  400358:	371c      	adds	r7, #28
  40035a:	46bd      	mov	sp, r7
  40035c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400360:	4770      	bx	lr
  400362:	bf00      	nop

00400364 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400364:	b480      	push	{r7}
  400366:	b085      	sub	sp, #20
  400368:	af00      	add	r7, sp, #0
  40036a:	6078      	str	r0, [r7, #4]
  40036c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40036e:	683b      	ldr	r3, [r7, #0]
  400370:	019b      	lsls	r3, r3, #6
  400372:	687a      	ldr	r2, [r7, #4]
  400374:	4413      	add	r3, r2
  400376:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400378:	68fb      	ldr	r3, [r7, #12]
  40037a:	6a1b      	ldr	r3, [r3, #32]
}
  40037c:	4618      	mov	r0, r3
  40037e:	3714      	adds	r7, #20
  400380:	46bd      	mov	sp, r7
  400382:	f85d 7b04 	ldr.w	r7, [sp], #4
  400386:	4770      	bx	lr

00400388 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400388:	b580      	push	{r7, lr}
  40038a:	b082      	sub	sp, #8
  40038c:	af00      	add	r7, sp, #0
  40038e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400390:	687b      	ldr	r3, [r7, #4]
  400392:	2b07      	cmp	r3, #7
  400394:	d830      	bhi.n	4003f8 <osc_enable+0x70>
  400396:	a201      	add	r2, pc, #4	; (adr r2, 40039c <osc_enable+0x14>)
  400398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40039c:	004003f9 	.word	0x004003f9
  4003a0:	004003bd 	.word	0x004003bd
  4003a4:	004003c5 	.word	0x004003c5
  4003a8:	004003cd 	.word	0x004003cd
  4003ac:	004003d5 	.word	0x004003d5
  4003b0:	004003dd 	.word	0x004003dd
  4003b4:	004003e5 	.word	0x004003e5
  4003b8:	004003ef 	.word	0x004003ef
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4003bc:	2000      	movs	r0, #0
  4003be:	4b10      	ldr	r3, [pc, #64]	; (400400 <osc_enable+0x78>)
  4003c0:	4798      	blx	r3
		break;
  4003c2:	e019      	b.n	4003f8 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4003c4:	2001      	movs	r0, #1
  4003c6:	4b0e      	ldr	r3, [pc, #56]	; (400400 <osc_enable+0x78>)
  4003c8:	4798      	blx	r3
		break;
  4003ca:	e015      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4003cc:	2000      	movs	r0, #0
  4003ce:	4b0d      	ldr	r3, [pc, #52]	; (400404 <osc_enable+0x7c>)
  4003d0:	4798      	blx	r3
		break;
  4003d2:	e011      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4003d4:	2010      	movs	r0, #16
  4003d6:	4b0b      	ldr	r3, [pc, #44]	; (400404 <osc_enable+0x7c>)
  4003d8:	4798      	blx	r3
		break;
  4003da:	e00d      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4003dc:	2020      	movs	r0, #32
  4003de:	4b09      	ldr	r3, [pc, #36]	; (400404 <osc_enable+0x7c>)
  4003e0:	4798      	blx	r3
		break;
  4003e2:	e009      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003e4:	2000      	movs	r0, #0
  4003e6:	213e      	movs	r1, #62	; 0x3e
  4003e8:	4b07      	ldr	r3, [pc, #28]	; (400408 <osc_enable+0x80>)
  4003ea:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003ec:	e004      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4003ee:	2001      	movs	r0, #1
  4003f0:	213e      	movs	r1, #62	; 0x3e
  4003f2:	4b05      	ldr	r3, [pc, #20]	; (400408 <osc_enable+0x80>)
  4003f4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003f6:	bf00      	nop
	}
}
  4003f8:	3708      	adds	r7, #8
  4003fa:	46bd      	mov	sp, r7
  4003fc:	bd80      	pop	{r7, pc}
  4003fe:	bf00      	nop
  400400:	00402009 	.word	0x00402009
  400404:	00402075 	.word	0x00402075
  400408:	004020e5 	.word	0x004020e5

0040040c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400414:	687b      	ldr	r3, [r7, #4]
  400416:	2b07      	cmp	r3, #7
  400418:	d826      	bhi.n	400468 <osc_is_ready+0x5c>
  40041a:	a201      	add	r2, pc, #4	; (adr r2, 400420 <osc_is_ready+0x14>)
  40041c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400420:	00400441 	.word	0x00400441
  400424:	00400445 	.word	0x00400445
  400428:	00400445 	.word	0x00400445
  40042c:	00400457 	.word	0x00400457
  400430:	00400457 	.word	0x00400457
  400434:	00400457 	.word	0x00400457
  400438:	00400457 	.word	0x00400457
  40043c:	00400457 	.word	0x00400457
	case OSC_SLCK_32K_RC:
		return 1;
  400440:	2301      	movs	r3, #1
  400442:	e012      	b.n	40046a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400444:	4b0b      	ldr	r3, [pc, #44]	; (400474 <osc_is_ready+0x68>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	bf14      	ite	ne
  40044e:	2301      	movne	r3, #1
  400450:	2300      	moveq	r3, #0
  400452:	b2db      	uxtb	r3, r3
  400454:	e009      	b.n	40046a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400456:	4b08      	ldr	r3, [pc, #32]	; (400478 <osc_is_ready+0x6c>)
  400458:	4798      	blx	r3
  40045a:	4603      	mov	r3, r0
  40045c:	2b00      	cmp	r3, #0
  40045e:	bf14      	ite	ne
  400460:	2301      	movne	r3, #1
  400462:	2300      	moveq	r3, #0
  400464:	b2db      	uxtb	r3, r3
  400466:	e000      	b.n	40046a <osc_is_ready+0x5e>
	}

	return 0;
  400468:	2300      	movs	r3, #0
}
  40046a:	4618      	mov	r0, r3
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	00402041 	.word	0x00402041
  400478:	0040215d 	.word	0x0040215d

0040047c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40047c:	b480      	push	{r7}
  40047e:	b083      	sub	sp, #12
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400484:	687b      	ldr	r3, [r7, #4]
  400486:	2b07      	cmp	r3, #7
  400488:	d825      	bhi.n	4004d6 <osc_get_rate+0x5a>
  40048a:	a201      	add	r2, pc, #4	; (adr r2, 400490 <osc_get_rate+0x14>)
  40048c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400490:	004004b1 	.word	0x004004b1
  400494:	004004b7 	.word	0x004004b7
  400498:	004004bd 	.word	0x004004bd
  40049c:	004004c3 	.word	0x004004c3
  4004a0:	004004c7 	.word	0x004004c7
  4004a4:	004004cb 	.word	0x004004cb
  4004a8:	004004cf 	.word	0x004004cf
  4004ac:	004004d3 	.word	0x004004d3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4004b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4004b4:	e010      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4004b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004ba:	e00d      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4004bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004c0:	e00a      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4004c2:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <osc_get_rate+0x68>)
  4004c4:	e008      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4004c6:	4b08      	ldr	r3, [pc, #32]	; (4004e8 <osc_get_rate+0x6c>)
  4004c8:	e006      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4004ca:	4b08      	ldr	r3, [pc, #32]	; (4004ec <osc_get_rate+0x70>)
  4004cc:	e004      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <osc_get_rate+0x70>)
  4004d0:	e002      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4004d2:	4b06      	ldr	r3, [pc, #24]	; (4004ec <osc_get_rate+0x70>)
  4004d4:	e000      	b.n	4004d8 <osc_get_rate+0x5c>
	}

	return 0;
  4004d6:	2300      	movs	r3, #0
}
  4004d8:	4618      	mov	r0, r3
  4004da:	370c      	adds	r7, #12
  4004dc:	46bd      	mov	sp, r7
  4004de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004e2:	4770      	bx	lr
  4004e4:	003d0900 	.word	0x003d0900
  4004e8:	007a1200 	.word	0x007a1200
  4004ec:	00b71b00 	.word	0x00b71b00

004004f0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4004f0:	b580      	push	{r7, lr}
  4004f2:	b082      	sub	sp, #8
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	4603      	mov	r3, r0
  4004f8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4004fa:	bf00      	nop
  4004fc:	79fb      	ldrb	r3, [r7, #7]
  4004fe:	4618      	mov	r0, r3
  400500:	4b05      	ldr	r3, [pc, #20]	; (400518 <osc_wait_ready+0x28>)
  400502:	4798      	blx	r3
  400504:	4603      	mov	r3, r0
  400506:	f083 0301 	eor.w	r3, r3, #1
  40050a:	b2db      	uxtb	r3, r3
  40050c:	2b00      	cmp	r3, #0
  40050e:	d1f5      	bne.n	4004fc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400510:	3708      	adds	r7, #8
  400512:	46bd      	mov	sp, r7
  400514:	bd80      	pop	{r7, pc}
  400516:	bf00      	nop
  400518:	0040040d 	.word	0x0040040d

0040051c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40051c:	b580      	push	{r7, lr}
  40051e:	b086      	sub	sp, #24
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	607a      	str	r2, [r7, #4]
  400526:	603b      	str	r3, [r7, #0]
  400528:	460b      	mov	r3, r1
  40052a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40052c:	7afb      	ldrb	r3, [r7, #11]
  40052e:	4618      	mov	r0, r3
  400530:	4b0d      	ldr	r3, [pc, #52]	; (400568 <pll_config_init+0x4c>)
  400532:	4798      	blx	r3
  400534:	4602      	mov	r2, r0
  400536:	687b      	ldr	r3, [r7, #4]
  400538:	fbb2 f3f3 	udiv	r3, r2, r3
  40053c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	683a      	ldr	r2, [r7, #0]
  400542:	fb02 f303 	mul.w	r3, r2, r3
  400546:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400548:	683b      	ldr	r3, [r7, #0]
  40054a:	3b01      	subs	r3, #1
  40054c:	041a      	lsls	r2, r3, #16
  40054e:	4b07      	ldr	r3, [pc, #28]	; (40056c <pll_config_init+0x50>)
  400550:	4013      	ands	r3, r2
  400552:	687a      	ldr	r2, [r7, #4]
  400554:	b2d2      	uxtb	r2, r2
  400556:	4313      	orrs	r3, r2
  400558:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	601a      	str	r2, [r3, #0]
}
  400560:	3718      	adds	r7, #24
  400562:	46bd      	mov	sp, r7
  400564:	bd80      	pop	{r7, pc}
  400566:	bf00      	nop
  400568:	0040047d 	.word	0x0040047d
  40056c:	07ff0000 	.word	0x07ff0000

00400570 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400570:	b580      	push	{r7, lr}
  400572:	b082      	sub	sp, #8
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40057a:	683b      	ldr	r3, [r7, #0]
  40057c:	2b00      	cmp	r3, #0
  40057e:	d108      	bne.n	400592 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400580:	4b08      	ldr	r3, [pc, #32]	; (4005a4 <pll_enable+0x34>)
  400582:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400584:	4a08      	ldr	r2, [pc, #32]	; (4005a8 <pll_enable+0x38>)
  400586:	687b      	ldr	r3, [r7, #4]
  400588:	681b      	ldr	r3, [r3, #0]
  40058a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40058e:	6293      	str	r3, [r2, #40]	; 0x28
  400590:	e005      	b.n	40059e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400592:	4b06      	ldr	r3, [pc, #24]	; (4005ac <pll_enable+0x3c>)
  400594:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400596:	4a04      	ldr	r2, [pc, #16]	; (4005a8 <pll_enable+0x38>)
  400598:	687b      	ldr	r3, [r7, #4]
  40059a:	681b      	ldr	r3, [r3, #0]
  40059c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40059e:	3708      	adds	r7, #8
  4005a0:	46bd      	mov	sp, r7
  4005a2:	bd80      	pop	{r7, pc}
  4005a4:	00402179 	.word	0x00402179
  4005a8:	400e0400 	.word	0x400e0400
  4005ac:	004021ad 	.word	0x004021ad

004005b0 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4005b0:	b580      	push	{r7, lr}
  4005b2:	b082      	sub	sp, #8
  4005b4:	af00      	add	r7, sp, #0
  4005b6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	d103      	bne.n	4005c6 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4005be:	4b05      	ldr	r3, [pc, #20]	; (4005d4 <pll_is_locked+0x24>)
  4005c0:	4798      	blx	r3
  4005c2:	4603      	mov	r3, r0
  4005c4:	e002      	b.n	4005cc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4005c6:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <pll_is_locked+0x28>)
  4005c8:	4798      	blx	r3
  4005ca:	4603      	mov	r3, r0
	}
}
  4005cc:	4618      	mov	r0, r3
  4005ce:	3708      	adds	r7, #8
  4005d0:	46bd      	mov	sp, r7
  4005d2:	bd80      	pop	{r7, pc}
  4005d4:	00402191 	.word	0x00402191
  4005d8:	004021c5 	.word	0x004021c5

004005dc <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4005dc:	b580      	push	{r7, lr}
  4005de:	b082      	sub	sp, #8
  4005e0:	af00      	add	r7, sp, #0
  4005e2:	4603      	mov	r3, r0
  4005e4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4005e6:	79fb      	ldrb	r3, [r7, #7]
  4005e8:	3b03      	subs	r3, #3
  4005ea:	2b04      	cmp	r3, #4
  4005ec:	d808      	bhi.n	400600 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4005ee:	79fb      	ldrb	r3, [r7, #7]
  4005f0:	4618      	mov	r0, r3
  4005f2:	4b05      	ldr	r3, [pc, #20]	; (400608 <pll_enable_source+0x2c>)
  4005f4:	4798      	blx	r3
		osc_wait_ready(e_src);
  4005f6:	79fb      	ldrb	r3, [r7, #7]
  4005f8:	4618      	mov	r0, r3
  4005fa:	4b04      	ldr	r3, [pc, #16]	; (40060c <pll_enable_source+0x30>)
  4005fc:	4798      	blx	r3
		break;
  4005fe:	e000      	b.n	400602 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400600:	bf00      	nop
	}
}
  400602:	3708      	adds	r7, #8
  400604:	46bd      	mov	sp, r7
  400606:	bd80      	pop	{r7, pc}
  400608:	00400389 	.word	0x00400389
  40060c:	004004f1 	.word	0x004004f1

00400610 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400610:	b580      	push	{r7, lr}
  400612:	b082      	sub	sp, #8
  400614:	af00      	add	r7, sp, #0
  400616:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400618:	bf00      	nop
  40061a:	6878      	ldr	r0, [r7, #4]
  40061c:	4b04      	ldr	r3, [pc, #16]	; (400630 <pll_wait_for_lock+0x20>)
  40061e:	4798      	blx	r3
  400620:	4603      	mov	r3, r0
  400622:	2b00      	cmp	r3, #0
  400624:	d0f9      	beq.n	40061a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400626:	2300      	movs	r3, #0
}
  400628:	4618      	mov	r0, r3
  40062a:	3708      	adds	r7, #8
  40062c:	46bd      	mov	sp, r7
  40062e:	bd80      	pop	{r7, pc}
  400630:	004005b1 	.word	0x004005b1

00400634 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400634:	b580      	push	{r7, lr}
  400636:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400638:	2006      	movs	r0, #6
  40063a:	4b04      	ldr	r3, [pc, #16]	; (40064c <sysclk_get_main_hz+0x18>)
  40063c:	4798      	blx	r3
  40063e:	4602      	mov	r2, r0
  400640:	4613      	mov	r3, r2
  400642:	009b      	lsls	r3, r3, #2
  400644:	4413      	add	r3, r2
  400646:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400648:	4618      	mov	r0, r3
  40064a:	bd80      	pop	{r7, pc}
  40064c:	0040047d 	.word	0x0040047d

00400650 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400650:	b580      	push	{r7, lr}
  400652:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400654:	4b02      	ldr	r3, [pc, #8]	; (400660 <sysclk_get_cpu_hz+0x10>)
  400656:	4798      	blx	r3
  400658:	4603      	mov	r3, r0
  40065a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40065c:	4618      	mov	r0, r3
  40065e:	bd80      	pop	{r7, pc}
  400660:	00400635 	.word	0x00400635

00400664 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400664:	b590      	push	{r4, r7, lr}
  400666:	b083      	sub	sp, #12
  400668:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40066a:	4811      	ldr	r0, [pc, #68]	; (4006b0 <sysclk_init+0x4c>)
  40066c:	4b11      	ldr	r3, [pc, #68]	; (4006b4 <sysclk_init+0x50>)
  40066e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400670:	2006      	movs	r0, #6
  400672:	4b11      	ldr	r3, [pc, #68]	; (4006b8 <sysclk_init+0x54>)
  400674:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400676:	1d3b      	adds	r3, r7, #4
  400678:	4618      	mov	r0, r3
  40067a:	2106      	movs	r1, #6
  40067c:	2201      	movs	r2, #1
  40067e:	2314      	movs	r3, #20
  400680:	4c0e      	ldr	r4, [pc, #56]	; (4006bc <sysclk_init+0x58>)
  400682:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400684:	1d3b      	adds	r3, r7, #4
  400686:	4618      	mov	r0, r3
  400688:	2100      	movs	r1, #0
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <sysclk_init+0x5c>)
  40068c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40068e:	2000      	movs	r0, #0
  400690:	4b0c      	ldr	r3, [pc, #48]	; (4006c4 <sysclk_init+0x60>)
  400692:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400694:	2010      	movs	r0, #16
  400696:	4b0c      	ldr	r3, [pc, #48]	; (4006c8 <sysclk_init+0x64>)
  400698:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40069a:	4b0c      	ldr	r3, [pc, #48]	; (4006cc <sysclk_init+0x68>)
  40069c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40069e:	4b0c      	ldr	r3, [pc, #48]	; (4006d0 <sysclk_init+0x6c>)
  4006a0:	4798      	blx	r3
  4006a2:	4603      	mov	r3, r0
  4006a4:	4618      	mov	r0, r3
  4006a6:	4b03      	ldr	r3, [pc, #12]	; (4006b4 <sysclk_init+0x50>)
  4006a8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4006aa:	370c      	adds	r7, #12
  4006ac:	46bd      	mov	sp, r7
  4006ae:	bd90      	pop	{r4, r7, pc}
  4006b0:	07270e00 	.word	0x07270e00
  4006b4:	004024d1 	.word	0x004024d1
  4006b8:	004005dd 	.word	0x004005dd
  4006bc:	0040051d 	.word	0x0040051d
  4006c0:	00400571 	.word	0x00400571
  4006c4:	00400611 	.word	0x00400611
  4006c8:	00401f85 	.word	0x00401f85
  4006cc:	00402335 	.word	0x00402335
  4006d0:	00400651 	.word	0x00400651

004006d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006d4:	b580      	push	{r7, lr}
  4006d6:	b082      	sub	sp, #8
  4006d8:	af00      	add	r7, sp, #0
  4006da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006dc:	6878      	ldr	r0, [r7, #4]
  4006de:	4b02      	ldr	r3, [pc, #8]	; (4006e8 <sysclk_enable_peripheral_clock+0x14>)
  4006e0:	4798      	blx	r3
}
  4006e2:	3708      	adds	r7, #8
  4006e4:	46bd      	mov	sp, r7
  4006e6:	bd80      	pop	{r7, pc}
  4006e8:	004021e1 	.word	0x004021e1

004006ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006f0:	200b      	movs	r0, #11
  4006f2:	4b04      	ldr	r3, [pc, #16]	; (400704 <ioport_init+0x18>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006f6:	200c      	movs	r0, #12
  4006f8:	4b02      	ldr	r3, [pc, #8]	; (400704 <ioport_init+0x18>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006fc:	200d      	movs	r0, #13
  4006fe:	4b01      	ldr	r3, [pc, #4]	; (400704 <ioport_init+0x18>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bd80      	pop	{r7, pc}
  400704:	004006d5 	.word	0x004006d5

00400708 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400708:	b580      	push	{r7, lr}
  40070a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40070c:	4b2a      	ldr	r3, [pc, #168]	; (4007b8 <board_init+0xb0>)
  40070e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400712:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  400714:	4b29      	ldr	r3, [pc, #164]	; (4007bc <board_init+0xb4>)
  400716:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400718:	2013      	movs	r0, #19
  40071a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40071e:	4b28      	ldr	r3, [pc, #160]	; (4007c0 <board_init+0xb8>)
  400720:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400722:	2014      	movs	r0, #20
  400724:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400728:	4b25      	ldr	r3, [pc, #148]	; (4007c0 <board_init+0xb8>)
  40072a:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40072c:	2023      	movs	r0, #35	; 0x23
  40072e:	4925      	ldr	r1, [pc, #148]	; (4007c4 <board_init+0xbc>)
  400730:	4b23      	ldr	r3, [pc, #140]	; (4007c0 <board_init+0xb8>)
  400732:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400734:	204c      	movs	r0, #76	; 0x4c
  400736:	4924      	ldr	r1, [pc, #144]	; (4007c8 <board_init+0xc0>)
  400738:	4b21      	ldr	r3, [pc, #132]	; (4007c0 <board_init+0xb8>)
  40073a:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40073c:	4823      	ldr	r0, [pc, #140]	; (4007cc <board_init+0xc4>)
  40073e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400742:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400746:	4b22      	ldr	r3, [pc, #136]	; (4007d0 <board_init+0xc8>)
  400748:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40074a:	2040      	movs	r0, #64	; 0x40
  40074c:	4921      	ldr	r1, [pc, #132]	; (4007d4 <board_init+0xcc>)
  40074e:	4b1c      	ldr	r3, [pc, #112]	; (4007c0 <board_init+0xb8>)
  400750:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400752:	2041      	movs	r0, #65	; 0x41
  400754:	491f      	ldr	r1, [pc, #124]	; (4007d4 <board_init+0xcc>)
  400756:	4b1a      	ldr	r3, [pc, #104]	; (4007c0 <board_init+0xb8>)
  400758:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40075a:	2042      	movs	r0, #66	; 0x42
  40075c:	491d      	ldr	r1, [pc, #116]	; (4007d4 <board_init+0xcc>)
  40075e:	4b18      	ldr	r3, [pc, #96]	; (4007c0 <board_init+0xb8>)
  400760:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400762:	2043      	movs	r0, #67	; 0x43
  400764:	491b      	ldr	r1, [pc, #108]	; (4007d4 <board_init+0xcc>)
  400766:	4b16      	ldr	r3, [pc, #88]	; (4007c0 <board_init+0xb8>)
  400768:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40076a:	2044      	movs	r0, #68	; 0x44
  40076c:	4919      	ldr	r1, [pc, #100]	; (4007d4 <board_init+0xcc>)
  40076e:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <board_init+0xb8>)
  400770:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400772:	2045      	movs	r0, #69	; 0x45
  400774:	4917      	ldr	r1, [pc, #92]	; (4007d4 <board_init+0xcc>)
  400776:	4b12      	ldr	r3, [pc, #72]	; (4007c0 <board_init+0xb8>)
  400778:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40077a:	2046      	movs	r0, #70	; 0x46
  40077c:	4915      	ldr	r1, [pc, #84]	; (4007d4 <board_init+0xcc>)
  40077e:	4b10      	ldr	r3, [pc, #64]	; (4007c0 <board_init+0xb8>)
  400780:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400782:	2047      	movs	r0, #71	; 0x47
  400784:	4913      	ldr	r1, [pc, #76]	; (4007d4 <board_init+0xcc>)
  400786:	4b0e      	ldr	r3, [pc, #56]	; (4007c0 <board_init+0xb8>)
  400788:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40078a:	204b      	movs	r0, #75	; 0x4b
  40078c:	4911      	ldr	r1, [pc, #68]	; (4007d4 <board_init+0xcc>)
  40078e:	4b0c      	ldr	r3, [pc, #48]	; (4007c0 <board_init+0xb8>)
  400790:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400792:	2048      	movs	r0, #72	; 0x48
  400794:	490f      	ldr	r1, [pc, #60]	; (4007d4 <board_init+0xcc>)
  400796:	4b0a      	ldr	r3, [pc, #40]	; (4007c0 <board_init+0xb8>)
  400798:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40079a:	204f      	movs	r0, #79	; 0x4f
  40079c:	490d      	ldr	r1, [pc, #52]	; (4007d4 <board_init+0xcc>)
  40079e:	4b08      	ldr	r3, [pc, #32]	; (4007c0 <board_init+0xb8>)
  4007a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4007a2:	2053      	movs	r0, #83	; 0x53
  4007a4:	490b      	ldr	r1, [pc, #44]	; (4007d4 <board_init+0xcc>)
  4007a6:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <board_init+0xb8>)
  4007a8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4007b0:	4b03      	ldr	r3, [pc, #12]	; (4007c0 <board_init+0xb8>)
  4007b2:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4007b4:	bd80      	pop	{r7, pc}
  4007b6:	bf00      	nop
  4007b8:	400e1450 	.word	0x400e1450
  4007bc:	004006ed 	.word	0x004006ed
  4007c0:	00401afd 	.word	0x00401afd
  4007c4:	28000079 	.word	0x28000079
  4007c8:	28000059 	.word	0x28000059
  4007cc:	400e0e00 	.word	0x400e0e00
  4007d0:	00401cb5 	.word	0x00401cb5
  4007d4:	08000001 	.word	0x08000001

004007d8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4007d8:	b480      	push	{r7}
  4007da:	b08b      	sub	sp, #44	; 0x2c
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
  4007e0:	460b      	mov	r3, r1
  4007e2:	70fb      	strb	r3, [r7, #3]
  4007e4:	687b      	ldr	r3, [r7, #4]
  4007e6:	627b      	str	r3, [r7, #36]	; 0x24
  4007e8:	78fb      	ldrb	r3, [r7, #3]
  4007ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4007ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007f0:	61fb      	str	r3, [r7, #28]
  4007f2:	69fb      	ldr	r3, [r7, #28]
  4007f4:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007f6:	69bb      	ldr	r3, [r7, #24]
  4007f8:	095b      	lsrs	r3, r3, #5
  4007fa:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400802:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400806:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400808:	613b      	str	r3, [r7, #16]

	if (level) {
  40080a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40080e:	2b00      	cmp	r3, #0
  400810:	d009      	beq.n	400826 <ioport_set_pin_level+0x4e>
  400812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400814:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	f003 031f 	and.w	r3, r3, #31
  40081c:	2201      	movs	r2, #1
  40081e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400820:	693b      	ldr	r3, [r7, #16]
  400822:	631a      	str	r2, [r3, #48]	; 0x30
  400824:	e008      	b.n	400838 <ioport_set_pin_level+0x60>
  400826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400828:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40082a:	68bb      	ldr	r3, [r7, #8]
  40082c:	f003 031f 	and.w	r3, r3, #31
  400830:	2201      	movs	r2, #1
  400832:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400834:	693b      	ldr	r3, [r7, #16]
  400836:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400838:	372c      	adds	r7, #44	; 0x2c
  40083a:	46bd      	mov	sp, r7
  40083c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400840:	4770      	bx	lr
  400842:	bf00      	nop

00400844 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400844:	b580      	push	{r7, lr}
  400846:	b084      	sub	sp, #16
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	f1c3 0311 	rsb	r3, r3, #17
  400852:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	2b10      	cmp	r3, #16
  400858:	bf28      	it	cs
  40085a:	2310      	movcs	r3, #16
  40085c:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40085e:	687b      	ldr	r3, [r7, #4]
  400860:	2b00      	cmp	r3, #0
  400862:	d001      	beq.n	400868 <aat31xx_set_backlight+0x24>
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	e000      	b.n	40086a <aat31xx_set_backlight+0x26>
  400868:	2301      	movs	r3, #1
  40086a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40086c:	2300      	movs	r3, #0
  40086e:	60fb      	str	r3, [r7, #12]
  400870:	e01a      	b.n	4008a8 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400872:	204d      	movs	r0, #77	; 0x4d
  400874:	2100      	movs	r1, #0
  400876:	4b14      	ldr	r3, [pc, #80]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400878:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  40087a:	2318      	movs	r3, #24
  40087c:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40087e:	bf00      	nop
  400880:	68bb      	ldr	r3, [r7, #8]
  400882:	1e5a      	subs	r2, r3, #1
  400884:	60ba      	str	r2, [r7, #8]
  400886:	2b00      	cmp	r3, #0
  400888:	d1fa      	bne.n	400880 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  40088a:	204d      	movs	r0, #77	; 0x4d
  40088c:	2101      	movs	r1, #1
  40088e:	4b0e      	ldr	r3, [pc, #56]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400890:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  400892:	2318      	movs	r3, #24
  400894:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  400896:	bf00      	nop
  400898:	68bb      	ldr	r3, [r7, #8]
  40089a:	1e5a      	subs	r2, r3, #1
  40089c:	60ba      	str	r2, [r7, #8]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d1fa      	bne.n	400898 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4008a2:	68fb      	ldr	r3, [r7, #12]
  4008a4:	3301      	adds	r3, #1
  4008a6:	60fb      	str	r3, [r7, #12]
  4008a8:	68fa      	ldr	r2, [r7, #12]
  4008aa:	687b      	ldr	r3, [r7, #4]
  4008ac:	429a      	cmp	r2, r3
  4008ae:	d3e0      	bcc.n	400872 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4008b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4008b4:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4008b6:	bf00      	nop
  4008b8:	68bb      	ldr	r3, [r7, #8]
  4008ba:	1e5a      	subs	r2, r3, #1
  4008bc:	60ba      	str	r2, [r7, #8]
  4008be:	2b00      	cmp	r3, #0
  4008c0:	d1fa      	bne.n	4008b8 <aat31xx_set_backlight+0x74>
	}
}
  4008c2:	3710      	adds	r7, #16
  4008c4:	46bd      	mov	sp, r7
  4008c6:	bd80      	pop	{r7, pc}
  4008c8:	004007d9 	.word	0x004007d9

004008cc <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4008cc:	b580      	push	{r7, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4008d2:	204d      	movs	r0, #77	; 0x4d
  4008d4:	2100      	movs	r1, #0
  4008d6:	4b07      	ldr	r3, [pc, #28]	; (4008f4 <aat31xx_disable_backlight+0x28>)
  4008d8:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  4008da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4008de:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  4008e0:	bf00      	nop
  4008e2:	687b      	ldr	r3, [r7, #4]
  4008e4:	1e5a      	subs	r2, r3, #1
  4008e6:	607a      	str	r2, [r7, #4]
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d1fa      	bne.n	4008e2 <aat31xx_disable_backlight+0x16>
	}
}
  4008ec:	3708      	adds	r7, #8
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bd80      	pop	{r7, pc}
  4008f2:	bf00      	nop
  4008f4:	004007d9 	.word	0x004007d9

004008f8 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  4008f8:	b480      	push	{r7}
  4008fa:	b083      	sub	sp, #12
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	4603      	mov	r3, r0
  400900:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400902:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  400906:	79fb      	ldrb	r3, [r7, #7]
  400908:	7013      	strb	r3, [r2, #0]
}
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	4603      	mov	r3, r0
  40091c:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40091e:	4a04      	ldr	r2, [pc, #16]	; (400930 <LCD_WD+0x1c>)
  400920:	79fb      	ldrb	r3, [r7, #7]
  400922:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  400924:	370c      	adds	r7, #12
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	61000002 	.word	0x61000002

00400934 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  400934:	b480      	push	{r7}
  400936:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400938:	4b03      	ldr	r3, [pc, #12]	; (400948 <LCD_RD+0x14>)
  40093a:	781b      	ldrb	r3, [r3, #0]
  40093c:	b2db      	uxtb	r3, r3
}
  40093e:	4618      	mov	r0, r3
  400940:	46bd      	mov	sp, r7
  400942:	f85d 7b04 	ldr.w	r7, [sp], #4
  400946:	4770      	bx	lr
  400948:	61000002 	.word	0x61000002

0040094c <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  40094c:	b580      	push	{r7, lr}
  40094e:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400950:	4b0c      	ldr	r3, [pc, #48]	; (400984 <ili93xx_write_ram_prepare+0x38>)
  400952:	781b      	ldrb	r3, [r3, #0]
  400954:	2b01      	cmp	r3, #1
  400956:	d106      	bne.n	400966 <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400958:	2000      	movs	r0, #0
  40095a:	4b0b      	ldr	r3, [pc, #44]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  40095c:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  40095e:	2022      	movs	r0, #34	; 0x22
  400960:	4b09      	ldr	r3, [pc, #36]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400962:	4798      	blx	r3
  400964:	e00c      	b.n	400980 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400966:	4b07      	ldr	r3, [pc, #28]	; (400984 <ili93xx_write_ram_prepare+0x38>)
  400968:	781b      	ldrb	r3, [r3, #0]
  40096a:	2b02      	cmp	r3, #2
  40096c:	d108      	bne.n	400980 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  40096e:	202c      	movs	r0, #44	; 0x2c
  400970:	4b05      	ldr	r3, [pc, #20]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400972:	4798      	blx	r3
		LCD_IR(0);
  400974:	2000      	movs	r0, #0
  400976:	4b04      	ldr	r3, [pc, #16]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400978:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  40097a:	203c      	movs	r0, #60	; 0x3c
  40097c:	4b02      	ldr	r3, [pc, #8]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  40097e:	4798      	blx	r3
	}
}
  400980:	bd80      	pop	{r7, pc}
  400982:	bf00      	nop
  400984:	200008a0 	.word	0x200008a0
  400988:	004008f9 	.word	0x004008f9

0040098c <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  40098c:	b580      	push	{r7, lr}
  40098e:	b082      	sub	sp, #8
  400990:	af00      	add	r7, sp, #0
  400992:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  400994:	687b      	ldr	r3, [r7, #4]
  400996:	0c1b      	lsrs	r3, r3, #16
  400998:	b2db      	uxtb	r3, r3
  40099a:	4618      	mov	r0, r3
  40099c:	4b07      	ldr	r3, [pc, #28]	; (4009bc <ili93xx_write_ram+0x30>)
  40099e:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4009a0:	687b      	ldr	r3, [r7, #4]
  4009a2:	0a1b      	lsrs	r3, r3, #8
  4009a4:	b2db      	uxtb	r3, r3
  4009a6:	4618      	mov	r0, r3
  4009a8:	4b04      	ldr	r3, [pc, #16]	; (4009bc <ili93xx_write_ram+0x30>)
  4009aa:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	b2db      	uxtb	r3, r3
  4009b0:	4618      	mov	r0, r3
  4009b2:	4b02      	ldr	r3, [pc, #8]	; (4009bc <ili93xx_write_ram+0x30>)
  4009b4:	4798      	blx	r3
}
  4009b6:	3708      	adds	r7, #8
  4009b8:	46bd      	mov	sp, r7
  4009ba:	bd80      	pop	{r7, pc}
  4009bc:	00400915 	.word	0x00400915

004009c0 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	b084      	sub	sp, #16
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
  4009c8:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4009ca:	2300      	movs	r3, #0
  4009cc:	60fb      	str	r3, [r7, #12]
  4009ce:	e049      	b.n	400a64 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009d0:	68fb      	ldr	r3, [r7, #12]
  4009d2:	009b      	lsls	r3, r3, #2
  4009d4:	687a      	ldr	r2, [r7, #4]
  4009d6:	4413      	add	r3, r2
  4009d8:	681b      	ldr	r3, [r3, #0]
  4009da:	4618      	mov	r0, r3
  4009dc:	4b2e      	ldr	r3, [pc, #184]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  4009de:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	3301      	adds	r3, #1
  4009e4:	009b      	lsls	r3, r3, #2
  4009e6:	687a      	ldr	r2, [r7, #4]
  4009e8:	4413      	add	r3, r2
  4009ea:	681b      	ldr	r3, [r3, #0]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b2a      	ldr	r3, [pc, #168]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  4009f0:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4009f2:	68fb      	ldr	r3, [r7, #12]
  4009f4:	3302      	adds	r3, #2
  4009f6:	009b      	lsls	r3, r3, #2
  4009f8:	687a      	ldr	r2, [r7, #4]
  4009fa:	4413      	add	r3, r2
  4009fc:	681b      	ldr	r3, [r3, #0]
  4009fe:	4618      	mov	r0, r3
  400a00:	4b25      	ldr	r3, [pc, #148]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a02:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	3303      	adds	r3, #3
  400a08:	009b      	lsls	r3, r3, #2
  400a0a:	687a      	ldr	r2, [r7, #4]
  400a0c:	4413      	add	r3, r2
  400a0e:	681b      	ldr	r3, [r3, #0]
  400a10:	4618      	mov	r0, r3
  400a12:	4b21      	ldr	r3, [pc, #132]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a14:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	3304      	adds	r3, #4
  400a1a:	009b      	lsls	r3, r3, #2
  400a1c:	687a      	ldr	r2, [r7, #4]
  400a1e:	4413      	add	r3, r2
  400a20:	681b      	ldr	r3, [r3, #0]
  400a22:	4618      	mov	r0, r3
  400a24:	4b1c      	ldr	r3, [pc, #112]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a26:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	3305      	adds	r3, #5
  400a2c:	009b      	lsls	r3, r3, #2
  400a2e:	687a      	ldr	r2, [r7, #4]
  400a30:	4413      	add	r3, r2
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	4618      	mov	r0, r3
  400a36:	4b18      	ldr	r3, [pc, #96]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a38:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	3306      	adds	r3, #6
  400a3e:	009b      	lsls	r3, r3, #2
  400a40:	687a      	ldr	r2, [r7, #4]
  400a42:	4413      	add	r3, r2
  400a44:	681b      	ldr	r3, [r3, #0]
  400a46:	4618      	mov	r0, r3
  400a48:	4b13      	ldr	r3, [pc, #76]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a4a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	3307      	adds	r3, #7
  400a50:	009b      	lsls	r3, r3, #2
  400a52:	687a      	ldr	r2, [r7, #4]
  400a54:	4413      	add	r3, r2
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	4618      	mov	r0, r3
  400a5a:	4b0f      	ldr	r3, [pc, #60]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a5c:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400a5e:	68fb      	ldr	r3, [r7, #12]
  400a60:	3308      	adds	r3, #8
  400a62:	60fb      	str	r3, [r7, #12]
  400a64:	683b      	ldr	r3, [r7, #0]
  400a66:	f023 0207 	bic.w	r2, r3, #7
  400a6a:	68fb      	ldr	r3, [r7, #12]
  400a6c:	429a      	cmp	r2, r3
  400a6e:	d8af      	bhi.n	4009d0 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a70:	e00a      	b.n	400a88 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400a72:	68fb      	ldr	r3, [r7, #12]
  400a74:	009b      	lsls	r3, r3, #2
  400a76:	687a      	ldr	r2, [r7, #4]
  400a78:	4413      	add	r3, r2
  400a7a:	681b      	ldr	r3, [r3, #0]
  400a7c:	4618      	mov	r0, r3
  400a7e:	4b06      	ldr	r3, [pc, #24]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a80:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a82:	68fb      	ldr	r3, [r7, #12]
  400a84:	3301      	adds	r3, #1
  400a86:	60fb      	str	r3, [r7, #12]
  400a88:	68fa      	ldr	r2, [r7, #12]
  400a8a:	683b      	ldr	r3, [r7, #0]
  400a8c:	429a      	cmp	r2, r3
  400a8e:	d3f0      	bcc.n	400a72 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  400a90:	3710      	adds	r7, #16
  400a92:	46bd      	mov	sp, r7
  400a94:	bd80      	pop	{r7, pc}
  400a96:	bf00      	nop
  400a98:	0040098d 	.word	0x0040098d

00400a9c <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  400a9c:	b580      	push	{r7, lr}
  400a9e:	b082      	sub	sp, #8
  400aa0:	af00      	add	r7, sp, #0
  400aa2:	4603      	mov	r3, r0
  400aa4:	460a      	mov	r2, r1
  400aa6:	71fb      	strb	r3, [r7, #7]
  400aa8:	4613      	mov	r3, r2
  400aaa:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  400aac:	2000      	movs	r0, #0
  400aae:	4b0a      	ldr	r3, [pc, #40]	; (400ad8 <ili93xx_write_register_word+0x3c>)
  400ab0:	4798      	blx	r3
	LCD_IR(uc_reg);
  400ab2:	79fb      	ldrb	r3, [r7, #7]
  400ab4:	4618      	mov	r0, r3
  400ab6:	4b08      	ldr	r3, [pc, #32]	; (400ad8 <ili93xx_write_register_word+0x3c>)
  400ab8:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  400aba:	88bb      	ldrh	r3, [r7, #4]
  400abc:	0a1b      	lsrs	r3, r3, #8
  400abe:	b29b      	uxth	r3, r3
  400ac0:	b2db      	uxtb	r3, r3
  400ac2:	4618      	mov	r0, r3
  400ac4:	4b05      	ldr	r3, [pc, #20]	; (400adc <ili93xx_write_register_word+0x40>)
  400ac6:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400ac8:	88bb      	ldrh	r3, [r7, #4]
  400aca:	b2db      	uxtb	r3, r3
  400acc:	4618      	mov	r0, r3
  400ace:	4b03      	ldr	r3, [pc, #12]	; (400adc <ili93xx_write_register_word+0x40>)
  400ad0:	4798      	blx	r3
}
  400ad2:	3708      	adds	r7, #8
  400ad4:	46bd      	mov	sp, r7
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	004008f9 	.word	0x004008f9
  400adc:	00400915 	.word	0x00400915

00400ae0 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	b084      	sub	sp, #16
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	4603      	mov	r3, r0
  400ae8:	6039      	str	r1, [r7, #0]
  400aea:	71fb      	strb	r3, [r7, #7]
  400aec:	4613      	mov	r3, r2
  400aee:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400af0:	2000      	movs	r0, #0
  400af2:	4b0d      	ldr	r3, [pc, #52]	; (400b28 <ili93xx_write_register+0x48>)
  400af4:	4798      	blx	r3
	LCD_IR(uc_reg);
  400af6:	79fb      	ldrb	r3, [r7, #7]
  400af8:	4618      	mov	r0, r3
  400afa:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <ili93xx_write_register+0x48>)
  400afc:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400afe:	2300      	movs	r3, #0
  400b00:	73fb      	strb	r3, [r7, #15]
  400b02:	e009      	b.n	400b18 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400b04:	7bfb      	ldrb	r3, [r7, #15]
  400b06:	683a      	ldr	r2, [r7, #0]
  400b08:	4413      	add	r3, r2
  400b0a:	781b      	ldrb	r3, [r3, #0]
  400b0c:	4618      	mov	r0, r3
  400b0e:	4b07      	ldr	r3, [pc, #28]	; (400b2c <ili93xx_write_register+0x4c>)
  400b10:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b12:	7bfb      	ldrb	r3, [r7, #15]
  400b14:	3301      	adds	r3, #1
  400b16:	73fb      	strb	r3, [r7, #15]
  400b18:	7bfa      	ldrb	r2, [r7, #15]
  400b1a:	79bb      	ldrb	r3, [r7, #6]
  400b1c:	429a      	cmp	r2, r3
  400b1e:	d3f1      	bcc.n	400b04 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400b20:	3710      	adds	r7, #16
  400b22:	46bd      	mov	sp, r7
  400b24:	bd80      	pop	{r7, pc}
  400b26:	bf00      	nop
  400b28:	004008f9 	.word	0x004008f9
  400b2c:	00400915 	.word	0x00400915

00400b30 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400b30:	b590      	push	{r4, r7, lr}
  400b32:	b085      	sub	sp, #20
  400b34:	af00      	add	r7, sp, #0
  400b36:	4603      	mov	r3, r0
  400b38:	6039      	str	r1, [r7, #0]
  400b3a:	71fb      	strb	r3, [r7, #7]
  400b3c:	4613      	mov	r3, r2
  400b3e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400b40:	2000      	movs	r0, #0
  400b42:	4b0d      	ldr	r3, [pc, #52]	; (400b78 <ili93xx_read_register+0x48>)
  400b44:	4798      	blx	r3
	LCD_IR(uc_reg);
  400b46:	79fb      	ldrb	r3, [r7, #7]
  400b48:	4618      	mov	r0, r3
  400b4a:	4b0b      	ldr	r3, [pc, #44]	; (400b78 <ili93xx_read_register+0x48>)
  400b4c:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b4e:	2300      	movs	r3, #0
  400b50:	73fb      	strb	r3, [r7, #15]
  400b52:	e009      	b.n	400b68 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400b54:	7bfb      	ldrb	r3, [r7, #15]
  400b56:	683a      	ldr	r2, [r7, #0]
  400b58:	18d4      	adds	r4, r2, r3
  400b5a:	4b08      	ldr	r3, [pc, #32]	; (400b7c <ili93xx_read_register+0x4c>)
  400b5c:	4798      	blx	r3
  400b5e:	4603      	mov	r3, r0
  400b60:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b62:	7bfb      	ldrb	r3, [r7, #15]
  400b64:	3301      	adds	r3, #1
  400b66:	73fb      	strb	r3, [r7, #15]
  400b68:	7bfa      	ldrb	r2, [r7, #15]
  400b6a:	79bb      	ldrb	r3, [r7, #6]
  400b6c:	429a      	cmp	r2, r3
  400b6e:	d3f1      	bcc.n	400b54 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400b70:	3714      	adds	r7, #20
  400b72:	46bd      	mov	sp, r7
  400b74:	bd90      	pop	{r4, r7, pc}
  400b76:	bf00      	nop
  400b78:	004008f9 	.word	0x004008f9
  400b7c:	00400935 	.word	0x00400935

00400b80 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400b80:	b480      	push	{r7}
  400b82:	b085      	sub	sp, #20
  400b84:	af00      	add	r7, sp, #0
  400b86:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400b88:	2300      	movs	r3, #0
  400b8a:	60fb      	str	r3, [r7, #12]
  400b8c:	e00c      	b.n	400ba8 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400b8e:	2300      	movs	r3, #0
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e002      	b.n	400b9a <ili93xx_delay+0x1a>
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	3301      	adds	r3, #1
  400b98:	60fb      	str	r3, [r7, #12]
  400b9a:	68fb      	ldr	r3, [r7, #12]
  400b9c:	4a07      	ldr	r2, [pc, #28]	; (400bbc <ili93xx_delay+0x3c>)
  400b9e:	4293      	cmp	r3, r2
  400ba0:	d9f8      	bls.n	400b94 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ba2:	68fb      	ldr	r3, [r7, #12]
  400ba4:	3301      	adds	r3, #1
  400ba6:	60fb      	str	r3, [r7, #12]
  400ba8:	68fa      	ldr	r2, [r7, #12]
  400baa:	687b      	ldr	r3, [r7, #4]
  400bac:	429a      	cmp	r2, r3
  400bae:	d3ee      	bcc.n	400b8e <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400bb0:	3714      	adds	r7, #20
  400bb2:	46bd      	mov	sp, r7
  400bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	0001869f 	.word	0x0001869f

00400bc0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400bc0:	b480      	push	{r7}
  400bc2:	b087      	sub	sp, #28
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	60f8      	str	r0, [r7, #12]
  400bc8:	60b9      	str	r1, [r7, #8]
  400bca:	607a      	str	r2, [r7, #4]
  400bcc:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400bce:	68fb      	ldr	r3, [r7, #12]
  400bd0:	681a      	ldr	r2, [r3, #0]
  400bd2:	4b27      	ldr	r3, [pc, #156]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bd4:	681b      	ldr	r3, [r3, #0]
  400bd6:	429a      	cmp	r2, r3
  400bd8:	d304      	bcc.n	400be4 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400bda:	4b25      	ldr	r3, [pc, #148]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	1e5a      	subs	r2, r3, #1
  400be0:	68fb      	ldr	r3, [r7, #12]
  400be2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400be4:	687b      	ldr	r3, [r7, #4]
  400be6:	681a      	ldr	r2, [r3, #0]
  400be8:	4b21      	ldr	r3, [pc, #132]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bea:	681b      	ldr	r3, [r3, #0]
  400bec:	429a      	cmp	r2, r3
  400bee:	d304      	bcc.n	400bfa <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400bf0:	4b1f      	ldr	r3, [pc, #124]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bf2:	681b      	ldr	r3, [r3, #0]
  400bf4:	1e5a      	subs	r2, r3, #1
  400bf6:	687b      	ldr	r3, [r7, #4]
  400bf8:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400bfa:	68bb      	ldr	r3, [r7, #8]
  400bfc:	681a      	ldr	r2, [r3, #0]
  400bfe:	4b1d      	ldr	r3, [pc, #116]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c00:	681b      	ldr	r3, [r3, #0]
  400c02:	429a      	cmp	r2, r3
  400c04:	d304      	bcc.n	400c10 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400c06:	4b1b      	ldr	r3, [pc, #108]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c08:	681b      	ldr	r3, [r3, #0]
  400c0a:	1e5a      	subs	r2, r3, #1
  400c0c:	68bb      	ldr	r3, [r7, #8]
  400c0e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400c10:	683b      	ldr	r3, [r7, #0]
  400c12:	681a      	ldr	r2, [r3, #0]
  400c14:	4b17      	ldr	r3, [pc, #92]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c16:	681b      	ldr	r3, [r3, #0]
  400c18:	429a      	cmp	r2, r3
  400c1a:	d304      	bcc.n	400c26 <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400c1c:	4b15      	ldr	r3, [pc, #84]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	1e5a      	subs	r2, r3, #1
  400c22:	683b      	ldr	r3, [r7, #0]
  400c24:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400c26:	68fb      	ldr	r3, [r7, #12]
  400c28:	681a      	ldr	r2, [r3, #0]
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	681b      	ldr	r3, [r3, #0]
  400c2e:	429a      	cmp	r2, r3
  400c30:	d909      	bls.n	400c46 <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	681b      	ldr	r3, [r3, #0]
  400c36:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400c38:	687b      	ldr	r3, [r7, #4]
  400c3a:	681a      	ldr	r2, [r3, #0]
  400c3c:	68fb      	ldr	r3, [r7, #12]
  400c3e:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400c40:	687b      	ldr	r3, [r7, #4]
  400c42:	697a      	ldr	r2, [r7, #20]
  400c44:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400c46:	68bb      	ldr	r3, [r7, #8]
  400c48:	681a      	ldr	r2, [r3, #0]
  400c4a:	683b      	ldr	r3, [r7, #0]
  400c4c:	681b      	ldr	r3, [r3, #0]
  400c4e:	429a      	cmp	r2, r3
  400c50:	d909      	bls.n	400c66 <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400c52:	68bb      	ldr	r3, [r7, #8]
  400c54:	681b      	ldr	r3, [r3, #0]
  400c56:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400c58:	683b      	ldr	r3, [r7, #0]
  400c5a:	681a      	ldr	r2, [r3, #0]
  400c5c:	68bb      	ldr	r3, [r7, #8]
  400c5e:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400c60:	683b      	ldr	r3, [r7, #0]
  400c62:	697a      	ldr	r2, [r7, #20]
  400c64:	601a      	str	r2, [r3, #0]
	}
}
  400c66:	371c      	adds	r7, #28
  400c68:	46bd      	mov	sp, r7
  400c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6e:	4770      	bx	lr
  400c70:	20000000 	.word	0x20000000
  400c74:	20000004 	.word	0x20000004

00400c78 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400c7e:	463b      	mov	r3, r7
  400c80:	20d3      	movs	r0, #211	; 0xd3
  400c82:	4619      	mov	r1, r3
  400c84:	2204      	movs	r2, #4
  400c86:	4b18      	ldr	r3, [pc, #96]	; (400ce8 <ili93xx_device_type_identify+0x70>)
  400c88:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400c8a:	78bb      	ldrb	r3, [r7, #2]
  400c8c:	b29b      	uxth	r3, r3
  400c8e:	021b      	lsls	r3, r3, #8
  400c90:	b29a      	uxth	r2, r3
  400c92:	78fb      	ldrb	r3, [r7, #3]
  400c94:	b29b      	uxth	r3, r3
  400c96:	4413      	add	r3, r2
  400c98:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400c9a:	88fb      	ldrh	r3, [r7, #6]
  400c9c:	f249 3241 	movw	r2, #37697	; 0x9341
  400ca0:	4293      	cmp	r3, r2
  400ca2:	d104      	bne.n	400cae <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400ca4:	4b11      	ldr	r3, [pc, #68]	; (400cec <ili93xx_device_type_identify+0x74>)
  400ca6:	2202      	movs	r2, #2
  400ca8:	701a      	strb	r2, [r3, #0]
		return 0;
  400caa:	2300      	movs	r3, #0
  400cac:	e018      	b.n	400ce0 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400cae:	463b      	mov	r3, r7
  400cb0:	2000      	movs	r0, #0
  400cb2:	4619      	mov	r1, r3
  400cb4:	2202      	movs	r2, #2
  400cb6:	4b0c      	ldr	r3, [pc, #48]	; (400ce8 <ili93xx_device_type_identify+0x70>)
  400cb8:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400cba:	783b      	ldrb	r3, [r7, #0]
  400cbc:	b29b      	uxth	r3, r3
  400cbe:	021b      	lsls	r3, r3, #8
  400cc0:	b29a      	uxth	r2, r3
  400cc2:	787b      	ldrb	r3, [r7, #1]
  400cc4:	b29b      	uxth	r3, r3
  400cc6:	4413      	add	r3, r2
  400cc8:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400cca:	88fb      	ldrh	r3, [r7, #6]
  400ccc:	f249 3225 	movw	r2, #37669	; 0x9325
  400cd0:	4293      	cmp	r3, r2
  400cd2:	d104      	bne.n	400cde <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400cd4:	4b05      	ldr	r3, [pc, #20]	; (400cec <ili93xx_device_type_identify+0x74>)
  400cd6:	2201      	movs	r2, #1
  400cd8:	701a      	strb	r2, [r3, #0]
		return 0;
  400cda:	2300      	movs	r3, #0
  400cdc:	e000      	b.n	400ce0 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400cde:	2301      	movs	r3, #1
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	3708      	adds	r7, #8
  400ce4:	46bd      	mov	sp, r7
  400ce6:	bd80      	pop	{r7, pc}
  400ce8:	00400b31 	.word	0x00400b31
  400cec:	200008a0 	.word	0x200008a0

00400cf0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400cf0:	b590      	push	{r4, r7, lr}
  400cf2:	b085      	sub	sp, #20
  400cf4:	af00      	add	r7, sp, #0
  400cf6:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400cf8:	4b7a      	ldr	r3, [pc, #488]	; (400ee4 <ili93xx_init+0x1f4>)
  400cfa:	4798      	blx	r3
  400cfc:	4603      	mov	r3, r0
  400cfe:	2b00      	cmp	r3, #0
  400d00:	d001      	beq.n	400d06 <ili93xx_init+0x16>
		return 1;
  400d02:	2301      	movs	r3, #1
  400d04:	e1ad      	b.n	401062 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400d06:	4b78      	ldr	r3, [pc, #480]	; (400ee8 <ili93xx_init+0x1f8>)
  400d08:	22f0      	movs	r2, #240	; 0xf0
  400d0a:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400d0c:	4b77      	ldr	r3, [pc, #476]	; (400eec <ili93xx_init+0x1fc>)
  400d0e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400d12:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400d14:	4b76      	ldr	r3, [pc, #472]	; (400ef0 <ili93xx_init+0x200>)
  400d16:	781b      	ldrb	r3, [r3, #0]
  400d18:	2b01      	cmp	r3, #1
  400d1a:	f040 80f5 	bne.w	400f08 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400d1e:	2007      	movs	r0, #7
  400d20:	2133      	movs	r1, #51	; 0x33
  400d22:	4b74      	ldr	r3, [pc, #464]	; (400ef4 <ili93xx_init+0x204>)
  400d24:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400d26:	2010      	movs	r0, #16
  400d28:	2100      	movs	r1, #0
  400d2a:	4b72      	ldr	r3, [pc, #456]	; (400ef4 <ili93xx_init+0x204>)
  400d2c:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400d2e:	2000      	movs	r0, #0
  400d30:	2101      	movs	r1, #1
  400d32:	4b70      	ldr	r3, [pc, #448]	; (400ef4 <ili93xx_init+0x204>)
  400d34:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400d36:	2001      	movs	r0, #1
  400d38:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d3c:	4b6d      	ldr	r3, [pc, #436]	; (400ef4 <ili93xx_init+0x204>)
  400d3e:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400d40:	2002      	movs	r0, #2
  400d42:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400d46:	4b6b      	ldr	r3, [pc, #428]	; (400ef4 <ili93xx_init+0x204>)
  400d48:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400d4a:	2004      	movs	r0, #4
  400d4c:	2100      	movs	r1, #0
  400d4e:	4b69      	ldr	r3, [pc, #420]	; (400ef4 <ili93xx_init+0x204>)
  400d50:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400d52:	2008      	movs	r0, #8
  400d54:	f240 2107 	movw	r1, #519	; 0x207
  400d58:	4b66      	ldr	r3, [pc, #408]	; (400ef4 <ili93xx_init+0x204>)
  400d5a:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400d5c:	2009      	movs	r0, #9
  400d5e:	2100      	movs	r1, #0
  400d60:	4b64      	ldr	r3, [pc, #400]	; (400ef4 <ili93xx_init+0x204>)
  400d62:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400d64:	200a      	movs	r0, #10
  400d66:	2100      	movs	r1, #0
  400d68:	4b62      	ldr	r3, [pc, #392]	; (400ef4 <ili93xx_init+0x204>)
  400d6a:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400d6c:	200c      	movs	r0, #12
  400d6e:	2100      	movs	r1, #0
  400d70:	4b60      	ldr	r3, [pc, #384]	; (400ef4 <ili93xx_init+0x204>)
  400d72:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400d74:	200d      	movs	r0, #13
  400d76:	2100      	movs	r1, #0
  400d78:	4b5e      	ldr	r3, [pc, #376]	; (400ef4 <ili93xx_init+0x204>)
  400d7a:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400d7c:	200f      	movs	r0, #15
  400d7e:	2100      	movs	r1, #0
  400d80:	4b5c      	ldr	r3, [pc, #368]	; (400ef4 <ili93xx_init+0x204>)
  400d82:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400d84:	2010      	movs	r0, #16
  400d86:	2100      	movs	r1, #0
  400d88:	4b5a      	ldr	r3, [pc, #360]	; (400ef4 <ili93xx_init+0x204>)
  400d8a:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400d8c:	2011      	movs	r0, #17
  400d8e:	2100      	movs	r1, #0
  400d90:	4b58      	ldr	r3, [pc, #352]	; (400ef4 <ili93xx_init+0x204>)
  400d92:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400d94:	2012      	movs	r0, #18
  400d96:	2100      	movs	r1, #0
  400d98:	4b56      	ldr	r3, [pc, #344]	; (400ef4 <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400d9c:	2013      	movs	r0, #19
  400d9e:	2100      	movs	r1, #0
  400da0:	4b54      	ldr	r3, [pc, #336]	; (400ef4 <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
		ili93xx_delay(200);
  400da4:	20c8      	movs	r0, #200	; 0xc8
  400da6:	4b54      	ldr	r3, [pc, #336]	; (400ef8 <ili93xx_init+0x208>)
  400da8:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400daa:	2010      	movs	r0, #16
  400dac:	f241 2190 	movw	r1, #4752	; 0x1290
  400db0:	4b50      	ldr	r3, [pc, #320]	; (400ef4 <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400db4:	2011      	movs	r0, #17
  400db6:	f240 2127 	movw	r1, #551	; 0x227
  400dba:	4b4e      	ldr	r3, [pc, #312]	; (400ef4 <ili93xx_init+0x204>)
  400dbc:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400dbe:	2032      	movs	r0, #50	; 0x32
  400dc0:	4b4d      	ldr	r3, [pc, #308]	; (400ef8 <ili93xx_init+0x208>)
  400dc2:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400dc4:	2012      	movs	r0, #18
  400dc6:	211b      	movs	r1, #27
  400dc8:	4b4a      	ldr	r3, [pc, #296]	; (400ef4 <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400dcc:	2032      	movs	r0, #50	; 0x32
  400dce:	4b4a      	ldr	r3, [pc, #296]	; (400ef8 <ili93xx_init+0x208>)
  400dd0:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400dd2:	2013      	movs	r0, #19
  400dd4:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400dd8:	4b46      	ldr	r3, [pc, #280]	; (400ef4 <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400ddc:	2029      	movs	r0, #41	; 0x29
  400dde:	2119      	movs	r1, #25
  400de0:	4b44      	ldr	r3, [pc, #272]	; (400ef4 <ili93xx_init+0x204>)
  400de2:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400de4:	202b      	movs	r0, #43	; 0x2b
  400de6:	210d      	movs	r1, #13
  400de8:	4b42      	ldr	r3, [pc, #264]	; (400ef4 <ili93xx_init+0x204>)
  400dea:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400dec:	2032      	movs	r0, #50	; 0x32
  400dee:	4b42      	ldr	r3, [pc, #264]	; (400ef8 <ili93xx_init+0x208>)
  400df0:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400df2:	2030      	movs	r0, #48	; 0x30
  400df4:	2100      	movs	r1, #0
  400df6:	4b3f      	ldr	r3, [pc, #252]	; (400ef4 <ili93xx_init+0x204>)
  400df8:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400dfa:	2031      	movs	r0, #49	; 0x31
  400dfc:	f44f 7101 	mov.w	r1, #516	; 0x204
  400e00:	4b3c      	ldr	r3, [pc, #240]	; (400ef4 <ili93xx_init+0x204>)
  400e02:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400e04:	2032      	movs	r0, #50	; 0x32
  400e06:	f44f 7100 	mov.w	r1, #512	; 0x200
  400e0a:	4b3a      	ldr	r3, [pc, #232]	; (400ef4 <ili93xx_init+0x204>)
  400e0c:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400e0e:	2035      	movs	r0, #53	; 0x35
  400e10:	2107      	movs	r1, #7
  400e12:	4b38      	ldr	r3, [pc, #224]	; (400ef4 <ili93xx_init+0x204>)
  400e14:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400e16:	2036      	movs	r0, #54	; 0x36
  400e18:	f241 4104 	movw	r1, #5124	; 0x1404
  400e1c:	4b35      	ldr	r3, [pc, #212]	; (400ef4 <ili93xx_init+0x204>)
  400e1e:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400e20:	2037      	movs	r0, #55	; 0x37
  400e22:	f240 7105 	movw	r1, #1797	; 0x705
  400e26:	4b33      	ldr	r3, [pc, #204]	; (400ef4 <ili93xx_init+0x204>)
  400e28:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400e2a:	2038      	movs	r0, #56	; 0x38
  400e2c:	f240 3105 	movw	r1, #773	; 0x305
  400e30:	4b30      	ldr	r3, [pc, #192]	; (400ef4 <ili93xx_init+0x204>)
  400e32:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400e34:	2039      	movs	r0, #57	; 0x39
  400e36:	f240 7107 	movw	r1, #1799	; 0x707
  400e3a:	4b2e      	ldr	r3, [pc, #184]	; (400ef4 <ili93xx_init+0x204>)
  400e3c:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400e3e:	203c      	movs	r0, #60	; 0x3c
  400e40:	f240 7101 	movw	r1, #1793	; 0x701
  400e44:	4b2b      	ldr	r3, [pc, #172]	; (400ef4 <ili93xx_init+0x204>)
  400e46:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400e48:	203d      	movs	r0, #61	; 0x3d
  400e4a:	210e      	movs	r1, #14
  400e4c:	4b29      	ldr	r3, [pc, #164]	; (400ef4 <ili93xx_init+0x204>)
  400e4e:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400e50:	2003      	movs	r0, #3
  400e52:	f24d 0110 	movw	r1, #53264	; 0xd010
  400e56:	4b27      	ldr	r3, [pc, #156]	; (400ef4 <ili93xx_init+0x204>)
  400e58:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400e5a:	2060      	movs	r0, #96	; 0x60
  400e5c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400e60:	4b24      	ldr	r3, [pc, #144]	; (400ef4 <ili93xx_init+0x204>)
  400e62:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400e64:	2061      	movs	r0, #97	; 0x61
  400e66:	2101      	movs	r1, #1
  400e68:	4b22      	ldr	r3, [pc, #136]	; (400ef4 <ili93xx_init+0x204>)
  400e6a:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400e6c:	206a      	movs	r0, #106	; 0x6a
  400e6e:	2100      	movs	r1, #0
  400e70:	4b20      	ldr	r3, [pc, #128]	; (400ef4 <ili93xx_init+0x204>)
  400e72:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400e74:	2080      	movs	r0, #128	; 0x80
  400e76:	2100      	movs	r1, #0
  400e78:	4b1e      	ldr	r3, [pc, #120]	; (400ef4 <ili93xx_init+0x204>)
  400e7a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e7c:	2081      	movs	r0, #129	; 0x81
  400e7e:	2100      	movs	r1, #0
  400e80:	4b1c      	ldr	r3, [pc, #112]	; (400ef4 <ili93xx_init+0x204>)
  400e82:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400e84:	2082      	movs	r0, #130	; 0x82
  400e86:	2100      	movs	r1, #0
  400e88:	4b1a      	ldr	r3, [pc, #104]	; (400ef4 <ili93xx_init+0x204>)
  400e8a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400e8c:	2083      	movs	r0, #131	; 0x83
  400e8e:	2100      	movs	r1, #0
  400e90:	4b18      	ldr	r3, [pc, #96]	; (400ef4 <ili93xx_init+0x204>)
  400e92:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e94:	2084      	movs	r0, #132	; 0x84
  400e96:	2100      	movs	r1, #0
  400e98:	4b16      	ldr	r3, [pc, #88]	; (400ef4 <ili93xx_init+0x204>)
  400e9a:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400e9c:	2085      	movs	r0, #133	; 0x85
  400e9e:	2100      	movs	r1, #0
  400ea0:	4b14      	ldr	r3, [pc, #80]	; (400ef4 <ili93xx_init+0x204>)
  400ea2:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400ea4:	2090      	movs	r0, #144	; 0x90
  400ea6:	2110      	movs	r1, #16
  400ea8:	4b12      	ldr	r3, [pc, #72]	; (400ef4 <ili93xx_init+0x204>)
  400eaa:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400eac:	2092      	movs	r0, #146	; 0x92
  400eae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400eb2:	4b10      	ldr	r3, [pc, #64]	; (400ef4 <ili93xx_init+0x204>)
  400eb4:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400eb6:	2095      	movs	r0, #149	; 0x95
  400eb8:	f44f 7188 	mov.w	r1, #272	; 0x110
  400ebc:	4b0d      	ldr	r3, [pc, #52]	; (400ef4 <ili93xx_init+0x204>)
  400ebe:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400ec0:	687b      	ldr	r3, [r7, #4]
  400ec2:	681a      	ldr	r2, [r3, #0]
  400ec4:	687b      	ldr	r3, [r7, #4]
  400ec6:	685b      	ldr	r3, [r3, #4]
  400ec8:	2000      	movs	r0, #0
  400eca:	2100      	movs	r1, #0
  400ecc:	4c0b      	ldr	r4, [pc, #44]	; (400efc <ili93xx_init+0x20c>)
  400ece:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400ed0:	687b      	ldr	r3, [r7, #4]
  400ed2:	689b      	ldr	r3, [r3, #8]
  400ed4:	4618      	mov	r0, r3
  400ed6:	4b0a      	ldr	r3, [pc, #40]	; (400f00 <ili93xx_init+0x210>)
  400ed8:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400eda:	2000      	movs	r0, #0
  400edc:	2100      	movs	r1, #0
  400ede:	4b09      	ldr	r3, [pc, #36]	; (400f04 <ili93xx_init+0x214>)
  400ee0:	4798      	blx	r3
  400ee2:	e0bd      	b.n	401060 <ili93xx_init+0x370>
  400ee4:	00400c79 	.word	0x00400c79
  400ee8:	20000000 	.word	0x20000000
  400eec:	20000004 	.word	0x20000004
  400ef0:	200008a0 	.word	0x200008a0
  400ef4:	00400a9d 	.word	0x00400a9d
  400ef8:	00400b81 	.word	0x00400b81
  400efc:	004010ed 	.word	0x004010ed
  400f00:	004010b9 	.word	0x004010b9
  400f04:	004011e1 	.word	0x004011e1
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400f08:	4b58      	ldr	r3, [pc, #352]	; (40106c <ili93xx_init+0x37c>)
  400f0a:	781b      	ldrb	r3, [r3, #0]
  400f0c:	2b02      	cmp	r3, #2
  400f0e:	f040 80a5 	bne.w	40105c <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400f12:	2339      	movs	r3, #57	; 0x39
  400f14:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400f16:	232c      	movs	r3, #44	; 0x2c
  400f18:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400f1a:	2300      	movs	r3, #0
  400f1c:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400f1e:	2334      	movs	r3, #52	; 0x34
  400f20:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400f22:	2302      	movs	r3, #2
  400f24:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400f26:	f107 0308 	add.w	r3, r7, #8
  400f2a:	20cb      	movs	r0, #203	; 0xcb
  400f2c:	4619      	mov	r1, r3
  400f2e:	2205      	movs	r2, #5
  400f30:	4b4f      	ldr	r3, [pc, #316]	; (401070 <ili93xx_init+0x380>)
  400f32:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400f34:	2300      	movs	r3, #0
  400f36:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400f38:	23aa      	movs	r3, #170	; 0xaa
  400f3a:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400f3c:	23b0      	movs	r3, #176	; 0xb0
  400f3e:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400f40:	f107 0308 	add.w	r3, r7, #8
  400f44:	20cf      	movs	r0, #207	; 0xcf
  400f46:	4619      	mov	r1, r3
  400f48:	2203      	movs	r2, #3
  400f4a:	4b49      	ldr	r3, [pc, #292]	; (401070 <ili93xx_init+0x380>)
  400f4c:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400f4e:	2330      	movs	r3, #48	; 0x30
  400f50:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400f52:	f107 0308 	add.w	r3, r7, #8
  400f56:	20f7      	movs	r0, #247	; 0xf7
  400f58:	4619      	mov	r1, r3
  400f5a:	2201      	movs	r2, #1
  400f5c:	4b44      	ldr	r3, [pc, #272]	; (401070 <ili93xx_init+0x380>)
  400f5e:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400f60:	2325      	movs	r3, #37	; 0x25
  400f62:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400f64:	f107 0308 	add.w	r3, r7, #8
  400f68:	20c0      	movs	r0, #192	; 0xc0
  400f6a:	4619      	mov	r1, r3
  400f6c:	2201      	movs	r2, #1
  400f6e:	4b40      	ldr	r3, [pc, #256]	; (401070 <ili93xx_init+0x380>)
  400f70:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400f72:	2311      	movs	r3, #17
  400f74:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400f76:	f107 0308 	add.w	r3, r7, #8
  400f7a:	20c1      	movs	r0, #193	; 0xc1
  400f7c:	4619      	mov	r1, r3
  400f7e:	2201      	movs	r2, #1
  400f80:	4b3b      	ldr	r3, [pc, #236]	; (401070 <ili93xx_init+0x380>)
  400f82:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400f84:	235c      	movs	r3, #92	; 0x5c
  400f86:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400f88:	234c      	movs	r3, #76	; 0x4c
  400f8a:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400f8c:	f107 0308 	add.w	r3, r7, #8
  400f90:	20c5      	movs	r0, #197	; 0xc5
  400f92:	4619      	mov	r1, r3
  400f94:	2202      	movs	r2, #2
  400f96:	4b36      	ldr	r3, [pc, #216]	; (401070 <ili93xx_init+0x380>)
  400f98:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400f9a:	2394      	movs	r3, #148	; 0x94
  400f9c:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400f9e:	f107 0308 	add.w	r3, r7, #8
  400fa2:	20c7      	movs	r0, #199	; 0xc7
  400fa4:	4619      	mov	r1, r3
  400fa6:	2201      	movs	r2, #1
  400fa8:	4b31      	ldr	r3, [pc, #196]	; (401070 <ili93xx_init+0x380>)
  400faa:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400fac:	2385      	movs	r3, #133	; 0x85
  400fae:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400fb0:	2301      	movs	r3, #1
  400fb2:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400fb4:	2378      	movs	r3, #120	; 0x78
  400fb6:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400fb8:	f107 0308 	add.w	r3, r7, #8
  400fbc:	20e8      	movs	r0, #232	; 0xe8
  400fbe:	4619      	mov	r1, r3
  400fc0:	2203      	movs	r2, #3
  400fc2:	4b2b      	ldr	r3, [pc, #172]	; (401070 <ili93xx_init+0x380>)
  400fc4:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400fc6:	2300      	movs	r3, #0
  400fc8:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400fca:	2300      	movs	r3, #0
  400fcc:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400fce:	f107 0308 	add.w	r3, r7, #8
  400fd2:	20ea      	movs	r0, #234	; 0xea
  400fd4:	4619      	mov	r1, r3
  400fd6:	2202      	movs	r2, #2
  400fd8:	4b25      	ldr	r3, [pc, #148]	; (401070 <ili93xx_init+0x380>)
  400fda:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400fdc:	2348      	movs	r3, #72	; 0x48
  400fde:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400fe0:	f107 0308 	add.w	r3, r7, #8
  400fe4:	2036      	movs	r0, #54	; 0x36
  400fe6:	4619      	mov	r1, r3
  400fe8:	2201      	movs	r2, #1
  400fea:	4b21      	ldr	r3, [pc, #132]	; (401070 <ili93xx_init+0x380>)
  400fec:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400fee:	2306      	movs	r3, #6
  400ff0:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400ff2:	f107 0308 	add.w	r3, r7, #8
  400ff6:	203a      	movs	r0, #58	; 0x3a
  400ff8:	4619      	mov	r1, r3
  400ffa:	2201      	movs	r2, #1
  400ffc:	4b1c      	ldr	r3, [pc, #112]	; (401070 <ili93xx_init+0x380>)
  400ffe:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  401000:	2302      	movs	r3, #2
  401002:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  401004:	2382      	movs	r3, #130	; 0x82
  401006:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  401008:	2327      	movs	r3, #39	; 0x27
  40100a:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  40100c:	2300      	movs	r3, #0
  40100e:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  401010:	f107 0308 	add.w	r3, r7, #8
  401014:	20b6      	movs	r0, #182	; 0xb6
  401016:	4619      	mov	r1, r3
  401018:	2204      	movs	r2, #4
  40101a:	4b15      	ldr	r3, [pc, #84]	; (401070 <ili93xx_init+0x380>)
  40101c:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40101e:	687b      	ldr	r3, [r7, #4]
  401020:	681a      	ldr	r2, [r3, #0]
  401022:	687b      	ldr	r3, [r7, #4]
  401024:	685b      	ldr	r3, [r3, #4]
  401026:	2000      	movs	r0, #0
  401028:	2100      	movs	r1, #0
  40102a:	4c12      	ldr	r4, [pc, #72]	; (401074 <ili93xx_init+0x384>)
  40102c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40102e:	687b      	ldr	r3, [r7, #4]
  401030:	689b      	ldr	r3, [r3, #8]
  401032:	4618      	mov	r0, r3
  401034:	4b10      	ldr	r3, [pc, #64]	; (401078 <ili93xx_init+0x388>)
  401036:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  401038:	f107 0308 	add.w	r3, r7, #8
  40103c:	2011      	movs	r0, #17
  40103e:	4619      	mov	r1, r3
  401040:	2200      	movs	r2, #0
  401042:	4b0b      	ldr	r3, [pc, #44]	; (401070 <ili93xx_init+0x380>)
  401044:	4798      	blx	r3
		ili93xx_delay(10);
  401046:	200a      	movs	r0, #10
  401048:	4b0c      	ldr	r3, [pc, #48]	; (40107c <ili93xx_init+0x38c>)
  40104a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40104c:	f107 0308 	add.w	r3, r7, #8
  401050:	2029      	movs	r0, #41	; 0x29
  401052:	4619      	mov	r1, r3
  401054:	2200      	movs	r2, #0
  401056:	4b06      	ldr	r3, [pc, #24]	; (401070 <ili93xx_init+0x380>)
  401058:	4798      	blx	r3
  40105a:	e001      	b.n	401060 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  40105c:	2301      	movs	r3, #1
  40105e:	e000      	b.n	401062 <ili93xx_init+0x372>
	}

	return 0;
  401060:	2300      	movs	r3, #0
}
  401062:	4618      	mov	r0, r3
  401064:	3714      	adds	r7, #20
  401066:	46bd      	mov	sp, r7
  401068:	bd90      	pop	{r4, r7, pc}
  40106a:	bf00      	nop
  40106c:	200008a0 	.word	0x200008a0
  401070:	00400ae1 	.word	0x00400ae1
  401074:	004010ed 	.word	0x004010ed
  401078:	004010b9 	.word	0x004010b9
  40107c:	00400b81 	.word	0x00400b81

00401080 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  401080:	b580      	push	{r7, lr}
  401082:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401084:	4b09      	ldr	r3, [pc, #36]	; (4010ac <ili93xx_display_on+0x2c>)
  401086:	781b      	ldrb	r3, [r3, #0]
  401088:	2b01      	cmp	r3, #1
  40108a:	d105      	bne.n	401098 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40108c:	2007      	movs	r0, #7
  40108e:	f240 1133 	movw	r1, #307	; 0x133
  401092:	4b07      	ldr	r3, [pc, #28]	; (4010b0 <ili93xx_display_on+0x30>)
  401094:	4798      	blx	r3
  401096:	e008      	b.n	4010aa <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401098:	4b04      	ldr	r3, [pc, #16]	; (4010ac <ili93xx_display_on+0x2c>)
  40109a:	781b      	ldrb	r3, [r3, #0]
  40109c:	2b02      	cmp	r3, #2
  40109e:	d104      	bne.n	4010aa <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4010a0:	2029      	movs	r0, #41	; 0x29
  4010a2:	2100      	movs	r1, #0
  4010a4:	2200      	movs	r2, #0
  4010a6:	4b03      	ldr	r3, [pc, #12]	; (4010b4 <ili93xx_display_on+0x34>)
  4010a8:	4798      	blx	r3
	}
}
  4010aa:	bd80      	pop	{r7, pc}
  4010ac:	200008a0 	.word	0x200008a0
  4010b0:	00400a9d 	.word	0x00400a9d
  4010b4:	00400ae1 	.word	0x00400ae1

004010b8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b085      	sub	sp, #20
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4010c0:	2300      	movs	r3, #0
  4010c2:	60fb      	str	r3, [r7, #12]
  4010c4:	e007      	b.n	4010d6 <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  4010c6:	4908      	ldr	r1, [pc, #32]	; (4010e8 <ili93xx_set_foreground_color+0x30>)
  4010c8:	68fb      	ldr	r3, [r7, #12]
  4010ca:	687a      	ldr	r2, [r7, #4]
  4010cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4010d0:	68fb      	ldr	r3, [r7, #12]
  4010d2:	3301      	adds	r3, #1
  4010d4:	60fb      	str	r3, [r7, #12]
  4010d6:	68fb      	ldr	r3, [r7, #12]
  4010d8:	2bef      	cmp	r3, #239	; 0xef
  4010da:	d9f4      	bls.n	4010c6 <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4010dc:	3714      	adds	r7, #20
  4010de:	46bd      	mov	sp, r7
  4010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	200008a4 	.word	0x200008a4

004010ec <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4010ec:	b580      	push	{r7, lr}
  4010ee:	b086      	sub	sp, #24
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	60f8      	str	r0, [r7, #12]
  4010f4:	60b9      	str	r1, [r7, #8]
  4010f6:	607a      	str	r2, [r7, #4]
  4010f8:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4010fa:	4b36      	ldr	r3, [pc, #216]	; (4011d4 <ili93xx_set_window+0xe8>)
  4010fc:	781b      	ldrb	r3, [r3, #0]
  4010fe:	2b01      	cmp	r3, #1
  401100:	d124      	bne.n	40114c <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  401102:	68fb      	ldr	r3, [r7, #12]
  401104:	b29b      	uxth	r3, r3
  401106:	2050      	movs	r0, #80	; 0x50
  401108:	4619      	mov	r1, r3
  40110a:	4b33      	ldr	r3, [pc, #204]	; (4011d8 <ili93xx_set_window+0xec>)
  40110c:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  40110e:	68fb      	ldr	r3, [r7, #12]
  401110:	b29a      	uxth	r2, r3
  401112:	687b      	ldr	r3, [r7, #4]
  401114:	b29b      	uxth	r3, r3
  401116:	4413      	add	r3, r2
  401118:	b29b      	uxth	r3, r3
  40111a:	3b01      	subs	r3, #1
  40111c:	b29b      	uxth	r3, r3
  40111e:	2051      	movs	r0, #81	; 0x51
  401120:	4619      	mov	r1, r3
  401122:	4b2d      	ldr	r3, [pc, #180]	; (4011d8 <ili93xx_set_window+0xec>)
  401124:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  401126:	68bb      	ldr	r3, [r7, #8]
  401128:	b29b      	uxth	r3, r3
  40112a:	2052      	movs	r0, #82	; 0x52
  40112c:	4619      	mov	r1, r3
  40112e:	4b2a      	ldr	r3, [pc, #168]	; (4011d8 <ili93xx_set_window+0xec>)
  401130:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  401132:	68bb      	ldr	r3, [r7, #8]
  401134:	b29a      	uxth	r2, r3
  401136:	683b      	ldr	r3, [r7, #0]
  401138:	b29b      	uxth	r3, r3
  40113a:	4413      	add	r3, r2
  40113c:	b29b      	uxth	r3, r3
  40113e:	3b01      	subs	r3, #1
  401140:	b29b      	uxth	r3, r3
  401142:	2053      	movs	r0, #83	; 0x53
  401144:	4619      	mov	r1, r3
  401146:	4b24      	ldr	r3, [pc, #144]	; (4011d8 <ili93xx_set_window+0xec>)
  401148:	4798      	blx	r3
  40114a:	e03f      	b.n	4011cc <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40114c:	4b21      	ldr	r3, [pc, #132]	; (4011d4 <ili93xx_set_window+0xe8>)
  40114e:	781b      	ldrb	r3, [r3, #0]
  401150:	2b02      	cmp	r3, #2
  401152:	d13b      	bne.n	4011cc <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  401154:	68fb      	ldr	r3, [r7, #12]
  401156:	0a1b      	lsrs	r3, r3, #8
  401158:	b2db      	uxtb	r3, r3
  40115a:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  40115c:	68fb      	ldr	r3, [r7, #12]
  40115e:	b2db      	uxtb	r3, r3
  401160:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  401162:	68fa      	ldr	r2, [r7, #12]
  401164:	687b      	ldr	r3, [r7, #4]
  401166:	4413      	add	r3, r2
  401168:	3b01      	subs	r3, #1
  40116a:	0a1b      	lsrs	r3, r3, #8
  40116c:	b2db      	uxtb	r3, r3
  40116e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  401170:	68fb      	ldr	r3, [r7, #12]
  401172:	b2da      	uxtb	r2, r3
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	b2db      	uxtb	r3, r3
  401178:	4413      	add	r3, r2
  40117a:	b2db      	uxtb	r3, r3
  40117c:	3b01      	subs	r3, #1
  40117e:	b2db      	uxtb	r3, r3
  401180:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  401182:	f107 0314 	add.w	r3, r7, #20
  401186:	202a      	movs	r0, #42	; 0x2a
  401188:	4619      	mov	r1, r3
  40118a:	2204      	movs	r2, #4
  40118c:	4b13      	ldr	r3, [pc, #76]	; (4011dc <ili93xx_set_window+0xf0>)
  40118e:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  401190:	68bb      	ldr	r3, [r7, #8]
  401192:	0a1b      	lsrs	r3, r3, #8
  401194:	b2db      	uxtb	r3, r3
  401196:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  401198:	68bb      	ldr	r3, [r7, #8]
  40119a:	b2db      	uxtb	r3, r3
  40119c:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40119e:	68ba      	ldr	r2, [r7, #8]
  4011a0:	683b      	ldr	r3, [r7, #0]
  4011a2:	4413      	add	r3, r2
  4011a4:	3b01      	subs	r3, #1
  4011a6:	0a1b      	lsrs	r3, r3, #8
  4011a8:	b2db      	uxtb	r3, r3
  4011aa:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4011ac:	68bb      	ldr	r3, [r7, #8]
  4011ae:	b2da      	uxtb	r2, r3
  4011b0:	683b      	ldr	r3, [r7, #0]
  4011b2:	b2db      	uxtb	r3, r3
  4011b4:	4413      	add	r3, r2
  4011b6:	b2db      	uxtb	r3, r3
  4011b8:	3b01      	subs	r3, #1
  4011ba:	b2db      	uxtb	r3, r3
  4011bc:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4011be:	f107 0314 	add.w	r3, r7, #20
  4011c2:	202b      	movs	r0, #43	; 0x2b
  4011c4:	4619      	mov	r1, r3
  4011c6:	2204      	movs	r2, #4
  4011c8:	4b04      	ldr	r3, [pc, #16]	; (4011dc <ili93xx_set_window+0xf0>)
  4011ca:	4798      	blx	r3
				       paratable, 4);
	}
}
  4011cc:	3718      	adds	r7, #24
  4011ce:	46bd      	mov	sp, r7
  4011d0:	bd80      	pop	{r7, pc}
  4011d2:	bf00      	nop
  4011d4:	200008a0 	.word	0x200008a0
  4011d8:	00400a9d 	.word	0x00400a9d
  4011dc:	00400ae1 	.word	0x00400ae1

004011e0 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4011e0:	b580      	push	{r7, lr}
  4011e2:	b082      	sub	sp, #8
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	4603      	mov	r3, r0
  4011e8:	460a      	mov	r2, r1
  4011ea:	80fb      	strh	r3, [r7, #6]
  4011ec:	4613      	mov	r3, r2
  4011ee:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4011f0:	4b08      	ldr	r3, [pc, #32]	; (401214 <ili93xx_set_cursor_position+0x34>)
  4011f2:	781b      	ldrb	r3, [r3, #0]
  4011f4:	2b01      	cmp	r3, #1
  4011f6:	d109      	bne.n	40120c <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4011f8:	88fb      	ldrh	r3, [r7, #6]
  4011fa:	2020      	movs	r0, #32
  4011fc:	4619      	mov	r1, r3
  4011fe:	4b06      	ldr	r3, [pc, #24]	; (401218 <ili93xx_set_cursor_position+0x38>)
  401200:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  401202:	88bb      	ldrh	r3, [r7, #4]
  401204:	2021      	movs	r0, #33	; 0x21
  401206:	4619      	mov	r1, r3
  401208:	4b03      	ldr	r3, [pc, #12]	; (401218 <ili93xx_set_cursor_position+0x38>)
  40120a:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40120c:	3708      	adds	r7, #8
  40120e:	46bd      	mov	sp, r7
  401210:	bd80      	pop	{r7, pc}
  401212:	bf00      	nop
  401214:	200008a0 	.word	0x200008a0
  401218:	00400a9d 	.word	0x00400a9d

0040121c <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  40121c:	b590      	push	{r4, r7, lr}
  40121e:	b083      	sub	sp, #12
  401220:	af00      	add	r7, sp, #0
  401222:	6078      	str	r0, [r7, #4]
  401224:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  401226:	4b1b      	ldr	r3, [pc, #108]	; (401294 <ili93xx_draw_pixel+0x78>)
  401228:	681b      	ldr	r3, [r3, #0]
  40122a:	687a      	ldr	r2, [r7, #4]
  40122c:	429a      	cmp	r2, r3
  40122e:	d204      	bcs.n	40123a <ili93xx_draw_pixel+0x1e>
  401230:	4b19      	ldr	r3, [pc, #100]	; (401298 <ili93xx_draw_pixel+0x7c>)
  401232:	681b      	ldr	r3, [r3, #0]
  401234:	683a      	ldr	r2, [r7, #0]
  401236:	429a      	cmp	r2, r3
  401238:	d301      	bcc.n	40123e <ili93xx_draw_pixel+0x22>
		return 1;
  40123a:	2301      	movs	r3, #1
  40123c:	e025      	b.n	40128a <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40123e:	4b17      	ldr	r3, [pc, #92]	; (40129c <ili93xx_draw_pixel+0x80>)
  401240:	781b      	ldrb	r3, [r3, #0]
  401242:	2b01      	cmp	r3, #1
  401244:	d10f      	bne.n	401266 <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  401246:	687b      	ldr	r3, [r7, #4]
  401248:	b29a      	uxth	r2, r3
  40124a:	683b      	ldr	r3, [r7, #0]
  40124c:	b29b      	uxth	r3, r3
  40124e:	4610      	mov	r0, r2
  401250:	4619      	mov	r1, r3
  401252:	4b13      	ldr	r3, [pc, #76]	; (4012a0 <ili93xx_draw_pixel+0x84>)
  401254:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  401256:	4b13      	ldr	r3, [pc, #76]	; (4012a4 <ili93xx_draw_pixel+0x88>)
  401258:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40125a:	4b13      	ldr	r3, [pc, #76]	; (4012a8 <ili93xx_draw_pixel+0x8c>)
  40125c:	681b      	ldr	r3, [r3, #0]
  40125e:	4618      	mov	r0, r3
  401260:	4b12      	ldr	r3, [pc, #72]	; (4012ac <ili93xx_draw_pixel+0x90>)
  401262:	4798      	blx	r3
  401264:	e010      	b.n	401288 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401266:	4b0d      	ldr	r3, [pc, #52]	; (40129c <ili93xx_draw_pixel+0x80>)
  401268:	781b      	ldrb	r3, [r3, #0]
  40126a:	2b02      	cmp	r3, #2
  40126c:	d10c      	bne.n	401288 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40126e:	6878      	ldr	r0, [r7, #4]
  401270:	6839      	ldr	r1, [r7, #0]
  401272:	2200      	movs	r2, #0
  401274:	2300      	movs	r3, #0
  401276:	4c0e      	ldr	r4, [pc, #56]	; (4012b0 <ili93xx_draw_pixel+0x94>)
  401278:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40127a:	4b0a      	ldr	r3, [pc, #40]	; (4012a4 <ili93xx_draw_pixel+0x88>)
  40127c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40127e:	4b0a      	ldr	r3, [pc, #40]	; (4012a8 <ili93xx_draw_pixel+0x8c>)
  401280:	681b      	ldr	r3, [r3, #0]
  401282:	4618      	mov	r0, r3
  401284:	4b09      	ldr	r3, [pc, #36]	; (4012ac <ili93xx_draw_pixel+0x90>)
  401286:	4798      	blx	r3
	}

	return 0;
  401288:	2300      	movs	r3, #0
}
  40128a:	4618      	mov	r0, r3
  40128c:	370c      	adds	r7, #12
  40128e:	46bd      	mov	sp, r7
  401290:	bd90      	pop	{r4, r7, pc}
  401292:	bf00      	nop
  401294:	20000000 	.word	0x20000000
  401298:	20000004 	.word	0x20000004
  40129c:	200008a0 	.word	0x200008a0
  4012a0:	004011e1 	.word	0x004011e1
  4012a4:	0040094d 	.word	0x0040094d
  4012a8:	200008a4 	.word	0x200008a4
  4012ac:	0040098d 	.word	0x0040098d
  4012b0:	004010ed 	.word	0x004010ed

004012b4 <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4012b4:	b580      	push	{r7, lr}
  4012b6:	b08c      	sub	sp, #48	; 0x30
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	60f8      	str	r0, [r7, #12]
  4012bc:	60b9      	str	r1, [r7, #8]
  4012be:	607a      	str	r2, [r7, #4]
  4012c0:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  4012c2:	68fb      	ldr	r3, [r7, #12]
  4012c4:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  4012c6:	68bb      	ldr	r3, [r7, #8]
  4012c8:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  4012ca:	687a      	ldr	r2, [r7, #4]
  4012cc:	68fb      	ldr	r3, [r7, #12]
  4012ce:	1ad3      	subs	r3, r2, r3
  4012d0:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  4012d2:	683a      	ldr	r2, [r7, #0]
  4012d4:	68bb      	ldr	r3, [r7, #8]
  4012d6:	1ad3      	subs	r3, r2, r3
  4012d8:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  4012da:	69fb      	ldr	r3, [r7, #28]
  4012dc:	2b00      	cmp	r3, #0
  4012de:	dd01      	ble.n	4012e4 <ili93xx_draw_line_bresenham+0x30>
  4012e0:	2301      	movs	r3, #1
  4012e2:	e001      	b.n	4012e8 <ili93xx_draw_line_bresenham+0x34>
  4012e4:	f04f 33ff 	mov.w	r3, #4294967295
  4012e8:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  4012ea:	69bb      	ldr	r3, [r7, #24]
  4012ec:	2b00      	cmp	r3, #0
  4012ee:	dd01      	ble.n	4012f4 <ili93xx_draw_line_bresenham+0x40>
  4012f0:	2301      	movs	r3, #1
  4012f2:	e001      	b.n	4012f8 <ili93xx_draw_line_bresenham+0x44>
  4012f4:	f04f 33ff 	mov.w	r3, #4294967295
  4012f8:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  4012fa:	687a      	ldr	r2, [r7, #4]
  4012fc:	68fb      	ldr	r3, [r7, #12]
  4012fe:	1ad3      	subs	r3, r2, r3
  401300:	2b00      	cmp	r3, #0
  401302:	bfb8      	it	lt
  401304:	425b      	neglt	r3, r3
  401306:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  401308:	683a      	ldr	r2, [r7, #0]
  40130a:	68bb      	ldr	r3, [r7, #8]
  40130c:	1ad3      	subs	r3, r2, r3
  40130e:	2b00      	cmp	r3, #0
  401310:	bfb8      	it	lt
  401312:	425b      	neglt	r3, r3
  401314:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  401316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401318:	6a3b      	ldr	r3, [r7, #32]
  40131a:	4610      	mov	r0, r2
  40131c:	4619      	mov	r1, r3
  40131e:	4b2c      	ldr	r3, [pc, #176]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  401320:	4798      	blx	r3

	if (dx > dy) {
  401322:	69fa      	ldr	r2, [r7, #28]
  401324:	69bb      	ldr	r3, [r7, #24]
  401326:	429a      	cmp	r2, r3
  401328:	dd27      	ble.n	40137a <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  40132a:	69fb      	ldr	r3, [r7, #28]
  40132c:	105b      	asrs	r3, r3, #1
  40132e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  401330:	2301      	movs	r3, #1
  401332:	62fb      	str	r3, [r7, #44]	; 0x2c
  401334:	e01c      	b.n	401370 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  401336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401338:	697b      	ldr	r3, [r7, #20]
  40133a:	4413      	add	r3, r2
  40133c:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  40133e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401340:	69bb      	ldr	r3, [r7, #24]
  401342:	4413      	add	r3, r2
  401344:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  401346:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401348:	69fb      	ldr	r3, [r7, #28]
  40134a:	429a      	cmp	r2, r3
  40134c:	db07      	blt.n	40135e <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  40134e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401350:	69fb      	ldr	r3, [r7, #28]
  401352:	1ad3      	subs	r3, r2, r3
  401354:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  401356:	6a3a      	ldr	r2, [r7, #32]
  401358:	693b      	ldr	r3, [r7, #16]
  40135a:	4413      	add	r3, r2
  40135c:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  40135e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401360:	6a3b      	ldr	r3, [r7, #32]
  401362:	4610      	mov	r0, r2
  401364:	4619      	mov	r1, r3
  401366:	4b1a      	ldr	r3, [pc, #104]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  401368:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  40136a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40136c:	3301      	adds	r3, #1
  40136e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401372:	69fb      	ldr	r3, [r7, #28]
  401374:	429a      	cmp	r2, r3
  401376:	ddde      	ble.n	401336 <ili93xx_draw_line_bresenham+0x82>
  401378:	e026      	b.n	4013c8 <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  40137a:	69bb      	ldr	r3, [r7, #24]
  40137c:	105b      	asrs	r3, r3, #1
  40137e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  401380:	2301      	movs	r3, #1
  401382:	62fb      	str	r3, [r7, #44]	; 0x2c
  401384:	e01c      	b.n	4013c0 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  401386:	6a3a      	ldr	r2, [r7, #32]
  401388:	693b      	ldr	r3, [r7, #16]
  40138a:	4413      	add	r3, r2
  40138c:	623b      	str	r3, [r7, #32]
			cumul += dx;
  40138e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401390:	69fb      	ldr	r3, [r7, #28]
  401392:	4413      	add	r3, r2
  401394:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  401396:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401398:	69bb      	ldr	r3, [r7, #24]
  40139a:	429a      	cmp	r2, r3
  40139c:	db07      	blt.n	4013ae <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  40139e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4013a0:	69bb      	ldr	r3, [r7, #24]
  4013a2:	1ad3      	subs	r3, r2, r3
  4013a4:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  4013a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4013a8:	697b      	ldr	r3, [r7, #20]
  4013aa:	4413      	add	r3, r2
  4013ac:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  4013ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4013b0:	6a3b      	ldr	r3, [r7, #32]
  4013b2:	4610      	mov	r0, r2
  4013b4:	4619      	mov	r1, r3
  4013b6:	4b06      	ldr	r3, [pc, #24]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  4013b8:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  4013ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013bc:	3301      	adds	r3, #1
  4013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  4013c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4013c2:	69bb      	ldr	r3, [r7, #24]
  4013c4:	429a      	cmp	r2, r3
  4013c6:	ddde      	ble.n	401386 <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  4013c8:	3730      	adds	r7, #48	; 0x30
  4013ca:	46bd      	mov	sp, r7
  4013cc:	bd80      	pop	{r7, pc}
  4013ce:	bf00      	nop
  4013d0:	0040121d 	.word	0x0040121d

004013d4 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4013d4:	b590      	push	{r4, r7, lr}
  4013d6:	b085      	sub	sp, #20
  4013d8:	af00      	add	r7, sp, #0
  4013da:	60f8      	str	r0, [r7, #12]
  4013dc:	60b9      	str	r1, [r7, #8]
  4013de:	607a      	str	r2, [r7, #4]
  4013e0:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  4013e2:	68ba      	ldr	r2, [r7, #8]
  4013e4:	683b      	ldr	r3, [r7, #0]
  4013e6:	429a      	cmp	r2, r3
  4013e8:	d003      	beq.n	4013f2 <ili93xx_draw_line+0x1e>
  4013ea:	68fa      	ldr	r2, [r7, #12]
  4013ec:	687b      	ldr	r3, [r7, #4]
  4013ee:	429a      	cmp	r2, r3
  4013f0:	d106      	bne.n	401400 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  4013f2:	68f8      	ldr	r0, [r7, #12]
  4013f4:	68b9      	ldr	r1, [r7, #8]
  4013f6:	687a      	ldr	r2, [r7, #4]
  4013f8:	683b      	ldr	r3, [r7, #0]
  4013fa:	4c06      	ldr	r4, [pc, #24]	; (401414 <ili93xx_draw_line+0x40>)
  4013fc:	47a0      	blx	r4
  4013fe:	e005      	b.n	40140c <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  401400:	68f8      	ldr	r0, [r7, #12]
  401402:	68b9      	ldr	r1, [r7, #8]
  401404:	687a      	ldr	r2, [r7, #4]
  401406:	683b      	ldr	r3, [r7, #0]
  401408:	4c03      	ldr	r4, [pc, #12]	; (401418 <ili93xx_draw_line+0x44>)
  40140a:	47a0      	blx	r4
	}
}
  40140c:	3714      	adds	r7, #20
  40140e:	46bd      	mov	sp, r7
  401410:	bd90      	pop	{r4, r7, pc}
  401412:	bf00      	nop
  401414:	0040141d 	.word	0x0040141d
  401418:	004012b5 	.word	0x004012b5

0040141c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40141c:	b590      	push	{r4, r7, lr}
  40141e:	b087      	sub	sp, #28
  401420:	af00      	add	r7, sp, #0
  401422:	60f8      	str	r0, [r7, #12]
  401424:	60b9      	str	r1, [r7, #8]
  401426:	607a      	str	r2, [r7, #4]
  401428:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40142a:	f107 000c 	add.w	r0, r7, #12
  40142e:	f107 0108 	add.w	r1, r7, #8
  401432:	1d3a      	adds	r2, r7, #4
  401434:	463b      	mov	r3, r7
  401436:	4c26      	ldr	r4, [pc, #152]	; (4014d0 <ili93xx_draw_filled_rectangle+0xb4>)
  401438:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40143a:	68f8      	ldr	r0, [r7, #12]
  40143c:	68b9      	ldr	r1, [r7, #8]
  40143e:	687a      	ldr	r2, [r7, #4]
  401440:	68fb      	ldr	r3, [r7, #12]
  401442:	1ad3      	subs	r3, r2, r3
  401444:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  401446:	683a      	ldr	r2, [r7, #0]
  401448:	68bb      	ldr	r3, [r7, #8]
  40144a:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40144c:	3301      	adds	r3, #1
  40144e:	4622      	mov	r2, r4
  401450:	4c20      	ldr	r4, [pc, #128]	; (4014d4 <ili93xx_draw_filled_rectangle+0xb8>)
  401452:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  401454:	68fb      	ldr	r3, [r7, #12]
  401456:	b29a      	uxth	r2, r3
  401458:	68bb      	ldr	r3, [r7, #8]
  40145a:	b29b      	uxth	r3, r3
  40145c:	4610      	mov	r0, r2
  40145e:	4619      	mov	r1, r3
  401460:	4b1d      	ldr	r3, [pc, #116]	; (4014d8 <ili93xx_draw_filled_rectangle+0xbc>)
  401462:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401464:	4b1d      	ldr	r3, [pc, #116]	; (4014dc <ili93xx_draw_filled_rectangle+0xc0>)
  401466:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401468:	687a      	ldr	r2, [r7, #4]
  40146a:	68fb      	ldr	r3, [r7, #12]
  40146c:	1ad3      	subs	r3, r2, r3
  40146e:	3301      	adds	r3, #1
  401470:	6839      	ldr	r1, [r7, #0]
  401472:	68ba      	ldr	r2, [r7, #8]
  401474:	1a8a      	subs	r2, r1, r2
  401476:	3201      	adds	r2, #1
  401478:	fb02 f303 	mul.w	r3, r2, r3
  40147c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40147e:	693b      	ldr	r3, [r7, #16]
  401480:	4a17      	ldr	r2, [pc, #92]	; (4014e0 <ili93xx_draw_filled_rectangle+0xc4>)
  401482:	fba2 2303 	umull	r2, r3, r2, r3
  401486:	09db      	lsrs	r3, r3, #7
  401488:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40148a:	e003      	b.n	401494 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40148c:	4815      	ldr	r0, [pc, #84]	; (4014e4 <ili93xx_draw_filled_rectangle+0xc8>)
  40148e:	21f0      	movs	r1, #240	; 0xf0
  401490:	4b15      	ldr	r3, [pc, #84]	; (4014e8 <ili93xx_draw_filled_rectangle+0xcc>)
  401492:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	1e5a      	subs	r2, r3, #1
  401498:	617a      	str	r2, [r7, #20]
  40149a:	2b00      	cmp	r3, #0
  40149c:	d1f6      	bne.n	40148c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40149e:	6939      	ldr	r1, [r7, #16]
  4014a0:	4b0f      	ldr	r3, [pc, #60]	; (4014e0 <ili93xx_draw_filled_rectangle+0xc4>)
  4014a2:	fba3 2301 	umull	r2, r3, r3, r1
  4014a6:	09da      	lsrs	r2, r3, #7
  4014a8:	4613      	mov	r3, r2
  4014aa:	011b      	lsls	r3, r3, #4
  4014ac:	1a9b      	subs	r3, r3, r2
  4014ae:	011b      	lsls	r3, r3, #4
  4014b0:	1aca      	subs	r2, r1, r3
  4014b2:	480c      	ldr	r0, [pc, #48]	; (4014e4 <ili93xx_draw_filled_rectangle+0xc8>)
  4014b4:	4611      	mov	r1, r2
  4014b6:	4b0c      	ldr	r3, [pc, #48]	; (4014e8 <ili93xx_draw_filled_rectangle+0xcc>)
  4014b8:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4014ba:	4b0c      	ldr	r3, [pc, #48]	; (4014ec <ili93xx_draw_filled_rectangle+0xd0>)
  4014bc:	681a      	ldr	r2, [r3, #0]
  4014be:	4b0c      	ldr	r3, [pc, #48]	; (4014f0 <ili93xx_draw_filled_rectangle+0xd4>)
  4014c0:	681b      	ldr	r3, [r3, #0]
  4014c2:	2000      	movs	r0, #0
  4014c4:	2100      	movs	r1, #0
  4014c6:	4c03      	ldr	r4, [pc, #12]	; (4014d4 <ili93xx_draw_filled_rectangle+0xb8>)
  4014c8:	47a0      	blx	r4
}
  4014ca:	371c      	adds	r7, #28
  4014cc:	46bd      	mov	sp, r7
  4014ce:	bd90      	pop	{r4, r7, pc}
  4014d0:	00400bc1 	.word	0x00400bc1
  4014d4:	004010ed 	.word	0x004010ed
  4014d8:	004011e1 	.word	0x004011e1
  4014dc:	0040094d 	.word	0x0040094d
  4014e0:	88888889 	.word	0x88888889
  4014e4:	200008a4 	.word	0x200008a4
  4014e8:	004009c1 	.word	0x004009c1
  4014ec:	20000000 	.word	0x20000000
  4014f0:	20000004 	.word	0x20000004

004014f4 <ili93xx_draw_filled_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_filled_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  4014f4:	b590      	push	{r4, r7, lr}
  4014f6:	b08b      	sub	sp, #44	; 0x2c
  4014f8:	af00      	add	r7, sp, #0
  4014fa:	60f8      	str	r0, [r7, #12]
  4014fc:	60b9      	str	r1, [r7, #8]
  4014fe:	607a      	str	r2, [r7, #4]
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  401500:	687b      	ldr	r3, [r7, #4]
  401502:	2b00      	cmp	r3, #0
  401504:	d101      	bne.n	40150a <ili93xx_draw_filled_circle+0x16>
		return 1;
  401506:	2301      	movs	r3, #1
  401508:	e07a      	b.n	401600 <ili93xx_draw_filled_circle+0x10c>
	}

	d = 3 - (ul_r << 1);
  40150a:	687b      	ldr	r3, [r7, #4]
  40150c:	005b      	lsls	r3, r3, #1
  40150e:	f1c3 0303 	rsb	r3, r3, #3
  401512:	627b      	str	r3, [r7, #36]	; 0x24
	dwCurX = 0;
  401514:	2300      	movs	r3, #0
  401516:	623b      	str	r3, [r7, #32]
	dwCurY = ul_r;
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	61fb      	str	r3, [r7, #28]

	while (dwCurX <= dwCurY) {
  40151c:	e06b      	b.n	4015f6 <ili93xx_draw_filled_circle+0x102>
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  40151e:	6a3a      	ldr	r2, [r7, #32]
  401520:	68fb      	ldr	r3, [r7, #12]
  401522:	429a      	cmp	r2, r3
  401524:	d803      	bhi.n	40152e <ili93xx_draw_filled_circle+0x3a>
  401526:	68fa      	ldr	r2, [r7, #12]
  401528:	6a3b      	ldr	r3, [r7, #32]
  40152a:	1ad3      	subs	r3, r2, r3
  40152c:	e000      	b.n	401530 <ili93xx_draw_filled_circle+0x3c>
  40152e:	2300      	movs	r3, #0
  401530:	61bb      	str	r3, [r7, #24]
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  401532:	69fa      	ldr	r2, [r7, #28]
  401534:	68bb      	ldr	r3, [r7, #8]
  401536:	429a      	cmp	r2, r3
  401538:	d803      	bhi.n	401542 <ili93xx_draw_filled_circle+0x4e>
  40153a:	68ba      	ldr	r2, [r7, #8]
  40153c:	69fb      	ldr	r3, [r7, #28]
  40153e:	1ad3      	subs	r3, r2, r3
  401540:	e000      	b.n	401544 <ili93xx_draw_filled_circle+0x50>
  401542:	2300      	movs	r3, #0
  401544:	617b      	str	r3, [r7, #20]
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX,
  401546:	68fa      	ldr	r2, [r7, #12]
  401548:	6a3b      	ldr	r3, [r7, #32]
  40154a:	4413      	add	r3, r2
  40154c:	69b8      	ldr	r0, [r7, #24]
  40154e:	6979      	ldr	r1, [r7, #20]
  401550:	461a      	mov	r2, r3
  401552:	697b      	ldr	r3, [r7, #20]
  401554:	4c2c      	ldr	r4, [pc, #176]	; (401608 <ili93xx_draw_filled_circle+0x114>)
  401556:	47a0      	blx	r4
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurY,
  401558:	68ba      	ldr	r2, [r7, #8]
  40155a:	69fb      	ldr	r3, [r7, #28]
  40155c:	18d1      	adds	r1, r2, r3
  40155e:	68fa      	ldr	r2, [r7, #12]
  401560:	6a3b      	ldr	r3, [r7, #32]
  401562:	18d4      	adds	r4, r2, r3
  401564:	68ba      	ldr	r2, [r7, #8]
  401566:	69fb      	ldr	r3, [r7, #28]
  401568:	4413      	add	r3, r2
  40156a:	69b8      	ldr	r0, [r7, #24]
  40156c:	4622      	mov	r2, r4
  40156e:	4c26      	ldr	r4, [pc, #152]	; (401608 <ili93xx_draw_filled_circle+0x114>)
  401570:	47a0      	blx	r4
				ul_x + dwCurX, ul_y + dwCurY);
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  401572:	69fa      	ldr	r2, [r7, #28]
  401574:	68fb      	ldr	r3, [r7, #12]
  401576:	429a      	cmp	r2, r3
  401578:	d803      	bhi.n	401582 <ili93xx_draw_filled_circle+0x8e>
  40157a:	68fa      	ldr	r2, [r7, #12]
  40157c:	69fb      	ldr	r3, [r7, #28]
  40157e:	1ad3      	subs	r3, r2, r3
  401580:	e000      	b.n	401584 <ili93xx_draw_filled_circle+0x90>
  401582:	2300      	movs	r3, #0
  401584:	61bb      	str	r3, [r7, #24]
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  401586:	6a3a      	ldr	r2, [r7, #32]
  401588:	68bb      	ldr	r3, [r7, #8]
  40158a:	429a      	cmp	r2, r3
  40158c:	d803      	bhi.n	401596 <ili93xx_draw_filled_circle+0xa2>
  40158e:	68ba      	ldr	r2, [r7, #8]
  401590:	6a3b      	ldr	r3, [r7, #32]
  401592:	1ad3      	subs	r3, r2, r3
  401594:	e000      	b.n	401598 <ili93xx_draw_filled_circle+0xa4>
  401596:	2300      	movs	r3, #0
  401598:	617b      	str	r3, [r7, #20]
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY,
  40159a:	68fa      	ldr	r2, [r7, #12]
  40159c:	69fb      	ldr	r3, [r7, #28]
  40159e:	4413      	add	r3, r2
  4015a0:	69b8      	ldr	r0, [r7, #24]
  4015a2:	6979      	ldr	r1, [r7, #20]
  4015a4:	461a      	mov	r2, r3
  4015a6:	697b      	ldr	r3, [r7, #20]
  4015a8:	4c17      	ldr	r4, [pc, #92]	; (401608 <ili93xx_draw_filled_circle+0x114>)
  4015aa:	47a0      	blx	r4
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurX,
  4015ac:	68ba      	ldr	r2, [r7, #8]
  4015ae:	6a3b      	ldr	r3, [r7, #32]
  4015b0:	18d1      	adds	r1, r2, r3
  4015b2:	68fa      	ldr	r2, [r7, #12]
  4015b4:	69fb      	ldr	r3, [r7, #28]
  4015b6:	18d4      	adds	r4, r2, r3
  4015b8:	68ba      	ldr	r2, [r7, #8]
  4015ba:	6a3b      	ldr	r3, [r7, #32]
  4015bc:	4413      	add	r3, r2
  4015be:	69b8      	ldr	r0, [r7, #24]
  4015c0:	4622      	mov	r2, r4
  4015c2:	4c11      	ldr	r4, [pc, #68]	; (401608 <ili93xx_draw_filled_circle+0x114>)
  4015c4:	47a0      	blx	r4
				ul_x + dwCurY, ul_y + dwCurX);

		if (d < 0) {
  4015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015c8:	2b00      	cmp	r3, #0
  4015ca:	da06      	bge.n	4015da <ili93xx_draw_filled_circle+0xe6>
			d += (dwCurX << 2) + 6;
  4015cc:	6a3b      	ldr	r3, [r7, #32]
  4015ce:	009a      	lsls	r2, r3, #2
  4015d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015d2:	4413      	add	r3, r2
  4015d4:	3306      	adds	r3, #6
  4015d6:	627b      	str	r3, [r7, #36]	; 0x24
  4015d8:	e00a      	b.n	4015f0 <ili93xx_draw_filled_circle+0xfc>
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
  4015da:	6a3a      	ldr	r2, [r7, #32]
  4015dc:	69fb      	ldr	r3, [r7, #28]
  4015de:	1ad3      	subs	r3, r2, r3
  4015e0:	009a      	lsls	r2, r3, #2
  4015e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015e4:	4413      	add	r3, r2
  4015e6:	330a      	adds	r3, #10
  4015e8:	627b      	str	r3, [r7, #36]	; 0x24
			dwCurY--;
  4015ea:	69fb      	ldr	r3, [r7, #28]
  4015ec:	3b01      	subs	r3, #1
  4015ee:	61fb      	str	r3, [r7, #28]
		}

		dwCurX++;
  4015f0:	6a3b      	ldr	r3, [r7, #32]
  4015f2:	3301      	adds	r3, #1
  4015f4:	623b      	str	r3, [r7, #32]

	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
  4015f6:	6a3a      	ldr	r2, [r7, #32]
  4015f8:	69fb      	ldr	r3, [r7, #28]
  4015fa:	429a      	cmp	r2, r3
  4015fc:	d98f      	bls.n	40151e <ili93xx_draw_filled_circle+0x2a>
		}

		dwCurX++;
	}

	return 0;
  4015fe:	2300      	movs	r3, #0
}
  401600:	4618      	mov	r0, r3
  401602:	372c      	adds	r7, #44	; 0x2c
  401604:	46bd      	mov	sp, r7
  401606:	bd90      	pop	{r4, r7, pc}
  401608:	0040141d 	.word	0x0040141d

0040160c <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  40160c:	b580      	push	{r7, lr}
  40160e:	b08a      	sub	sp, #40	; 0x28
  401610:	af00      	add	r7, sp, #0
  401612:	60f8      	str	r0, [r7, #12]
  401614:	60b9      	str	r1, [r7, #8]
  401616:	4613      	mov	r3, r2
  401618:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  40161a:	79fa      	ldrb	r2, [r7, #7]
  40161c:	4613      	mov	r3, r2
  40161e:	009b      	lsls	r3, r3, #2
  401620:	4413      	add	r3, r2
  401622:	009b      	lsls	r3, r3, #2
  401624:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  401628:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  40162a:	2300      	movs	r3, #0
  40162c:	623b      	str	r3, [r7, #32]
  40162e:	e04d      	b.n	4016cc <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  401630:	6a3b      	ldr	r3, [r7, #32]
  401632:	005a      	lsls	r2, r3, #1
  401634:	69fb      	ldr	r3, [r7, #28]
  401636:	4413      	add	r3, r2
  401638:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  40163a:	69bb      	ldr	r3, [r7, #24]
  40163c:	3301      	adds	r3, #1
  40163e:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401640:	2300      	movs	r3, #0
  401642:	627b      	str	r3, [r7, #36]	; 0x24
  401644:	e01a      	b.n	40167c <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  401646:	4a24      	ldr	r2, [pc, #144]	; (4016d8 <ili93xx_draw_char+0xcc>)
  401648:	69bb      	ldr	r3, [r7, #24]
  40164a:	4413      	add	r3, r2
  40164c:	781b      	ldrb	r3, [r3, #0]
  40164e:	461a      	mov	r2, r3
  401650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401652:	f1c3 0307 	rsb	r3, r3, #7
  401656:	fa42 f303 	asr.w	r3, r2, r3
  40165a:	f003 0301 	and.w	r3, r3, #1
  40165e:	2b00      	cmp	r3, #0
  401660:	d009      	beq.n	401676 <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  401662:	68fa      	ldr	r2, [r7, #12]
  401664:	6a3b      	ldr	r3, [r7, #32]
  401666:	18d1      	adds	r1, r2, r3
  401668:	68ba      	ldr	r2, [r7, #8]
  40166a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40166c:	4413      	add	r3, r2
  40166e:	4608      	mov	r0, r1
  401670:	4619      	mov	r1, r3
  401672:	4b1a      	ldr	r3, [pc, #104]	; (4016dc <ili93xx_draw_char+0xd0>)
  401674:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401678:	3301      	adds	r3, #1
  40167a:	627b      	str	r3, [r7, #36]	; 0x24
  40167c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40167e:	2b07      	cmp	r3, #7
  401680:	d9e1      	bls.n	401646 <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401682:	2300      	movs	r3, #0
  401684:	627b      	str	r3, [r7, #36]	; 0x24
  401686:	e01b      	b.n	4016c0 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401688:	4a13      	ldr	r2, [pc, #76]	; (4016d8 <ili93xx_draw_char+0xcc>)
  40168a:	697b      	ldr	r3, [r7, #20]
  40168c:	4413      	add	r3, r2
  40168e:	781b      	ldrb	r3, [r3, #0]
  401690:	461a      	mov	r2, r3
  401692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401694:	f1c3 0307 	rsb	r3, r3, #7
  401698:	fa42 f303 	asr.w	r3, r2, r3
  40169c:	f003 0301 	and.w	r3, r3, #1
  4016a0:	2b00      	cmp	r3, #0
  4016a2:	d00a      	beq.n	4016ba <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4016a4:	68fa      	ldr	r2, [r7, #12]
  4016a6:	6a3b      	ldr	r3, [r7, #32]
  4016a8:	18d1      	adds	r1, r2, r3
  4016aa:	68ba      	ldr	r2, [r7, #8]
  4016ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016ae:	4413      	add	r3, r2
  4016b0:	3308      	adds	r3, #8
  4016b2:	4608      	mov	r0, r1
  4016b4:	4619      	mov	r1, r3
  4016b6:	4b09      	ldr	r3, [pc, #36]	; (4016dc <ili93xx_draw_char+0xd0>)
  4016b8:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016bc:	3301      	adds	r3, #1
  4016be:	627b      	str	r3, [r7, #36]	; 0x24
  4016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016c2:	2b05      	cmp	r3, #5
  4016c4:	d9e0      	bls.n	401688 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4016c6:	6a3b      	ldr	r3, [r7, #32]
  4016c8:	3301      	adds	r3, #1
  4016ca:	623b      	str	r3, [r7, #32]
  4016cc:	6a3b      	ldr	r3, [r7, #32]
  4016ce:	2b09      	cmp	r3, #9
  4016d0:	d9ae      	bls.n	401630 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  4016d2:	3728      	adds	r7, #40	; 0x28
  4016d4:	46bd      	mov	sp, r7
  4016d6:	bd80      	pop	{r7, pc}
  4016d8:	00407f44 	.word	0x00407f44
  4016dc:	0040121d 	.word	0x0040121d

004016e0 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4016e0:	b580      	push	{r7, lr}
  4016e2:	b086      	sub	sp, #24
  4016e4:	af00      	add	r7, sp, #0
  4016e6:	60f8      	str	r0, [r7, #12]
  4016e8:	60b9      	str	r1, [r7, #8]
  4016ea:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4016ec:	68fb      	ldr	r3, [r7, #12]
  4016ee:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4016f0:	e01c      	b.n	40172c <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	781b      	ldrb	r3, [r3, #0]
  4016f6:	2b0a      	cmp	r3, #10
  4016f8:	d108      	bne.n	40170c <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4016fa:	230e      	movs	r3, #14
  4016fc:	461a      	mov	r2, r3
  4016fe:	68bb      	ldr	r3, [r7, #8]
  401700:	4413      	add	r3, r2
  401702:	3302      	adds	r3, #2
  401704:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  401706:	697b      	ldr	r3, [r7, #20]
  401708:	60fb      	str	r3, [r7, #12]
  40170a:	e00c      	b.n	401726 <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  40170c:	687b      	ldr	r3, [r7, #4]
  40170e:	781b      	ldrb	r3, [r3, #0]
  401710:	68f8      	ldr	r0, [r7, #12]
  401712:	68b9      	ldr	r1, [r7, #8]
  401714:	461a      	mov	r2, r3
  401716:	4b09      	ldr	r3, [pc, #36]	; (40173c <ili93xx_draw_string+0x5c>)
  401718:	4798      	blx	r3
			ul_x += gfont.width + 2;
  40171a:	230a      	movs	r3, #10
  40171c:	461a      	mov	r2, r3
  40171e:	68fb      	ldr	r3, [r7, #12]
  401720:	4413      	add	r3, r2
  401722:	3302      	adds	r3, #2
  401724:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  401726:	687b      	ldr	r3, [r7, #4]
  401728:	3301      	adds	r3, #1
  40172a:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	781b      	ldrb	r3, [r3, #0]
  401730:	2b00      	cmp	r3, #0
  401732:	d1de      	bne.n	4016f2 <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  401734:	3718      	adds	r7, #24
  401736:	46bd      	mov	sp, r7
  401738:	bd80      	pop	{r7, pc}
  40173a:	bf00      	nop
  40173c:	0040160d 	.word	0x0040160d

00401740 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401740:	b480      	push	{r7}
  401742:	b085      	sub	sp, #20
  401744:	af00      	add	r7, sp, #0
  401746:	60f8      	str	r0, [r7, #12]
  401748:	60b9      	str	r1, [r7, #8]
  40174a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  40174c:	68fa      	ldr	r2, [r7, #12]
  40174e:	68bb      	ldr	r3, [r7, #8]
  401750:	011b      	lsls	r3, r3, #4
  401752:	4413      	add	r3, r2
  401754:	687a      	ldr	r2, [r7, #4]
  401756:	601a      	str	r2, [r3, #0]
}
  401758:	3714      	adds	r7, #20
  40175a:	46bd      	mov	sp, r7
  40175c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401760:	4770      	bx	lr
  401762:	bf00      	nop

00401764 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  401764:	b480      	push	{r7}
  401766:	b085      	sub	sp, #20
  401768:	af00      	add	r7, sp, #0
  40176a:	60f8      	str	r0, [r7, #12]
  40176c:	60b9      	str	r1, [r7, #8]
  40176e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  401770:	68fa      	ldr	r2, [r7, #12]
  401772:	68bb      	ldr	r3, [r7, #8]
  401774:	011b      	lsls	r3, r3, #4
  401776:	4413      	add	r3, r2
  401778:	687a      	ldr	r2, [r7, #4]
  40177a:	605a      	str	r2, [r3, #4]
}
  40177c:	3714      	adds	r7, #20
  40177e:	46bd      	mov	sp, r7
  401780:	f85d 7b04 	ldr.w	r7, [sp], #4
  401784:	4770      	bx	lr
  401786:	bf00      	nop

00401788 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401788:	b480      	push	{r7}
  40178a:	b085      	sub	sp, #20
  40178c:	af00      	add	r7, sp, #0
  40178e:	60f8      	str	r0, [r7, #12]
  401790:	60b9      	str	r1, [r7, #8]
  401792:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  401794:	68fa      	ldr	r2, [r7, #12]
  401796:	68bb      	ldr	r3, [r7, #8]
  401798:	011b      	lsls	r3, r3, #4
  40179a:	4413      	add	r3, r2
  40179c:	3308      	adds	r3, #8
  40179e:	687a      	ldr	r2, [r7, #4]
  4017a0:	601a      	str	r2, [r3, #0]
}
  4017a2:	3714      	adds	r7, #20
  4017a4:	46bd      	mov	sp, r7
  4017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017aa:	4770      	bx	lr

004017ac <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  4017ac:	b480      	push	{r7}
  4017ae:	b085      	sub	sp, #20
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	60f8      	str	r0, [r7, #12]
  4017b4:	60b9      	str	r1, [r7, #8]
  4017b6:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4017b8:	68fa      	ldr	r2, [r7, #12]
  4017ba:	68bb      	ldr	r3, [r7, #8]
  4017bc:	011b      	lsls	r3, r3, #4
  4017be:	4413      	add	r3, r2
  4017c0:	3308      	adds	r3, #8
  4017c2:	687a      	ldr	r2, [r7, #4]
  4017c4:	605a      	str	r2, [r3, #4]
}
  4017c6:	3714      	adds	r7, #20
  4017c8:	46bd      	mov	sp, r7
  4017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ce:	4770      	bx	lr

004017d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b085      	sub	sp, #20
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	60f8      	str	r0, [r7, #12]
  4017d8:	60b9      	str	r1, [r7, #8]
  4017da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4017dc:	687b      	ldr	r3, [r7, #4]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	d003      	beq.n	4017ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4017e2:	68fb      	ldr	r3, [r7, #12]
  4017e4:	68ba      	ldr	r2, [r7, #8]
  4017e6:	665a      	str	r2, [r3, #100]	; 0x64
  4017e8:	e002      	b.n	4017f0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4017ea:	68fb      	ldr	r3, [r7, #12]
  4017ec:	68ba      	ldr	r2, [r7, #8]
  4017ee:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4017f0:	3714      	adds	r7, #20
  4017f2:	46bd      	mov	sp, r7
  4017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f8:	4770      	bx	lr
  4017fa:	bf00      	nop

004017fc <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4017fc:	b480      	push	{r7}
  4017fe:	b085      	sub	sp, #20
  401800:	af00      	add	r7, sp, #0
  401802:	60f8      	str	r0, [r7, #12]
  401804:	60b9      	str	r1, [r7, #8]
  401806:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401808:	68fb      	ldr	r3, [r7, #12]
  40180a:	68ba      	ldr	r2, [r7, #8]
  40180c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401810:	687b      	ldr	r3, [r7, #4]
  401812:	005b      	lsls	r3, r3, #1
  401814:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401818:	fbb2 f3f3 	udiv	r3, r2, r3
  40181c:	3b01      	subs	r3, #1
  40181e:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401822:	68fb      	ldr	r3, [r7, #12]
  401824:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401828:	3714      	adds	r7, #20
  40182a:	46bd      	mov	sp, r7
  40182c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401830:	4770      	bx	lr
  401832:	bf00      	nop

00401834 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401834:	b480      	push	{r7}
  401836:	b087      	sub	sp, #28
  401838:	af00      	add	r7, sp, #0
  40183a:	60f8      	str	r0, [r7, #12]
  40183c:	60b9      	str	r1, [r7, #8]
  40183e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401840:	68fb      	ldr	r3, [r7, #12]
  401842:	687a      	ldr	r2, [r7, #4]
  401844:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401846:	68bb      	ldr	r3, [r7, #8]
  401848:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40184c:	d04a      	beq.n	4018e4 <pio_set_peripheral+0xb0>
  40184e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401852:	d808      	bhi.n	401866 <pio_set_peripheral+0x32>
  401854:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401858:	d016      	beq.n	401888 <pio_set_peripheral+0x54>
  40185a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40185e:	d02c      	beq.n	4018ba <pio_set_peripheral+0x86>
  401860:	2b00      	cmp	r3, #0
  401862:	d069      	beq.n	401938 <pio_set_peripheral+0x104>
  401864:	e064      	b.n	401930 <pio_set_peripheral+0xfc>
  401866:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40186a:	d065      	beq.n	401938 <pio_set_peripheral+0x104>
  40186c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401870:	d803      	bhi.n	40187a <pio_set_peripheral+0x46>
  401872:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401876:	d04a      	beq.n	40190e <pio_set_peripheral+0xda>
  401878:	e05a      	b.n	401930 <pio_set_peripheral+0xfc>
  40187a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40187e:	d05b      	beq.n	401938 <pio_set_peripheral+0x104>
  401880:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401884:	d058      	beq.n	401938 <pio_set_peripheral+0x104>
  401886:	e053      	b.n	401930 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401888:	68fb      	ldr	r3, [r7, #12]
  40188a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40188c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40188e:	68fb      	ldr	r3, [r7, #12]
  401890:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401892:	687b      	ldr	r3, [r7, #4]
  401894:	43d9      	mvns	r1, r3
  401896:	697b      	ldr	r3, [r7, #20]
  401898:	400b      	ands	r3, r1
  40189a:	401a      	ands	r2, r3
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018a0:	68fb      	ldr	r3, [r7, #12]
  4018a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018a6:	68fb      	ldr	r3, [r7, #12]
  4018a8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018aa:	687b      	ldr	r3, [r7, #4]
  4018ac:	43d9      	mvns	r1, r3
  4018ae:	697b      	ldr	r3, [r7, #20]
  4018b0:	400b      	ands	r3, r1
  4018b2:	401a      	ands	r2, r3
  4018b4:	68fb      	ldr	r3, [r7, #12]
  4018b6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018b8:	e03a      	b.n	401930 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018ba:	68fb      	ldr	r3, [r7, #12]
  4018bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018be:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4018c0:	687a      	ldr	r2, [r7, #4]
  4018c2:	697b      	ldr	r3, [r7, #20]
  4018c4:	431a      	orrs	r2, r3
  4018c6:	68fb      	ldr	r3, [r7, #12]
  4018c8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018ca:	68fb      	ldr	r3, [r7, #12]
  4018cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018d0:	68fb      	ldr	r3, [r7, #12]
  4018d2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018d4:	687b      	ldr	r3, [r7, #4]
  4018d6:	43d9      	mvns	r1, r3
  4018d8:	697b      	ldr	r3, [r7, #20]
  4018da:	400b      	ands	r3, r1
  4018dc:	401a      	ands	r2, r3
  4018de:	68fb      	ldr	r3, [r7, #12]
  4018e0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018e2:	e025      	b.n	401930 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018e4:	68fb      	ldr	r3, [r7, #12]
  4018e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018e8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018ea:	68fb      	ldr	r3, [r7, #12]
  4018ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	43d9      	mvns	r1, r3
  4018f2:	697b      	ldr	r3, [r7, #20]
  4018f4:	400b      	ands	r3, r1
  4018f6:	401a      	ands	r2, r3
  4018f8:	68fb      	ldr	r3, [r7, #12]
  4018fa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018fc:	68fb      	ldr	r3, [r7, #12]
  4018fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401900:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401902:	687a      	ldr	r2, [r7, #4]
  401904:	697b      	ldr	r3, [r7, #20]
  401906:	431a      	orrs	r2, r3
  401908:	68fb      	ldr	r3, [r7, #12]
  40190a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40190c:	e010      	b.n	401930 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40190e:	68fb      	ldr	r3, [r7, #12]
  401910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401912:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401914:	687a      	ldr	r2, [r7, #4]
  401916:	697b      	ldr	r3, [r7, #20]
  401918:	431a      	orrs	r2, r3
  40191a:	68fb      	ldr	r3, [r7, #12]
  40191c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40191e:	68fb      	ldr	r3, [r7, #12]
  401920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401922:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401924:	687a      	ldr	r2, [r7, #4]
  401926:	697b      	ldr	r3, [r7, #20]
  401928:	431a      	orrs	r2, r3
  40192a:	68fb      	ldr	r3, [r7, #12]
  40192c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40192e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401930:	68fb      	ldr	r3, [r7, #12]
  401932:	687a      	ldr	r2, [r7, #4]
  401934:	605a      	str	r2, [r3, #4]
  401936:	e000      	b.n	40193a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401938:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40193a:	371c      	adds	r7, #28
  40193c:	46bd      	mov	sp, r7
  40193e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401942:	4770      	bx	lr

00401944 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401944:	b580      	push	{r7, lr}
  401946:	b084      	sub	sp, #16
  401948:	af00      	add	r7, sp, #0
  40194a:	60f8      	str	r0, [r7, #12]
  40194c:	60b9      	str	r1, [r7, #8]
  40194e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401950:	68f8      	ldr	r0, [r7, #12]
  401952:	68b9      	ldr	r1, [r7, #8]
  401954:	4b18      	ldr	r3, [pc, #96]	; (4019b8 <pio_set_input+0x74>)
  401956:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401958:	687b      	ldr	r3, [r7, #4]
  40195a:	f003 0301 	and.w	r3, r3, #1
  40195e:	68f8      	ldr	r0, [r7, #12]
  401960:	68b9      	ldr	r1, [r7, #8]
  401962:	461a      	mov	r2, r3
  401964:	4b15      	ldr	r3, [pc, #84]	; (4019bc <pio_set_input+0x78>)
  401966:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401968:	687b      	ldr	r3, [r7, #4]
  40196a:	f003 030a 	and.w	r3, r3, #10
  40196e:	2b00      	cmp	r3, #0
  401970:	d003      	beq.n	40197a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401972:	68fb      	ldr	r3, [r7, #12]
  401974:	68ba      	ldr	r2, [r7, #8]
  401976:	621a      	str	r2, [r3, #32]
  401978:	e002      	b.n	401980 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40197a:	68fb      	ldr	r3, [r7, #12]
  40197c:	68ba      	ldr	r2, [r7, #8]
  40197e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401980:	687b      	ldr	r3, [r7, #4]
  401982:	f003 0302 	and.w	r3, r3, #2
  401986:	2b00      	cmp	r3, #0
  401988:	d004      	beq.n	401994 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40198a:	68fb      	ldr	r3, [r7, #12]
  40198c:	68ba      	ldr	r2, [r7, #8]
  40198e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401992:	e008      	b.n	4019a6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401994:	687b      	ldr	r3, [r7, #4]
  401996:	f003 0308 	and.w	r3, r3, #8
  40199a:	2b00      	cmp	r3, #0
  40199c:	d003      	beq.n	4019a6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40199e:	68fb      	ldr	r3, [r7, #12]
  4019a0:	68ba      	ldr	r2, [r7, #8]
  4019a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4019a6:	68fb      	ldr	r3, [r7, #12]
  4019a8:	68ba      	ldr	r2, [r7, #8]
  4019aa:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4019ac:	68fb      	ldr	r3, [r7, #12]
  4019ae:	68ba      	ldr	r2, [r7, #8]
  4019b0:	601a      	str	r2, [r3, #0]
}
  4019b2:	3710      	adds	r7, #16
  4019b4:	46bd      	mov	sp, r7
  4019b6:	bd80      	pop	{r7, pc}
  4019b8:	00401ab1 	.word	0x00401ab1
  4019bc:	004017d1 	.word	0x004017d1

004019c0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4019c0:	b580      	push	{r7, lr}
  4019c2:	b084      	sub	sp, #16
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	60f8      	str	r0, [r7, #12]
  4019c8:	60b9      	str	r1, [r7, #8]
  4019ca:	607a      	str	r2, [r7, #4]
  4019cc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4019ce:	68f8      	ldr	r0, [r7, #12]
  4019d0:	68b9      	ldr	r1, [r7, #8]
  4019d2:	4b12      	ldr	r3, [pc, #72]	; (401a1c <pio_set_output+0x5c>)
  4019d4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4019d6:	68f8      	ldr	r0, [r7, #12]
  4019d8:	68b9      	ldr	r1, [r7, #8]
  4019da:	69ba      	ldr	r2, [r7, #24]
  4019dc:	4b10      	ldr	r3, [pc, #64]	; (401a20 <pio_set_output+0x60>)
  4019de:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4019e0:	683b      	ldr	r3, [r7, #0]
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d003      	beq.n	4019ee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4019e6:	68fb      	ldr	r3, [r7, #12]
  4019e8:	68ba      	ldr	r2, [r7, #8]
  4019ea:	651a      	str	r2, [r3, #80]	; 0x50
  4019ec:	e002      	b.n	4019f4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4019ee:	68fb      	ldr	r3, [r7, #12]
  4019f0:	68ba      	ldr	r2, [r7, #8]
  4019f2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4019f4:	687b      	ldr	r3, [r7, #4]
  4019f6:	2b00      	cmp	r3, #0
  4019f8:	d003      	beq.n	401a02 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4019fa:	68fb      	ldr	r3, [r7, #12]
  4019fc:	68ba      	ldr	r2, [r7, #8]
  4019fe:	631a      	str	r2, [r3, #48]	; 0x30
  401a00:	e002      	b.n	401a08 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401a02:	68fb      	ldr	r3, [r7, #12]
  401a04:	68ba      	ldr	r2, [r7, #8]
  401a06:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401a08:	68fb      	ldr	r3, [r7, #12]
  401a0a:	68ba      	ldr	r2, [r7, #8]
  401a0c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401a0e:	68fb      	ldr	r3, [r7, #12]
  401a10:	68ba      	ldr	r2, [r7, #8]
  401a12:	601a      	str	r2, [r3, #0]
}
  401a14:	3710      	adds	r7, #16
  401a16:	46bd      	mov	sp, r7
  401a18:	bd80      	pop	{r7, pc}
  401a1a:	bf00      	nop
  401a1c:	00401ab1 	.word	0x00401ab1
  401a20:	004017d1 	.word	0x004017d1

00401a24 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401a24:	b480      	push	{r7}
  401a26:	b085      	sub	sp, #20
  401a28:	af00      	add	r7, sp, #0
  401a2a:	60f8      	str	r0, [r7, #12]
  401a2c:	60b9      	str	r1, [r7, #8]
  401a2e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401a30:	687b      	ldr	r3, [r7, #4]
  401a32:	f003 0310 	and.w	r3, r3, #16
  401a36:	2b00      	cmp	r3, #0
  401a38:	d020      	beq.n	401a7c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401a3a:	68fb      	ldr	r3, [r7, #12]
  401a3c:	68ba      	ldr	r2, [r7, #8]
  401a3e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	f003 0320 	and.w	r3, r3, #32
  401a48:	2b00      	cmp	r3, #0
  401a4a:	d004      	beq.n	401a56 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401a4c:	68fb      	ldr	r3, [r7, #12]
  401a4e:	68ba      	ldr	r2, [r7, #8]
  401a50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a54:	e003      	b.n	401a5e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401a56:	68fb      	ldr	r3, [r7, #12]
  401a58:	68ba      	ldr	r2, [r7, #8]
  401a5a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401a5e:	687b      	ldr	r3, [r7, #4]
  401a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401a64:	2b00      	cmp	r3, #0
  401a66:	d004      	beq.n	401a72 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401a68:	68fb      	ldr	r3, [r7, #12]
  401a6a:	68ba      	ldr	r2, [r7, #8]
  401a6c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a70:	e008      	b.n	401a84 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401a72:	68fb      	ldr	r3, [r7, #12]
  401a74:	68ba      	ldr	r2, [r7, #8]
  401a76:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401a7a:	e003      	b.n	401a84 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401a7c:	68fb      	ldr	r3, [r7, #12]
  401a7e:	68ba      	ldr	r2, [r7, #8]
  401a80:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401a84:	3714      	adds	r7, #20
  401a86:	46bd      	mov	sp, r7
  401a88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8c:	4770      	bx	lr
  401a8e:	bf00      	nop

00401a90 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
  401a98:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401a9a:	687b      	ldr	r3, [r7, #4]
  401a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401a9e:	687b      	ldr	r3, [r7, #4]
  401aa0:	683a      	ldr	r2, [r7, #0]
  401aa2:	641a      	str	r2, [r3, #64]	; 0x40
}
  401aa4:	370c      	adds	r7, #12
  401aa6:	46bd      	mov	sp, r7
  401aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aac:	4770      	bx	lr
  401aae:	bf00      	nop

00401ab0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
  401ab8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401aba:	687b      	ldr	r3, [r7, #4]
  401abc:	683a      	ldr	r2, [r7, #0]
  401abe:	645a      	str	r2, [r3, #68]	; 0x44
}
  401ac0:	370c      	adds	r7, #12
  401ac2:	46bd      	mov	sp, r7
  401ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac8:	4770      	bx	lr
  401aca:	bf00      	nop

00401acc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401acc:	b480      	push	{r7}
  401ace:	b083      	sub	sp, #12
  401ad0:	af00      	add	r7, sp, #0
  401ad2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401ad8:	4618      	mov	r0, r3
  401ada:	370c      	adds	r7, #12
  401adc:	46bd      	mov	sp, r7
  401ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae2:	4770      	bx	lr

00401ae4 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401ae4:	b480      	push	{r7}
  401ae6:	b083      	sub	sp, #12
  401ae8:	af00      	add	r7, sp, #0
  401aea:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401aec:	687b      	ldr	r3, [r7, #4]
  401aee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401af0:	4618      	mov	r0, r3
  401af2:	370c      	adds	r7, #12
  401af4:	46bd      	mov	sp, r7
  401af6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401afa:	4770      	bx	lr

00401afc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401afc:	b590      	push	{r4, r7, lr}
  401afe:	b087      	sub	sp, #28
  401b00:	af02      	add	r7, sp, #8
  401b02:	6078      	str	r0, [r7, #4]
  401b04:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401b06:	6878      	ldr	r0, [r7, #4]
  401b08:	4b65      	ldr	r3, [pc, #404]	; (401ca0 <pio_configure_pin+0x1a4>)
  401b0a:	4798      	blx	r3
  401b0c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b0e:	683b      	ldr	r3, [r7, #0]
  401b10:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b18:	d06b      	beq.n	401bf2 <pio_configure_pin+0xf6>
  401b1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b1e:	d809      	bhi.n	401b34 <pio_configure_pin+0x38>
  401b20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b24:	d02d      	beq.n	401b82 <pio_configure_pin+0x86>
  401b26:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b2a:	d046      	beq.n	401bba <pio_configure_pin+0xbe>
  401b2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b30:	d00b      	beq.n	401b4a <pio_configure_pin+0x4e>
  401b32:	e0ae      	b.n	401c92 <pio_configure_pin+0x196>
  401b34:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b38:	f000 8083 	beq.w	401c42 <pio_configure_pin+0x146>
  401b3c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b40:	d07f      	beq.n	401c42 <pio_configure_pin+0x146>
  401b42:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b46:	d070      	beq.n	401c2a <pio_configure_pin+0x12e>
  401b48:	e0a3      	b.n	401c92 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b4a:	687b      	ldr	r3, [r7, #4]
  401b4c:	f003 031f 	and.w	r3, r3, #31
  401b50:	2201      	movs	r2, #1
  401b52:	fa02 f303 	lsl.w	r3, r2, r3
  401b56:	68f8      	ldr	r0, [r7, #12]
  401b58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b5c:	461a      	mov	r2, r3
  401b5e:	4b51      	ldr	r3, [pc, #324]	; (401ca4 <pio_configure_pin+0x1a8>)
  401b60:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b62:	687b      	ldr	r3, [r7, #4]
  401b64:	f003 031f 	and.w	r3, r3, #31
  401b68:	2201      	movs	r2, #1
  401b6a:	fa02 f303 	lsl.w	r3, r2, r3
  401b6e:	461a      	mov	r2, r3
  401b70:	683b      	ldr	r3, [r7, #0]
  401b72:	f003 0301 	and.w	r3, r3, #1
  401b76:	68f8      	ldr	r0, [r7, #12]
  401b78:	4611      	mov	r1, r2
  401b7a:	461a      	mov	r2, r3
  401b7c:	4b4a      	ldr	r3, [pc, #296]	; (401ca8 <pio_configure_pin+0x1ac>)
  401b7e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b80:	e089      	b.n	401c96 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b82:	687b      	ldr	r3, [r7, #4]
  401b84:	f003 031f 	and.w	r3, r3, #31
  401b88:	2201      	movs	r2, #1
  401b8a:	fa02 f303 	lsl.w	r3, r2, r3
  401b8e:	68f8      	ldr	r0, [r7, #12]
  401b90:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b94:	461a      	mov	r2, r3
  401b96:	4b43      	ldr	r3, [pc, #268]	; (401ca4 <pio_configure_pin+0x1a8>)
  401b98:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b9a:	687b      	ldr	r3, [r7, #4]
  401b9c:	f003 031f 	and.w	r3, r3, #31
  401ba0:	2201      	movs	r2, #1
  401ba2:	fa02 f303 	lsl.w	r3, r2, r3
  401ba6:	461a      	mov	r2, r3
  401ba8:	683b      	ldr	r3, [r7, #0]
  401baa:	f003 0301 	and.w	r3, r3, #1
  401bae:	68f8      	ldr	r0, [r7, #12]
  401bb0:	4611      	mov	r1, r2
  401bb2:	461a      	mov	r2, r3
  401bb4:	4b3c      	ldr	r3, [pc, #240]	; (401ca8 <pio_configure_pin+0x1ac>)
  401bb6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bb8:	e06d      	b.n	401c96 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401bba:	687b      	ldr	r3, [r7, #4]
  401bbc:	f003 031f 	and.w	r3, r3, #31
  401bc0:	2201      	movs	r2, #1
  401bc2:	fa02 f303 	lsl.w	r3, r2, r3
  401bc6:	68f8      	ldr	r0, [r7, #12]
  401bc8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401bcc:	461a      	mov	r2, r3
  401bce:	4b35      	ldr	r3, [pc, #212]	; (401ca4 <pio_configure_pin+0x1a8>)
  401bd0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401bd2:	687b      	ldr	r3, [r7, #4]
  401bd4:	f003 031f 	and.w	r3, r3, #31
  401bd8:	2201      	movs	r2, #1
  401bda:	fa02 f303 	lsl.w	r3, r2, r3
  401bde:	461a      	mov	r2, r3
  401be0:	683b      	ldr	r3, [r7, #0]
  401be2:	f003 0301 	and.w	r3, r3, #1
  401be6:	68f8      	ldr	r0, [r7, #12]
  401be8:	4611      	mov	r1, r2
  401bea:	461a      	mov	r2, r3
  401bec:	4b2e      	ldr	r3, [pc, #184]	; (401ca8 <pio_configure_pin+0x1ac>)
  401bee:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bf0:	e051      	b.n	401c96 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401bf2:	687b      	ldr	r3, [r7, #4]
  401bf4:	f003 031f 	and.w	r3, r3, #31
  401bf8:	2201      	movs	r2, #1
  401bfa:	fa02 f303 	lsl.w	r3, r2, r3
  401bfe:	68f8      	ldr	r0, [r7, #12]
  401c00:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c04:	461a      	mov	r2, r3
  401c06:	4b27      	ldr	r3, [pc, #156]	; (401ca4 <pio_configure_pin+0x1a8>)
  401c08:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401c0a:	687b      	ldr	r3, [r7, #4]
  401c0c:	f003 031f 	and.w	r3, r3, #31
  401c10:	2201      	movs	r2, #1
  401c12:	fa02 f303 	lsl.w	r3, r2, r3
  401c16:	461a      	mov	r2, r3
  401c18:	683b      	ldr	r3, [r7, #0]
  401c1a:	f003 0301 	and.w	r3, r3, #1
  401c1e:	68f8      	ldr	r0, [r7, #12]
  401c20:	4611      	mov	r1, r2
  401c22:	461a      	mov	r2, r3
  401c24:	4b20      	ldr	r3, [pc, #128]	; (401ca8 <pio_configure_pin+0x1ac>)
  401c26:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401c28:	e035      	b.n	401c96 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c2a:	687b      	ldr	r3, [r7, #4]
  401c2c:	f003 031f 	and.w	r3, r3, #31
  401c30:	2201      	movs	r2, #1
  401c32:	fa02 f303 	lsl.w	r3, r2, r3
  401c36:	68f8      	ldr	r0, [r7, #12]
  401c38:	4619      	mov	r1, r3
  401c3a:	683a      	ldr	r2, [r7, #0]
  401c3c:	4b1b      	ldr	r3, [pc, #108]	; (401cac <pio_configure_pin+0x1b0>)
  401c3e:	4798      	blx	r3
		break;
  401c40:	e029      	b.n	401c96 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c42:	687b      	ldr	r3, [r7, #4]
  401c44:	f003 031f 	and.w	r3, r3, #31
  401c48:	2201      	movs	r2, #1
  401c4a:	fa02 f303 	lsl.w	r3, r2, r3
  401c4e:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c50:	683b      	ldr	r3, [r7, #0]
  401c52:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c56:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c5a:	bf0c      	ite	eq
  401c5c:	2301      	moveq	r3, #1
  401c5e:	2300      	movne	r3, #0
  401c60:	b2db      	uxtb	r3, r3
  401c62:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401c64:	683b      	ldr	r3, [r7, #0]
  401c66:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c6a:	2b00      	cmp	r3, #0
  401c6c:	bf14      	ite	ne
  401c6e:	2301      	movne	r3, #1
  401c70:	2300      	moveq	r3, #0
  401c72:	b2db      	uxtb	r3, r3
  401c74:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401c76:	683b      	ldr	r3, [r7, #0]
  401c78:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c7c:	2b00      	cmp	r3, #0
  401c7e:	bf14      	ite	ne
  401c80:	2301      	movne	r3, #1
  401c82:	2300      	moveq	r3, #0
  401c84:	b2db      	uxtb	r3, r3
  401c86:	9300      	str	r3, [sp, #0]
  401c88:	68f8      	ldr	r0, [r7, #12]
  401c8a:	4623      	mov	r3, r4
  401c8c:	4c08      	ldr	r4, [pc, #32]	; (401cb0 <pio_configure_pin+0x1b4>)
  401c8e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c90:	e001      	b.n	401c96 <pio_configure_pin+0x19a>

	default:
		return 0;
  401c92:	2300      	movs	r3, #0
  401c94:	e000      	b.n	401c98 <pio_configure_pin+0x19c>
	}

	return 1;
  401c96:	2301      	movs	r3, #1
}
  401c98:	4618      	mov	r0, r3
  401c9a:	3714      	adds	r7, #20
  401c9c:	46bd      	mov	sp, r7
  401c9e:	bd90      	pop	{r4, r7, pc}
  401ca0:	00401de1 	.word	0x00401de1
  401ca4:	00401835 	.word	0x00401835
  401ca8:	004017d1 	.word	0x004017d1
  401cac:	00401945 	.word	0x00401945
  401cb0:	004019c1 	.word	0x004019c1

00401cb4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401cb4:	b590      	push	{r4, r7, lr}
  401cb6:	b087      	sub	sp, #28
  401cb8:	af02      	add	r7, sp, #8
  401cba:	60f8      	str	r0, [r7, #12]
  401cbc:	60b9      	str	r1, [r7, #8]
  401cbe:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401cc0:	687b      	ldr	r3, [r7, #4]
  401cc2:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401cc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401cca:	d043      	beq.n	401d54 <pio_configure_pin_group+0xa0>
  401ccc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401cd0:	d809      	bhi.n	401ce6 <pio_configure_pin_group+0x32>
  401cd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401cd6:	d01f      	beq.n	401d18 <pio_configure_pin_group+0x64>
  401cd8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401cdc:	d02b      	beq.n	401d36 <pio_configure_pin_group+0x82>
  401cde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401ce2:	d00a      	beq.n	401cfa <pio_configure_pin_group+0x46>
  401ce4:	e06d      	b.n	401dc2 <pio_configure_pin_group+0x10e>
  401ce6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401cea:	d048      	beq.n	401d7e <pio_configure_pin_group+0xca>
  401cec:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401cf0:	d045      	beq.n	401d7e <pio_configure_pin_group+0xca>
  401cf2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401cf6:	d03c      	beq.n	401d72 <pio_configure_pin_group+0xbe>
  401cf8:	e063      	b.n	401dc2 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401cfa:	68f8      	ldr	r0, [r7, #12]
  401cfc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d00:	68ba      	ldr	r2, [r7, #8]
  401d02:	4b33      	ldr	r3, [pc, #204]	; (401dd0 <pio_configure_pin_group+0x11c>)
  401d04:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d06:	687b      	ldr	r3, [r7, #4]
  401d08:	f003 0301 	and.w	r3, r3, #1
  401d0c:	68f8      	ldr	r0, [r7, #12]
  401d0e:	68b9      	ldr	r1, [r7, #8]
  401d10:	461a      	mov	r2, r3
  401d12:	4b30      	ldr	r3, [pc, #192]	; (401dd4 <pio_configure_pin_group+0x120>)
  401d14:	4798      	blx	r3
		break;
  401d16:	e056      	b.n	401dc6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401d18:	68f8      	ldr	r0, [r7, #12]
  401d1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d1e:	68ba      	ldr	r2, [r7, #8]
  401d20:	4b2b      	ldr	r3, [pc, #172]	; (401dd0 <pio_configure_pin_group+0x11c>)
  401d22:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d24:	687b      	ldr	r3, [r7, #4]
  401d26:	f003 0301 	and.w	r3, r3, #1
  401d2a:	68f8      	ldr	r0, [r7, #12]
  401d2c:	68b9      	ldr	r1, [r7, #8]
  401d2e:	461a      	mov	r2, r3
  401d30:	4b28      	ldr	r3, [pc, #160]	; (401dd4 <pio_configure_pin_group+0x120>)
  401d32:	4798      	blx	r3
		break;
  401d34:	e047      	b.n	401dc6 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401d36:	68f8      	ldr	r0, [r7, #12]
  401d38:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401d3c:	68ba      	ldr	r2, [r7, #8]
  401d3e:	4b24      	ldr	r3, [pc, #144]	; (401dd0 <pio_configure_pin_group+0x11c>)
  401d40:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d42:	687b      	ldr	r3, [r7, #4]
  401d44:	f003 0301 	and.w	r3, r3, #1
  401d48:	68f8      	ldr	r0, [r7, #12]
  401d4a:	68b9      	ldr	r1, [r7, #8]
  401d4c:	461a      	mov	r2, r3
  401d4e:	4b21      	ldr	r3, [pc, #132]	; (401dd4 <pio_configure_pin_group+0x120>)
  401d50:	4798      	blx	r3
		break;
  401d52:	e038      	b.n	401dc6 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401d54:	68f8      	ldr	r0, [r7, #12]
  401d56:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401d5a:	68ba      	ldr	r2, [r7, #8]
  401d5c:	4b1c      	ldr	r3, [pc, #112]	; (401dd0 <pio_configure_pin_group+0x11c>)
  401d5e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	f003 0301 	and.w	r3, r3, #1
  401d66:	68f8      	ldr	r0, [r7, #12]
  401d68:	68b9      	ldr	r1, [r7, #8]
  401d6a:	461a      	mov	r2, r3
  401d6c:	4b19      	ldr	r3, [pc, #100]	; (401dd4 <pio_configure_pin_group+0x120>)
  401d6e:	4798      	blx	r3
		break;
  401d70:	e029      	b.n	401dc6 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401d72:	68f8      	ldr	r0, [r7, #12]
  401d74:	68b9      	ldr	r1, [r7, #8]
  401d76:	687a      	ldr	r2, [r7, #4]
  401d78:	4b17      	ldr	r3, [pc, #92]	; (401dd8 <pio_configure_pin_group+0x124>)
  401d7a:	4798      	blx	r3
		break;
  401d7c:	e023      	b.n	401dc6 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401d7e:	687b      	ldr	r3, [r7, #4]
  401d80:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d84:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d88:	bf0c      	ite	eq
  401d8a:	2301      	moveq	r3, #1
  401d8c:	2300      	movne	r3, #0
  401d8e:	b2db      	uxtb	r3, r3
  401d90:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401d92:	687b      	ldr	r3, [r7, #4]
  401d94:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d98:	2b00      	cmp	r3, #0
  401d9a:	bf14      	ite	ne
  401d9c:	2301      	movne	r3, #1
  401d9e:	2300      	moveq	r3, #0
  401da0:	b2db      	uxtb	r3, r3
  401da2:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401da4:	687b      	ldr	r3, [r7, #4]
  401da6:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401daa:	2b00      	cmp	r3, #0
  401dac:	bf14      	ite	ne
  401dae:	2301      	movne	r3, #1
  401db0:	2300      	moveq	r3, #0
  401db2:	b2db      	uxtb	r3, r3
  401db4:	9300      	str	r3, [sp, #0]
  401db6:	68f8      	ldr	r0, [r7, #12]
  401db8:	68b9      	ldr	r1, [r7, #8]
  401dba:	4623      	mov	r3, r4
  401dbc:	4c07      	ldr	r4, [pc, #28]	; (401ddc <pio_configure_pin_group+0x128>)
  401dbe:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401dc0:	e001      	b.n	401dc6 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401dc2:	2300      	movs	r3, #0
  401dc4:	e000      	b.n	401dc8 <pio_configure_pin_group+0x114>
	}

	return 1;
  401dc6:	2301      	movs	r3, #1
}
  401dc8:	4618      	mov	r0, r3
  401dca:	3714      	adds	r7, #20
  401dcc:	46bd      	mov	sp, r7
  401dce:	bd90      	pop	{r4, r7, pc}
  401dd0:	00401835 	.word	0x00401835
  401dd4:	004017d1 	.word	0x004017d1
  401dd8:	00401945 	.word	0x00401945
  401ddc:	004019c1 	.word	0x004019c1

00401de0 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401de0:	b480      	push	{r7}
  401de2:	b085      	sub	sp, #20
  401de4:	af00      	add	r7, sp, #0
  401de6:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	095b      	lsrs	r3, r3, #5
  401dec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401df0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401df4:	025b      	lsls	r3, r3, #9
  401df6:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401df8:	68fb      	ldr	r3, [r7, #12]
}
  401dfa:	4618      	mov	r0, r3
  401dfc:	3714      	adds	r7, #20
  401dfe:	46bd      	mov	sp, r7
  401e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e04:	4770      	bx	lr
  401e06:	bf00      	nop

00401e08 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e08:	b580      	push	{r7, lr}
  401e0a:	b084      	sub	sp, #16
  401e0c:	af00      	add	r7, sp, #0
  401e0e:	6078      	str	r0, [r7, #4]
  401e10:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e12:	6878      	ldr	r0, [r7, #4]
  401e14:	4b2a      	ldr	r3, [pc, #168]	; (401ec0 <pio_handler_process+0xb8>)
  401e16:	4798      	blx	r3
  401e18:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401e1a:	6878      	ldr	r0, [r7, #4]
  401e1c:	4b29      	ldr	r3, [pc, #164]	; (401ec4 <pio_handler_process+0xbc>)
  401e1e:	4798      	blx	r3
  401e20:	4602      	mov	r2, r0
  401e22:	68fb      	ldr	r3, [r7, #12]
  401e24:	4013      	ands	r3, r2
  401e26:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401e28:	68fb      	ldr	r3, [r7, #12]
  401e2a:	2b00      	cmp	r3, #0
  401e2c:	d038      	beq.n	401ea0 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401e2e:	2300      	movs	r3, #0
  401e30:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401e32:	e032      	b.n	401e9a <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e34:	4a24      	ldr	r2, [pc, #144]	; (401ec8 <pio_handler_process+0xc0>)
  401e36:	68bb      	ldr	r3, [r7, #8]
  401e38:	011b      	lsls	r3, r3, #4
  401e3a:	4413      	add	r3, r2
  401e3c:	681a      	ldr	r2, [r3, #0]
  401e3e:	683b      	ldr	r3, [r7, #0]
  401e40:	429a      	cmp	r2, r3
  401e42:	d123      	bne.n	401e8c <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e44:	4a20      	ldr	r2, [pc, #128]	; (401ec8 <pio_handler_process+0xc0>)
  401e46:	68bb      	ldr	r3, [r7, #8]
  401e48:	011b      	lsls	r3, r3, #4
  401e4a:	4413      	add	r3, r2
  401e4c:	685a      	ldr	r2, [r3, #4]
  401e4e:	68fb      	ldr	r3, [r7, #12]
  401e50:	4013      	ands	r3, r2
  401e52:	2b00      	cmp	r3, #0
  401e54:	d01a      	beq.n	401e8c <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e56:	4a1c      	ldr	r2, [pc, #112]	; (401ec8 <pio_handler_process+0xc0>)
  401e58:	68bb      	ldr	r3, [r7, #8]
  401e5a:	011b      	lsls	r3, r3, #4
  401e5c:	4413      	add	r3, r2
  401e5e:	3308      	adds	r3, #8
  401e60:	685b      	ldr	r3, [r3, #4]
  401e62:	4919      	ldr	r1, [pc, #100]	; (401ec8 <pio_handler_process+0xc0>)
  401e64:	68ba      	ldr	r2, [r7, #8]
  401e66:	0112      	lsls	r2, r2, #4
  401e68:	440a      	add	r2, r1
  401e6a:	6810      	ldr	r0, [r2, #0]
  401e6c:	4916      	ldr	r1, [pc, #88]	; (401ec8 <pio_handler_process+0xc0>)
  401e6e:	68ba      	ldr	r2, [r7, #8]
  401e70:	0112      	lsls	r2, r2, #4
  401e72:	440a      	add	r2, r1
  401e74:	6852      	ldr	r2, [r2, #4]
  401e76:	4611      	mov	r1, r2
  401e78:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401e7a:	4a13      	ldr	r2, [pc, #76]	; (401ec8 <pio_handler_process+0xc0>)
  401e7c:	68bb      	ldr	r3, [r7, #8]
  401e7e:	011b      	lsls	r3, r3, #4
  401e80:	4413      	add	r3, r2
  401e82:	685b      	ldr	r3, [r3, #4]
  401e84:	43db      	mvns	r3, r3
  401e86:	68fa      	ldr	r2, [r7, #12]
  401e88:	4013      	ands	r3, r2
  401e8a:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401e8c:	68bb      	ldr	r3, [r7, #8]
  401e8e:	3301      	adds	r3, #1
  401e90:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401e92:	68bb      	ldr	r3, [r7, #8]
  401e94:	2b06      	cmp	r3, #6
  401e96:	d900      	bls.n	401e9a <pio_handler_process+0x92>
				break;
  401e98:	e002      	b.n	401ea0 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401e9a:	68fb      	ldr	r3, [r7, #12]
  401e9c:	2b00      	cmp	r3, #0
  401e9e:	d1c9      	bne.n	401e34 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401ea0:	4b0a      	ldr	r3, [pc, #40]	; (401ecc <pio_handler_process+0xc4>)
  401ea2:	681b      	ldr	r3, [r3, #0]
  401ea4:	2b00      	cmp	r3, #0
  401ea6:	d007      	beq.n	401eb8 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401ea8:	4b09      	ldr	r3, [pc, #36]	; (401ed0 <pio_handler_process+0xc8>)
  401eaa:	681b      	ldr	r3, [r3, #0]
  401eac:	2b00      	cmp	r3, #0
  401eae:	d003      	beq.n	401eb8 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401eb0:	4b07      	ldr	r3, [pc, #28]	; (401ed0 <pio_handler_process+0xc8>)
  401eb2:	681b      	ldr	r3, [r3, #0]
  401eb4:	6878      	ldr	r0, [r7, #4]
  401eb6:	4798      	blx	r3
		}
	}
#endif
}
  401eb8:	3710      	adds	r7, #16
  401eba:	46bd      	mov	sp, r7
  401ebc:	bd80      	pop	{r7, pc}
  401ebe:	bf00      	nop
  401ec0:	00401acd 	.word	0x00401acd
  401ec4:	00401ae5 	.word	0x00401ae5
  401ec8:	20000c64 	.word	0x20000c64
  401ecc:	20000d18 	.word	0x20000d18
  401ed0:	20000cd8 	.word	0x20000cd8

00401ed4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401ed4:	b580      	push	{r7, lr}
  401ed6:	b086      	sub	sp, #24
  401ed8:	af00      	add	r7, sp, #0
  401eda:	60f8      	str	r0, [r7, #12]
  401edc:	60b9      	str	r1, [r7, #8]
  401ede:	607a      	str	r2, [r7, #4]
  401ee0:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401ee2:	4b13      	ldr	r3, [pc, #76]	; (401f30 <pio_handler_set+0x5c>)
  401ee4:	681b      	ldr	r3, [r3, #0]
  401ee6:	2b06      	cmp	r3, #6
  401ee8:	d901      	bls.n	401eee <pio_handler_set+0x1a>
		return 1;
  401eea:	2301      	movs	r3, #1
  401eec:	e01c      	b.n	401f28 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401eee:	4b10      	ldr	r3, [pc, #64]	; (401f30 <pio_handler_set+0x5c>)
  401ef0:	681b      	ldr	r3, [r3, #0]
  401ef2:	011b      	lsls	r3, r3, #4
  401ef4:	4a0f      	ldr	r2, [pc, #60]	; (401f34 <pio_handler_set+0x60>)
  401ef6:	4413      	add	r3, r2
  401ef8:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401efa:	697b      	ldr	r3, [r7, #20]
  401efc:	68ba      	ldr	r2, [r7, #8]
  401efe:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401f00:	697b      	ldr	r3, [r7, #20]
  401f02:	687a      	ldr	r2, [r7, #4]
  401f04:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401f06:	697b      	ldr	r3, [r7, #20]
  401f08:	683a      	ldr	r2, [r7, #0]
  401f0a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401f0c:	697b      	ldr	r3, [r7, #20]
  401f0e:	6a3a      	ldr	r2, [r7, #32]
  401f10:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401f12:	4b07      	ldr	r3, [pc, #28]	; (401f30 <pio_handler_set+0x5c>)
  401f14:	681b      	ldr	r3, [r3, #0]
  401f16:	3301      	adds	r3, #1
  401f18:	4a05      	ldr	r2, [pc, #20]	; (401f30 <pio_handler_set+0x5c>)
  401f1a:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401f1c:	68f8      	ldr	r0, [r7, #12]
  401f1e:	6879      	ldr	r1, [r7, #4]
  401f20:	683a      	ldr	r2, [r7, #0]
  401f22:	4b05      	ldr	r3, [pc, #20]	; (401f38 <pio_handler_set+0x64>)
  401f24:	4798      	blx	r3

	return 0;
  401f26:	2300      	movs	r3, #0
}
  401f28:	4618      	mov	r0, r3
  401f2a:	3718      	adds	r7, #24
  401f2c:	46bd      	mov	sp, r7
  401f2e:	bd80      	pop	{r7, pc}
  401f30:	20000cd4 	.word	0x20000cd4
  401f34:	20000c64 	.word	0x20000c64
  401f38:	00401a25 	.word	0x00401a25

00401f3c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f3c:	b580      	push	{r7, lr}
  401f3e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401f40:	4802      	ldr	r0, [pc, #8]	; (401f4c <PIOA_Handler+0x10>)
  401f42:	210b      	movs	r1, #11
  401f44:	4b02      	ldr	r3, [pc, #8]	; (401f50 <PIOA_Handler+0x14>)
  401f46:	4798      	blx	r3
}
  401f48:	bd80      	pop	{r7, pc}
  401f4a:	bf00      	nop
  401f4c:	400e0e00 	.word	0x400e0e00
  401f50:	00401e09 	.word	0x00401e09

00401f54 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401f54:	b580      	push	{r7, lr}
  401f56:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401f58:	4802      	ldr	r0, [pc, #8]	; (401f64 <PIOB_Handler+0x10>)
  401f5a:	210c      	movs	r1, #12
  401f5c:	4b02      	ldr	r3, [pc, #8]	; (401f68 <PIOB_Handler+0x14>)
  401f5e:	4798      	blx	r3
}
  401f60:	bd80      	pop	{r7, pc}
  401f62:	bf00      	nop
  401f64:	400e1000 	.word	0x400e1000
  401f68:	00401e09 	.word	0x00401e09

00401f6c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401f6c:	b580      	push	{r7, lr}
  401f6e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401f70:	4802      	ldr	r0, [pc, #8]	; (401f7c <PIOC_Handler+0x10>)
  401f72:	210d      	movs	r1, #13
  401f74:	4b02      	ldr	r3, [pc, #8]	; (401f80 <PIOC_Handler+0x14>)
  401f76:	4798      	blx	r3
}
  401f78:	bd80      	pop	{r7, pc}
  401f7a:	bf00      	nop
  401f7c:	400e1200 	.word	0x400e1200
  401f80:	00401e09 	.word	0x00401e09

00401f84 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401f84:	b480      	push	{r7}
  401f86:	b085      	sub	sp, #20
  401f88:	af00      	add	r7, sp, #0
  401f8a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401f8c:	491d      	ldr	r1, [pc, #116]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401f8e:	4b1d      	ldr	r3, [pc, #116]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401f96:	687b      	ldr	r3, [r7, #4]
  401f98:	4313      	orrs	r3, r2
  401f9a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401fa0:	60fb      	str	r3, [r7, #12]
  401fa2:	e007      	b.n	401fb4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fa4:	68fb      	ldr	r3, [r7, #12]
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d101      	bne.n	401fae <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401faa:	2301      	movs	r3, #1
  401fac:	e023      	b.n	401ff6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401fae:	68fb      	ldr	r3, [r7, #12]
  401fb0:	3b01      	subs	r3, #1
  401fb2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fb4:	4b13      	ldr	r3, [pc, #76]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fb8:	f003 0308 	and.w	r3, r3, #8
  401fbc:	2b00      	cmp	r3, #0
  401fbe:	d0f1      	beq.n	401fa4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401fc0:	4a10      	ldr	r2, [pc, #64]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401fc2:	4b10      	ldr	r3, [pc, #64]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fc6:	f023 0303 	bic.w	r3, r3, #3
  401fca:	f043 0302 	orr.w	r3, r3, #2
  401fce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401fd4:	60fb      	str	r3, [r7, #12]
  401fd6:	e007      	b.n	401fe8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fd8:	68fb      	ldr	r3, [r7, #12]
  401fda:	2b00      	cmp	r3, #0
  401fdc:	d101      	bne.n	401fe2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401fde:	2301      	movs	r3, #1
  401fe0:	e009      	b.n	401ff6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401fe2:	68fb      	ldr	r3, [r7, #12]
  401fe4:	3b01      	subs	r3, #1
  401fe6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fe8:	4b06      	ldr	r3, [pc, #24]	; (402004 <pmc_switch_mck_to_pllack+0x80>)
  401fea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fec:	f003 0308 	and.w	r3, r3, #8
  401ff0:	2b00      	cmp	r3, #0
  401ff2:	d0f1      	beq.n	401fd8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401ff4:	2300      	movs	r3, #0
}
  401ff6:	4618      	mov	r0, r3
  401ff8:	3714      	adds	r7, #20
  401ffa:	46bd      	mov	sp, r7
  401ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402000:	4770      	bx	lr
  402002:	bf00      	nop
  402004:	400e0400 	.word	0x400e0400

00402008 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402008:	b480      	push	{r7}
  40200a:	b083      	sub	sp, #12
  40200c:	af00      	add	r7, sp, #0
  40200e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402010:	687b      	ldr	r3, [r7, #4]
  402012:	2b01      	cmp	r3, #1
  402014:	d107      	bne.n	402026 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402016:	4a08      	ldr	r2, [pc, #32]	; (402038 <pmc_switch_sclk_to_32kxtal+0x30>)
  402018:	4b07      	ldr	r3, [pc, #28]	; (402038 <pmc_switch_sclk_to_32kxtal+0x30>)
  40201a:	689b      	ldr	r3, [r3, #8]
  40201c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  402020:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402024:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402026:	4b04      	ldr	r3, [pc, #16]	; (402038 <pmc_switch_sclk_to_32kxtal+0x30>)
  402028:	4a04      	ldr	r2, [pc, #16]	; (40203c <pmc_switch_sclk_to_32kxtal+0x34>)
  40202a:	601a      	str	r2, [r3, #0]
}
  40202c:	370c      	adds	r7, #12
  40202e:	46bd      	mov	sp, r7
  402030:	f85d 7b04 	ldr.w	r7, [sp], #4
  402034:	4770      	bx	lr
  402036:	bf00      	nop
  402038:	400e1410 	.word	0x400e1410
  40203c:	a5000008 	.word	0xa5000008

00402040 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402040:	b480      	push	{r7}
  402042:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402044:	4b09      	ldr	r3, [pc, #36]	; (40206c <pmc_osc_is_ready_32kxtal+0x2c>)
  402046:	695b      	ldr	r3, [r3, #20]
  402048:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40204c:	2b00      	cmp	r3, #0
  40204e:	d007      	beq.n	402060 <pmc_osc_is_ready_32kxtal+0x20>
  402050:	4b07      	ldr	r3, [pc, #28]	; (402070 <pmc_osc_is_ready_32kxtal+0x30>)
  402052:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402054:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402058:	2b00      	cmp	r3, #0
  40205a:	d001      	beq.n	402060 <pmc_osc_is_ready_32kxtal+0x20>
  40205c:	2301      	movs	r3, #1
  40205e:	e000      	b.n	402062 <pmc_osc_is_ready_32kxtal+0x22>
  402060:	2300      	movs	r3, #0
}
  402062:	4618      	mov	r0, r3
  402064:	46bd      	mov	sp, r7
  402066:	f85d 7b04 	ldr.w	r7, [sp], #4
  40206a:	4770      	bx	lr
  40206c:	400e1410 	.word	0x400e1410
  402070:	400e0400 	.word	0x400e0400

00402074 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402074:	b480      	push	{r7}
  402076:	b083      	sub	sp, #12
  402078:	af00      	add	r7, sp, #0
  40207a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40207c:	4a18      	ldr	r2, [pc, #96]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40207e:	4b18      	ldr	r3, [pc, #96]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402080:	6a1b      	ldr	r3, [r3, #32]
  402082:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402086:	f043 0308 	orr.w	r3, r3, #8
  40208a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40208c:	bf00      	nop
  40208e:	4b14      	ldr	r3, [pc, #80]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  402090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402096:	2b00      	cmp	r3, #0
  402098:	d0f9      	beq.n	40208e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40209a:	4911      	ldr	r1, [pc, #68]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40209c:	4b10      	ldr	r3, [pc, #64]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40209e:	6a1b      	ldr	r3, [r3, #32]
  4020a0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4020a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4020a8:	687a      	ldr	r2, [r7, #4]
  4020aa:	4313      	orrs	r3, r2
  4020ac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020b0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020b2:	bf00      	nop
  4020b4:	4b0a      	ldr	r3, [pc, #40]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4020bc:	2b00      	cmp	r3, #0
  4020be:	d0f9      	beq.n	4020b4 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4020c0:	4a07      	ldr	r2, [pc, #28]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020c2:	4b07      	ldr	r3, [pc, #28]	; (4020e0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020c4:	6a1b      	ldr	r3, [r3, #32]
  4020c6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4020ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4020ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4020d2:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4020d4:	370c      	adds	r7, #12
  4020d6:	46bd      	mov	sp, r7
  4020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020dc:	4770      	bx	lr
  4020de:	bf00      	nop
  4020e0:	400e0400 	.word	0x400e0400

004020e4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4020e4:	b480      	push	{r7}
  4020e6:	b083      	sub	sp, #12
  4020e8:	af00      	add	r7, sp, #0
  4020ea:	6078      	str	r0, [r7, #4]
  4020ec:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4020ee:	687b      	ldr	r3, [r7, #4]
  4020f0:	2b00      	cmp	r3, #0
  4020f2:	d008      	beq.n	402106 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020f4:	4916      	ldr	r1, [pc, #88]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  4020f6:	4b16      	ldr	r3, [pc, #88]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  4020f8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4020fa:	4a16      	ldr	r2, [pc, #88]	; (402154 <pmc_switch_mainck_to_xtal+0x70>)
  4020fc:	401a      	ands	r2, r3
  4020fe:	4b16      	ldr	r3, [pc, #88]	; (402158 <pmc_switch_mainck_to_xtal+0x74>)
  402100:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402102:	620b      	str	r3, [r1, #32]
  402104:	e01e      	b.n	402144 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402106:	4912      	ldr	r1, [pc, #72]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  402108:	4b11      	ldr	r3, [pc, #68]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  40210a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40210c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402110:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402114:	683a      	ldr	r2, [r7, #0]
  402116:	0212      	lsls	r2, r2, #8
  402118:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40211a:	4313      	orrs	r3, r2
  40211c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402120:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402124:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402126:	bf00      	nop
  402128:	4b09      	ldr	r3, [pc, #36]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  40212a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40212c:	f003 0301 	and.w	r3, r3, #1
  402130:	2b00      	cmp	r3, #0
  402132:	d0f9      	beq.n	402128 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402134:	4a06      	ldr	r2, [pc, #24]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  402136:	4b06      	ldr	r3, [pc, #24]	; (402150 <pmc_switch_mainck_to_xtal+0x6c>)
  402138:	6a1b      	ldr	r3, [r3, #32]
  40213a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40213e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402142:	6213      	str	r3, [r2, #32]
	}
}
  402144:	370c      	adds	r7, #12
  402146:	46bd      	mov	sp, r7
  402148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40214c:	4770      	bx	lr
  40214e:	bf00      	nop
  402150:	400e0400 	.word	0x400e0400
  402154:	fec8fffc 	.word	0xfec8fffc
  402158:	01370002 	.word	0x01370002

0040215c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40215c:	b480      	push	{r7}
  40215e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402160:	4b04      	ldr	r3, [pc, #16]	; (402174 <pmc_osc_is_ready_mainck+0x18>)
  402162:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402168:	4618      	mov	r0, r3
  40216a:	46bd      	mov	sp, r7
  40216c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402170:	4770      	bx	lr
  402172:	bf00      	nop
  402174:	400e0400 	.word	0x400e0400

00402178 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402178:	b480      	push	{r7}
  40217a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40217c:	4b03      	ldr	r3, [pc, #12]	; (40218c <pmc_disable_pllack+0x14>)
  40217e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402182:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402184:	46bd      	mov	sp, r7
  402186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40218a:	4770      	bx	lr
  40218c:	400e0400 	.word	0x400e0400

00402190 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402190:	b480      	push	{r7}
  402192:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402194:	4b04      	ldr	r3, [pc, #16]	; (4021a8 <pmc_is_locked_pllack+0x18>)
  402196:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402198:	f003 0302 	and.w	r3, r3, #2
}
  40219c:	4618      	mov	r0, r3
  40219e:	46bd      	mov	sp, r7
  4021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a4:	4770      	bx	lr
  4021a6:	bf00      	nop
  4021a8:	400e0400 	.word	0x400e0400

004021ac <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4021ac:	b480      	push	{r7}
  4021ae:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4021b0:	4b03      	ldr	r3, [pc, #12]	; (4021c0 <pmc_disable_pllbck+0x14>)
  4021b2:	2200      	movs	r2, #0
  4021b4:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4021b6:	46bd      	mov	sp, r7
  4021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021bc:	4770      	bx	lr
  4021be:	bf00      	nop
  4021c0:	400e0400 	.word	0x400e0400

004021c4 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4021c4:	b480      	push	{r7}
  4021c6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4021c8:	4b04      	ldr	r3, [pc, #16]	; (4021dc <pmc_is_locked_pllbck+0x18>)
  4021ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021cc:	f003 0304 	and.w	r3, r3, #4
}
  4021d0:	4618      	mov	r0, r3
  4021d2:	46bd      	mov	sp, r7
  4021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d8:	4770      	bx	lr
  4021da:	bf00      	nop
  4021dc:	400e0400 	.word	0x400e0400

004021e0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4021e0:	b480      	push	{r7}
  4021e2:	b083      	sub	sp, #12
  4021e4:	af00      	add	r7, sp, #0
  4021e6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4021e8:	687b      	ldr	r3, [r7, #4]
  4021ea:	2b22      	cmp	r3, #34	; 0x22
  4021ec:	d901      	bls.n	4021f2 <pmc_enable_periph_clk+0x12>
		return 1;
  4021ee:	2301      	movs	r3, #1
  4021f0:	e02f      	b.n	402252 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4021f2:	687b      	ldr	r3, [r7, #4]
  4021f4:	2b1f      	cmp	r3, #31
  4021f6:	d813      	bhi.n	402220 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4021f8:	4b19      	ldr	r3, [pc, #100]	; (402260 <pmc_enable_periph_clk+0x80>)
  4021fa:	699a      	ldr	r2, [r3, #24]
  4021fc:	687b      	ldr	r3, [r7, #4]
  4021fe:	2101      	movs	r1, #1
  402200:	fa01 f303 	lsl.w	r3, r1, r3
  402204:	401a      	ands	r2, r3
  402206:	687b      	ldr	r3, [r7, #4]
  402208:	2101      	movs	r1, #1
  40220a:	fa01 f303 	lsl.w	r3, r1, r3
  40220e:	429a      	cmp	r2, r3
  402210:	d01e      	beq.n	402250 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402212:	4a13      	ldr	r2, [pc, #76]	; (402260 <pmc_enable_periph_clk+0x80>)
  402214:	687b      	ldr	r3, [r7, #4]
  402216:	2101      	movs	r1, #1
  402218:	fa01 f303 	lsl.w	r3, r1, r3
  40221c:	6113      	str	r3, [r2, #16]
  40221e:	e017      	b.n	402250 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402220:	687b      	ldr	r3, [r7, #4]
  402222:	3b20      	subs	r3, #32
  402224:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402226:	4b0e      	ldr	r3, [pc, #56]	; (402260 <pmc_enable_periph_clk+0x80>)
  402228:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40222c:	687b      	ldr	r3, [r7, #4]
  40222e:	2101      	movs	r1, #1
  402230:	fa01 f303 	lsl.w	r3, r1, r3
  402234:	401a      	ands	r2, r3
  402236:	687b      	ldr	r3, [r7, #4]
  402238:	2101      	movs	r1, #1
  40223a:	fa01 f303 	lsl.w	r3, r1, r3
  40223e:	429a      	cmp	r2, r3
  402240:	d006      	beq.n	402250 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402242:	4a07      	ldr	r2, [pc, #28]	; (402260 <pmc_enable_periph_clk+0x80>)
  402244:	687b      	ldr	r3, [r7, #4]
  402246:	2101      	movs	r1, #1
  402248:	fa01 f303 	lsl.w	r3, r1, r3
  40224c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402250:	2300      	movs	r3, #0
}
  402252:	4618      	mov	r0, r3
  402254:	370c      	adds	r7, #12
  402256:	46bd      	mov	sp, r7
  402258:	f85d 7b04 	ldr.w	r7, [sp], #4
  40225c:	4770      	bx	lr
  40225e:	bf00      	nop
  402260:	400e0400 	.word	0x400e0400

00402264 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402264:	b580      	push	{r7, lr}
  402266:	b084      	sub	sp, #16
  402268:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40226a:	4b27      	ldr	r3, [pc, #156]	; (402308 <Reset_Handler+0xa4>)
  40226c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40226e:	4b27      	ldr	r3, [pc, #156]	; (40230c <Reset_Handler+0xa8>)
  402270:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402272:	68fa      	ldr	r2, [r7, #12]
  402274:	68bb      	ldr	r3, [r7, #8]
  402276:	429a      	cmp	r2, r3
  402278:	d90d      	bls.n	402296 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40227a:	e007      	b.n	40228c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  40227c:	68bb      	ldr	r3, [r7, #8]
  40227e:	1d1a      	adds	r2, r3, #4
  402280:	60ba      	str	r2, [r7, #8]
  402282:	68fa      	ldr	r2, [r7, #12]
  402284:	1d11      	adds	r1, r2, #4
  402286:	60f9      	str	r1, [r7, #12]
  402288:	6812      	ldr	r2, [r2, #0]
  40228a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40228c:	68bb      	ldr	r3, [r7, #8]
  40228e:	4a20      	ldr	r2, [pc, #128]	; (402310 <Reset_Handler+0xac>)
  402290:	4293      	cmp	r3, r2
  402292:	d3f3      	bcc.n	40227c <Reset_Handler+0x18>
  402294:	e020      	b.n	4022d8 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402296:	68fa      	ldr	r2, [r7, #12]
  402298:	68bb      	ldr	r3, [r7, #8]
  40229a:	429a      	cmp	r2, r3
  40229c:	d21c      	bcs.n	4022d8 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40229e:	4a1c      	ldr	r2, [pc, #112]	; (402310 <Reset_Handler+0xac>)
  4022a0:	4b1a      	ldr	r3, [pc, #104]	; (40230c <Reset_Handler+0xa8>)
  4022a2:	1ad3      	subs	r3, r2, r3
  4022a4:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4022a6:	68fa      	ldr	r2, [r7, #12]
  4022a8:	687b      	ldr	r3, [r7, #4]
  4022aa:	4413      	add	r3, r2
  4022ac:	3b04      	subs	r3, #4
  4022ae:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4022b0:	68ba      	ldr	r2, [r7, #8]
  4022b2:	687b      	ldr	r3, [r7, #4]
  4022b4:	4413      	add	r3, r2
  4022b6:	3b04      	subs	r3, #4
  4022b8:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4022ba:	e00a      	b.n	4022d2 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  4022bc:	68bb      	ldr	r3, [r7, #8]
  4022be:	1f1a      	subs	r2, r3, #4
  4022c0:	60ba      	str	r2, [r7, #8]
  4022c2:	68fa      	ldr	r2, [r7, #12]
  4022c4:	1f11      	subs	r1, r2, #4
  4022c6:	60f9      	str	r1, [r7, #12]
  4022c8:	6812      	ldr	r2, [r2, #0]
  4022ca:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4022cc:	687b      	ldr	r3, [r7, #4]
  4022ce:	3b04      	subs	r3, #4
  4022d0:	607b      	str	r3, [r7, #4]
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	2b00      	cmp	r3, #0
  4022d6:	d1f1      	bne.n	4022bc <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4022d8:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022da:	4b0e      	ldr	r3, [pc, #56]	; (402314 <Reset_Handler+0xb0>)
  4022dc:	60bb      	str	r3, [r7, #8]
  4022de:	e004      	b.n	4022ea <Reset_Handler+0x86>
		*pDest++ = 0;
  4022e0:	68bb      	ldr	r3, [r7, #8]
  4022e2:	1d1a      	adds	r2, r3, #4
  4022e4:	60ba      	str	r2, [r7, #8]
  4022e6:	2200      	movs	r2, #0
  4022e8:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022ea:	68bb      	ldr	r3, [r7, #8]
  4022ec:	4a0a      	ldr	r2, [pc, #40]	; (402318 <Reset_Handler+0xb4>)
  4022ee:	4293      	cmp	r3, r2
  4022f0:	d3f6      	bcc.n	4022e0 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4022f2:	4b0a      	ldr	r3, [pc, #40]	; (40231c <Reset_Handler+0xb8>)
  4022f4:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4022f6:	4a0a      	ldr	r2, [pc, #40]	; (402320 <Reset_Handler+0xbc>)
  4022f8:	68fb      	ldr	r3, [r7, #12]
  4022fa:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4022fc:	4b09      	ldr	r3, [pc, #36]	; (402324 <Reset_Handler+0xc0>)
  4022fe:	4798      	blx	r3

	/* Branch to main function */
	main();
  402300:	4b09      	ldr	r3, [pc, #36]	; (402328 <Reset_Handler+0xc4>)
  402302:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402304:	e7fe      	b.n	402304 <Reset_Handler+0xa0>
  402306:	bf00      	nop
  402308:	00409094 	.word	0x00409094
  40230c:	20000000 	.word	0x20000000
  402310:	20000884 	.word	0x20000884
  402314:	20000884 	.word	0x20000884
  402318:	20000db4 	.word	0x20000db4
  40231c:	00400000 	.word	0x00400000
  402320:	e000ed00 	.word	0xe000ed00
  402324:	00403ba9 	.word	0x00403ba9
  402328:	00402bc1 	.word	0x00402bc1

0040232c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40232c:	b480      	push	{r7}
  40232e:	af00      	add	r7, sp, #0
	while (1) {
	}
  402330:	e7fe      	b.n	402330 <Dummy_Handler+0x4>
  402332:	bf00      	nop

00402334 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402334:	b480      	push	{r7}
  402336:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402338:	4b5d      	ldr	r3, [pc, #372]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  40233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40233c:	f003 0303 	and.w	r3, r3, #3
  402340:	2b03      	cmp	r3, #3
  402342:	f200 8096 	bhi.w	402472 <SystemCoreClockUpdate+0x13e>
  402346:	a201      	add	r2, pc, #4	; (adr r2, 40234c <SystemCoreClockUpdate+0x18>)
  402348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40234c:	0040235d 	.word	0x0040235d
  402350:	0040237d 	.word	0x0040237d
  402354:	004023c7 	.word	0x004023c7
  402358:	004023c7 	.word	0x004023c7
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40235c:	4b55      	ldr	r3, [pc, #340]	; (4024b4 <SystemCoreClockUpdate+0x180>)
  40235e:	695b      	ldr	r3, [r3, #20]
  402360:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402364:	2b00      	cmp	r3, #0
  402366:	d004      	beq.n	402372 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402368:	4b53      	ldr	r3, [pc, #332]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40236a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40236e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402370:	e080      	b.n	402474 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402372:	4b51      	ldr	r3, [pc, #324]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402374:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402378:	601a      	str	r2, [r3, #0]
			}
		break;
  40237a:	e07b      	b.n	402474 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40237c:	4b4c      	ldr	r3, [pc, #304]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  40237e:	6a1b      	ldr	r3, [r3, #32]
  402380:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402384:	2b00      	cmp	r3, #0
  402386:	d003      	beq.n	402390 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402388:	4b4b      	ldr	r3, [pc, #300]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40238a:	4a4c      	ldr	r2, [pc, #304]	; (4024bc <SystemCoreClockUpdate+0x188>)
  40238c:	601a      	str	r2, [r3, #0]
  40238e:	e019      	b.n	4023c4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402390:	4b49      	ldr	r3, [pc, #292]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402392:	4a4b      	ldr	r2, [pc, #300]	; (4024c0 <SystemCoreClockUpdate+0x18c>)
  402394:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402396:	4b46      	ldr	r3, [pc, #280]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402398:	6a1b      	ldr	r3, [r3, #32]
  40239a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40239e:	2b10      	cmp	r3, #16
  4023a0:	d008      	beq.n	4023b4 <SystemCoreClockUpdate+0x80>
  4023a2:	2b20      	cmp	r3, #32
  4023a4:	d00a      	beq.n	4023bc <SystemCoreClockUpdate+0x88>
  4023a6:	2b00      	cmp	r3, #0
  4023a8:	d000      	beq.n	4023ac <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4023aa:	e00b      	b.n	4023c4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023ac:	4b42      	ldr	r3, [pc, #264]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023ae:	4a44      	ldr	r2, [pc, #272]	; (4024c0 <SystemCoreClockUpdate+0x18c>)
  4023b0:	601a      	str	r2, [r3, #0]
			break;
  4023b2:	e007      	b.n	4023c4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023b4:	4b40      	ldr	r3, [pc, #256]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023b6:	4a43      	ldr	r2, [pc, #268]	; (4024c4 <SystemCoreClockUpdate+0x190>)
  4023b8:	601a      	str	r2, [r3, #0]
			break;
  4023ba:	e003      	b.n	4023c4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4023bc:	4b3e      	ldr	r3, [pc, #248]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023be:	4a3f      	ldr	r2, [pc, #252]	; (4024bc <SystemCoreClockUpdate+0x188>)
  4023c0:	601a      	str	r2, [r3, #0]
			break;
  4023c2:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  4023c4:	e056      	b.n	402474 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4023c6:	4b3a      	ldr	r3, [pc, #232]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  4023c8:	6a1b      	ldr	r3, [r3, #32]
  4023ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023ce:	2b00      	cmp	r3, #0
  4023d0:	d003      	beq.n	4023da <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4023d2:	4b39      	ldr	r3, [pc, #228]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023d4:	4a39      	ldr	r2, [pc, #228]	; (4024bc <SystemCoreClockUpdate+0x188>)
  4023d6:	601a      	str	r2, [r3, #0]
  4023d8:	e019      	b.n	40240e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023da:	4b37      	ldr	r3, [pc, #220]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023dc:	4a38      	ldr	r2, [pc, #224]	; (4024c0 <SystemCoreClockUpdate+0x18c>)
  4023de:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4023e0:	4b33      	ldr	r3, [pc, #204]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  4023e2:	6a1b      	ldr	r3, [r3, #32]
  4023e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023e8:	2b10      	cmp	r3, #16
  4023ea:	d008      	beq.n	4023fe <SystemCoreClockUpdate+0xca>
  4023ec:	2b20      	cmp	r3, #32
  4023ee:	d00a      	beq.n	402406 <SystemCoreClockUpdate+0xd2>
  4023f0:	2b00      	cmp	r3, #0
  4023f2:	d000      	beq.n	4023f6 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4023f4:	e00b      	b.n	40240e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023f6:	4b30      	ldr	r3, [pc, #192]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4023f8:	4a31      	ldr	r2, [pc, #196]	; (4024c0 <SystemCoreClockUpdate+0x18c>)
  4023fa:	601a      	str	r2, [r3, #0]
					break;
  4023fc:	e007      	b.n	40240e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023fe:	4b2e      	ldr	r3, [pc, #184]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402400:	4a30      	ldr	r2, [pc, #192]	; (4024c4 <SystemCoreClockUpdate+0x190>)
  402402:	601a      	str	r2, [r3, #0]
					break;
  402404:	e003      	b.n	40240e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402406:	4b2c      	ldr	r3, [pc, #176]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402408:	4a2c      	ldr	r2, [pc, #176]	; (4024bc <SystemCoreClockUpdate+0x188>)
  40240a:	601a      	str	r2, [r3, #0]
					break;
  40240c:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40240e:	4b28      	ldr	r3, [pc, #160]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402412:	f003 0303 	and.w	r3, r3, #3
  402416:	2b02      	cmp	r3, #2
  402418:	d115      	bne.n	402446 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40241a:	4b25      	ldr	r3, [pc, #148]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  40241c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40241e:	4b2a      	ldr	r3, [pc, #168]	; (4024c8 <SystemCoreClockUpdate+0x194>)
  402420:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402422:	0c1b      	lsrs	r3, r3, #16
  402424:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402426:	4a24      	ldr	r2, [pc, #144]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402428:	6812      	ldr	r2, [r2, #0]
  40242a:	fb02 f303 	mul.w	r3, r2, r3
  40242e:	4a22      	ldr	r2, [pc, #136]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402430:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402432:	4b1f      	ldr	r3, [pc, #124]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402436:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402438:	4a1f      	ldr	r2, [pc, #124]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40243a:	6812      	ldr	r2, [r2, #0]
  40243c:	fbb2 f3f3 	udiv	r3, r2, r3
  402440:	4a1d      	ldr	r2, [pc, #116]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402442:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402444:	e016      	b.n	402474 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402446:	4b1a      	ldr	r3, [pc, #104]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40244a:	4b1f      	ldr	r3, [pc, #124]	; (4024c8 <SystemCoreClockUpdate+0x194>)
  40244c:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40244e:	0c1b      	lsrs	r3, r3, #16
  402450:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402452:	4a19      	ldr	r2, [pc, #100]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402454:	6812      	ldr	r2, [r2, #0]
  402456:	fb02 f303 	mul.w	r3, r2, r3
  40245a:	4a17      	ldr	r2, [pc, #92]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40245c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40245e:	4b14      	ldr	r3, [pc, #80]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402462:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402464:	4a14      	ldr	r2, [pc, #80]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402466:	6812      	ldr	r2, [r2, #0]
  402468:	fbb2 f3f3 	udiv	r3, r2, r3
  40246c:	4a12      	ldr	r2, [pc, #72]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40246e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402470:	e000      	b.n	402474 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402472:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402474:	4b0e      	ldr	r3, [pc, #56]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402478:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40247c:	2b70      	cmp	r3, #112	; 0x70
  40247e:	d108      	bne.n	402492 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402480:	4b0d      	ldr	r3, [pc, #52]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  402482:	681b      	ldr	r3, [r3, #0]
  402484:	4a11      	ldr	r2, [pc, #68]	; (4024cc <SystemCoreClockUpdate+0x198>)
  402486:	fba2 2303 	umull	r2, r3, r2, r3
  40248a:	085b      	lsrs	r3, r3, #1
  40248c:	4a0a      	ldr	r2, [pc, #40]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40248e:	6013      	str	r3, [r2, #0]
  402490:	e009      	b.n	4024a6 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402492:	4b07      	ldr	r3, [pc, #28]	; (4024b0 <SystemCoreClockUpdate+0x17c>)
  402494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402496:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40249a:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40249c:	4b06      	ldr	r3, [pc, #24]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  40249e:	681b      	ldr	r3, [r3, #0]
  4024a0:	40d3      	lsrs	r3, r2
  4024a2:	4a05      	ldr	r2, [pc, #20]	; (4024b8 <SystemCoreClockUpdate+0x184>)
  4024a4:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4024a6:	46bd      	mov	sp, r7
  4024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024ac:	4770      	bx	lr
  4024ae:	bf00      	nop
  4024b0:	400e0400 	.word	0x400e0400
  4024b4:	400e1410 	.word	0x400e1410
  4024b8:	20000008 	.word	0x20000008
  4024bc:	00b71b00 	.word	0x00b71b00
  4024c0:	003d0900 	.word	0x003d0900
  4024c4:	007a1200 	.word	0x007a1200
  4024c8:	07ff0000 	.word	0x07ff0000
  4024cc:	aaaaaaab 	.word	0xaaaaaaab

004024d0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  4024d0:	b480      	push	{r7}
  4024d2:	b083      	sub	sp, #12
  4024d4:	af00      	add	r7, sp, #0
  4024d6:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4024d8:	687b      	ldr	r3, [r7, #4]
  4024da:	4a22      	ldr	r2, [pc, #136]	; (402564 <system_init_flash+0x94>)
  4024dc:	4293      	cmp	r3, r2
  4024de:	d808      	bhi.n	4024f2 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024e0:	4b21      	ldr	r3, [pc, #132]	; (402568 <system_init_flash+0x98>)
  4024e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024e6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024e8:	4b20      	ldr	r3, [pc, #128]	; (40256c <system_init_flash+0x9c>)
  4024ea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024ee:	601a      	str	r2, [r3, #0]
  4024f0:	e033      	b.n	40255a <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4024f2:	687b      	ldr	r3, [r7, #4]
  4024f4:	4a1e      	ldr	r2, [pc, #120]	; (402570 <system_init_flash+0xa0>)
  4024f6:	4293      	cmp	r3, r2
  4024f8:	d806      	bhi.n	402508 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024fa:	4b1b      	ldr	r3, [pc, #108]	; (402568 <system_init_flash+0x98>)
  4024fc:	4a1d      	ldr	r2, [pc, #116]	; (402574 <system_init_flash+0xa4>)
  4024fe:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402500:	4b1a      	ldr	r3, [pc, #104]	; (40256c <system_init_flash+0x9c>)
  402502:	4a1c      	ldr	r2, [pc, #112]	; (402574 <system_init_flash+0xa4>)
  402504:	601a      	str	r2, [r3, #0]
  402506:	e028      	b.n	40255a <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402508:	687b      	ldr	r3, [r7, #4]
  40250a:	4a1b      	ldr	r2, [pc, #108]	; (402578 <system_init_flash+0xa8>)
  40250c:	4293      	cmp	r3, r2
  40250e:	d806      	bhi.n	40251e <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402510:	4b15      	ldr	r3, [pc, #84]	; (402568 <system_init_flash+0x98>)
  402512:	4a1a      	ldr	r2, [pc, #104]	; (40257c <system_init_flash+0xac>)
  402514:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402516:	4b15      	ldr	r3, [pc, #84]	; (40256c <system_init_flash+0x9c>)
  402518:	4a18      	ldr	r2, [pc, #96]	; (40257c <system_init_flash+0xac>)
  40251a:	601a      	str	r2, [r3, #0]
  40251c:	e01d      	b.n	40255a <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40251e:	687b      	ldr	r3, [r7, #4]
  402520:	4a17      	ldr	r2, [pc, #92]	; (402580 <system_init_flash+0xb0>)
  402522:	4293      	cmp	r3, r2
  402524:	d806      	bhi.n	402534 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402526:	4b10      	ldr	r3, [pc, #64]	; (402568 <system_init_flash+0x98>)
  402528:	4a16      	ldr	r2, [pc, #88]	; (402584 <system_init_flash+0xb4>)
  40252a:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40252c:	4b0f      	ldr	r3, [pc, #60]	; (40256c <system_init_flash+0x9c>)
  40252e:	4a15      	ldr	r2, [pc, #84]	; (402584 <system_init_flash+0xb4>)
  402530:	601a      	str	r2, [r3, #0]
  402532:	e012      	b.n	40255a <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402534:	687b      	ldr	r3, [r7, #4]
  402536:	4a14      	ldr	r2, [pc, #80]	; (402588 <system_init_flash+0xb8>)
  402538:	4293      	cmp	r3, r2
  40253a:	d808      	bhi.n	40254e <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40253c:	4b0a      	ldr	r3, [pc, #40]	; (402568 <system_init_flash+0x98>)
  40253e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402542:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402544:	4b09      	ldr	r3, [pc, #36]	; (40256c <system_init_flash+0x9c>)
  402546:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40254a:	601a      	str	r2, [r3, #0]
  40254c:	e005      	b.n	40255a <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40254e:	4b06      	ldr	r3, [pc, #24]	; (402568 <system_init_flash+0x98>)
  402550:	4a0e      	ldr	r2, [pc, #56]	; (40258c <system_init_flash+0xbc>)
  402552:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402554:	4b05      	ldr	r3, [pc, #20]	; (40256c <system_init_flash+0x9c>)
  402556:	4a0d      	ldr	r2, [pc, #52]	; (40258c <system_init_flash+0xbc>)
  402558:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40255a:	370c      	adds	r7, #12
  40255c:	46bd      	mov	sp, r7
  40255e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402562:	4770      	bx	lr
  402564:	01312cff 	.word	0x01312cff
  402568:	400e0a00 	.word	0x400e0a00
  40256c:	400e0c00 	.word	0x400e0c00
  402570:	026259ff 	.word	0x026259ff
  402574:	04000100 	.word	0x04000100
  402578:	039386ff 	.word	0x039386ff
  40257c:	04000200 	.word	0x04000200
  402580:	04c4b3ff 	.word	0x04c4b3ff
  402584:	04000300 	.word	0x04000300
  402588:	05f5e0ff 	.word	0x05f5e0ff
  40258c:	04000500 	.word	0x04000500

00402590 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402590:	b480      	push	{r7}
  402592:	b085      	sub	sp, #20
  402594:	af00      	add	r7, sp, #0
  402596:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402598:	4b10      	ldr	r3, [pc, #64]	; (4025dc <_sbrk+0x4c>)
  40259a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40259c:	4b10      	ldr	r3, [pc, #64]	; (4025e0 <_sbrk+0x50>)
  40259e:	681b      	ldr	r3, [r3, #0]
  4025a0:	2b00      	cmp	r3, #0
  4025a2:	d102      	bne.n	4025aa <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4025a4:	4b0e      	ldr	r3, [pc, #56]	; (4025e0 <_sbrk+0x50>)
  4025a6:	4a0f      	ldr	r2, [pc, #60]	; (4025e4 <_sbrk+0x54>)
  4025a8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4025aa:	4b0d      	ldr	r3, [pc, #52]	; (4025e0 <_sbrk+0x50>)
  4025ac:	681b      	ldr	r3, [r3, #0]
  4025ae:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4025b0:	68ba      	ldr	r2, [r7, #8]
  4025b2:	687b      	ldr	r3, [r7, #4]
  4025b4:	441a      	add	r2, r3
  4025b6:	68fb      	ldr	r3, [r7, #12]
  4025b8:	429a      	cmp	r2, r3
  4025ba:	dd02      	ble.n	4025c2 <_sbrk+0x32>
		return (caddr_t) -1;	
  4025bc:	f04f 33ff 	mov.w	r3, #4294967295
  4025c0:	e006      	b.n	4025d0 <_sbrk+0x40>
	}

	heap += incr;
  4025c2:	4b07      	ldr	r3, [pc, #28]	; (4025e0 <_sbrk+0x50>)
  4025c4:	681a      	ldr	r2, [r3, #0]
  4025c6:	687b      	ldr	r3, [r7, #4]
  4025c8:	4413      	add	r3, r2
  4025ca:	4a05      	ldr	r2, [pc, #20]	; (4025e0 <_sbrk+0x50>)
  4025cc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4025ce:	68bb      	ldr	r3, [r7, #8]
}
  4025d0:	4618      	mov	r0, r3
  4025d2:	3714      	adds	r7, #20
  4025d4:	46bd      	mov	sp, r7
  4025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025da:	4770      	bx	lr
  4025dc:	20027ffc 	.word	0x20027ffc
  4025e0:	20000cdc 	.word	0x20000cdc
  4025e4:	20003db8 	.word	0x20003db8

004025e8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4025e8:	b480      	push	{r7}
  4025ea:	b083      	sub	sp, #12
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	4603      	mov	r3, r0
  4025f0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4025f2:	4908      	ldr	r1, [pc, #32]	; (402614 <NVIC_EnableIRQ+0x2c>)
  4025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4025f8:	095b      	lsrs	r3, r3, #5
  4025fa:	79fa      	ldrb	r2, [r7, #7]
  4025fc:	f002 021f 	and.w	r2, r2, #31
  402600:	2001      	movs	r0, #1
  402602:	fa00 f202 	lsl.w	r2, r0, r2
  402606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40260a:	370c      	adds	r7, #12
  40260c:	46bd      	mov	sp, r7
  40260e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402612:	4770      	bx	lr
  402614:	e000e100 	.word	0xe000e100

00402618 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402618:	b480      	push	{r7}
  40261a:	b083      	sub	sp, #12
  40261c:	af00      	add	r7, sp, #0
  40261e:	4603      	mov	r3, r0
  402620:	6039      	str	r1, [r7, #0]
  402622:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402624:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402628:	2b00      	cmp	r3, #0
  40262a:	da0b      	bge.n	402644 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40262c:	490d      	ldr	r1, [pc, #52]	; (402664 <NVIC_SetPriority+0x4c>)
  40262e:	79fb      	ldrb	r3, [r7, #7]
  402630:	f003 030f 	and.w	r3, r3, #15
  402634:	3b04      	subs	r3, #4
  402636:	683a      	ldr	r2, [r7, #0]
  402638:	b2d2      	uxtb	r2, r2
  40263a:	0112      	lsls	r2, r2, #4
  40263c:	b2d2      	uxtb	r2, r2
  40263e:	440b      	add	r3, r1
  402640:	761a      	strb	r2, [r3, #24]
  402642:	e009      	b.n	402658 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402644:	4908      	ldr	r1, [pc, #32]	; (402668 <NVIC_SetPriority+0x50>)
  402646:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40264a:	683a      	ldr	r2, [r7, #0]
  40264c:	b2d2      	uxtb	r2, r2
  40264e:	0112      	lsls	r2, r2, #4
  402650:	b2d2      	uxtb	r2, r2
  402652:	440b      	add	r3, r1
  402654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402658:	370c      	adds	r7, #12
  40265a:	46bd      	mov	sp, r7
  40265c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402660:	4770      	bx	lr
  402662:	bf00      	nop
  402664:	e000ed00 	.word	0xe000ed00
  402668:	e000e100 	.word	0xe000e100

0040266c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40266c:	b480      	push	{r7}
  40266e:	b083      	sub	sp, #12
  402670:	af00      	add	r7, sp, #0
  402672:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402674:	687b      	ldr	r3, [r7, #4]
  402676:	2b07      	cmp	r3, #7
  402678:	d825      	bhi.n	4026c6 <osc_get_rate+0x5a>
  40267a:	a201      	add	r2, pc, #4	; (adr r2, 402680 <osc_get_rate+0x14>)
  40267c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402680:	004026a1 	.word	0x004026a1
  402684:	004026a7 	.word	0x004026a7
  402688:	004026ad 	.word	0x004026ad
  40268c:	004026b3 	.word	0x004026b3
  402690:	004026b7 	.word	0x004026b7
  402694:	004026bb 	.word	0x004026bb
  402698:	004026bf 	.word	0x004026bf
  40269c:	004026c3 	.word	0x004026c3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4026a0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026a4:	e010      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4026a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026aa:	e00d      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4026ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026b0:	e00a      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4026b2:	4b08      	ldr	r3, [pc, #32]	; (4026d4 <osc_get_rate+0x68>)
  4026b4:	e008      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4026b6:	4b08      	ldr	r3, [pc, #32]	; (4026d8 <osc_get_rate+0x6c>)
  4026b8:	e006      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4026ba:	4b08      	ldr	r3, [pc, #32]	; (4026dc <osc_get_rate+0x70>)
  4026bc:	e004      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4026be:	4b07      	ldr	r3, [pc, #28]	; (4026dc <osc_get_rate+0x70>)
  4026c0:	e002      	b.n	4026c8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4026c2:	4b06      	ldr	r3, [pc, #24]	; (4026dc <osc_get_rate+0x70>)
  4026c4:	e000      	b.n	4026c8 <osc_get_rate+0x5c>
	}

	return 0;
  4026c6:	2300      	movs	r3, #0
}
  4026c8:	4618      	mov	r0, r3
  4026ca:	370c      	adds	r7, #12
  4026cc:	46bd      	mov	sp, r7
  4026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026d2:	4770      	bx	lr
  4026d4:	003d0900 	.word	0x003d0900
  4026d8:	007a1200 	.word	0x007a1200
  4026dc:	00b71b00 	.word	0x00b71b00

004026e0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026e0:	b580      	push	{r7, lr}
  4026e2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4026e4:	2006      	movs	r0, #6
  4026e6:	4b04      	ldr	r3, [pc, #16]	; (4026f8 <sysclk_get_main_hz+0x18>)
  4026e8:	4798      	blx	r3
  4026ea:	4602      	mov	r2, r0
  4026ec:	4613      	mov	r3, r2
  4026ee:	009b      	lsls	r3, r3, #2
  4026f0:	4413      	add	r3, r2
  4026f2:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4026f4:	4618      	mov	r0, r3
  4026f6:	bd80      	pop	{r7, pc}
  4026f8:	0040266d 	.word	0x0040266d

004026fc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4026fc:	b580      	push	{r7, lr}
  4026fe:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402700:	4b02      	ldr	r3, [pc, #8]	; (40270c <sysclk_get_cpu_hz+0x10>)
  402702:	4798      	blx	r3
  402704:	4603      	mov	r3, r0
  402706:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402708:	4618      	mov	r0, r3
  40270a:	bd80      	pop	{r7, pc}
  40270c:	004026e1 	.word	0x004026e1

00402710 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  402710:	b580      	push	{r7, lr}
  402712:	b082      	sub	sp, #8
  402714:	af00      	add	r7, sp, #0
  402716:	6078      	str	r0, [r7, #4]
  402718:	6039      	str	r1, [r7, #0]
	adc_start(ADC);
  40271a:	4803      	ldr	r0, [pc, #12]	; (402728 <push_button_handle+0x18>)
  40271c:	4b03      	ldr	r3, [pc, #12]	; (40272c <push_button_handle+0x1c>)
  40271e:	4798      	blx	r3
}
  402720:	3708      	adds	r7, #8
  402722:	46bd      	mov	sp, r7
  402724:	bd80      	pop	{r7, pc}
  402726:	bf00      	nop
  402728:	40038000 	.word	0x40038000
  40272c:	004001fd 	.word	0x004001fd

00402730 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  402730:	b590      	push	{r4, r7, lr}
  402732:	b083      	sub	sp, #12
  402734:	af00      	add	r7, sp, #0
	uint32_t tmp;
	uint32_t status ;

	status = adc_get_status(ADC);
  402736:	4872      	ldr	r0, [pc, #456]	; (402900 <ADC_Handler+0x1d0>)
  402738:	4b72      	ldr	r3, [pc, #456]	; (402904 <ADC_Handler+0x1d4>)
  40273a:	4798      	blx	r3
  40273c:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	static float rad_antes = 0;
	if ((status & ADC_ISR_EOC5)) {
  40273e:	687b      	ldr	r3, [r7, #4]
  402740:	f003 0320 	and.w	r3, r3, #32
  402744:	2b00      	cmp	r3, #0
  402746:	f000 80cc 	beq.w	4028e2 <ADC_Handler+0x1b2>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  40274a:	486d      	ldr	r0, [pc, #436]	; (402900 <ADC_Handler+0x1d0>)
  40274c:	2105      	movs	r1, #5
  40274e:	4b6e      	ldr	r3, [pc, #440]	; (402908 <ADC_Handler+0x1d8>)
  402750:	4798      	blx	r3
  402752:	6038      	str	r0, [r7, #0]

			ili93xx_set_foreground_color(COLOR_WHITE);
  402754:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402758:	4b6c      	ldr	r3, [pc, #432]	; (40290c <ADC_Handler+0x1dc>)
  40275a:	4798      	blx	r3
			ili93xx_draw_filled_rectangle(9, 39, ILI93XX_LCD_WIDTH,55);
  40275c:	2009      	movs	r0, #9
  40275e:	2127      	movs	r1, #39	; 0x27
  402760:	22f0      	movs	r2, #240	; 0xf0
  402762:	2337      	movs	r3, #55	; 0x37
  402764:	4c6a      	ldr	r4, [pc, #424]	; (402910 <ADC_Handler+0x1e0>)
  402766:	47a0      	blx	r4
			v=3.3*((float)tmp)/4095.0;
  402768:	4b6a      	ldr	r3, [pc, #424]	; (402914 <ADC_Handler+0x1e4>)
  40276a:	6838      	ldr	r0, [r7, #0]
  40276c:	4798      	blx	r3
  40276e:	4602      	mov	r2, r0
  402770:	4b69      	ldr	r3, [pc, #420]	; (402918 <ADC_Handler+0x1e8>)
  402772:	4610      	mov	r0, r2
  402774:	4798      	blx	r3
  402776:	4602      	mov	r2, r0
  402778:	460b      	mov	r3, r1
  40277a:	4c68      	ldr	r4, [pc, #416]	; (40291c <ADC_Handler+0x1ec>)
  40277c:	4610      	mov	r0, r2
  40277e:	4619      	mov	r1, r3
  402780:	a359      	add	r3, pc, #356	; (adr r3, 4028e8 <ADC_Handler+0x1b8>)
  402782:	e9d3 2300 	ldrd	r2, r3, [r3]
  402786:	47a0      	blx	r4
  402788:	4602      	mov	r2, r0
  40278a:	460b      	mov	r3, r1
  40278c:	4c64      	ldr	r4, [pc, #400]	; (402920 <ADC_Handler+0x1f0>)
  40278e:	4610      	mov	r0, r2
  402790:	4619      	mov	r1, r3
  402792:	a357      	add	r3, pc, #348	; (adr r3, 4028f0 <ADC_Handler+0x1c0>)
  402794:	e9d3 2300 	ldrd	r2, r3, [r3]
  402798:	47a0      	blx	r4
  40279a:	4602      	mov	r2, r0
  40279c:	460b      	mov	r3, r1
  40279e:	4610      	mov	r0, r2
  4027a0:	4619      	mov	r1, r3
  4027a2:	4b60      	ldr	r3, [pc, #384]	; (402924 <ADC_Handler+0x1f4>)
  4027a4:	4798      	blx	r3
  4027a6:	4602      	mov	r2, r0
  4027a8:	4b5f      	ldr	r3, [pc, #380]	; (402928 <ADC_Handler+0x1f8>)
  4027aa:	601a      	str	r2, [r3, #0]
			rad=2*pi*((float)tmp)/4095.0;
  4027ac:	4b59      	ldr	r3, [pc, #356]	; (402914 <ADC_Handler+0x1e4>)
  4027ae:	6838      	ldr	r0, [r7, #0]
  4027b0:	4798      	blx	r3
  4027b2:	4602      	mov	r2, r0
  4027b4:	4b58      	ldr	r3, [pc, #352]	; (402918 <ADC_Handler+0x1e8>)
  4027b6:	4610      	mov	r0, r2
  4027b8:	4798      	blx	r3
  4027ba:	4602      	mov	r2, r0
  4027bc:	460b      	mov	r3, r1
  4027be:	4c57      	ldr	r4, [pc, #348]	; (40291c <ADC_Handler+0x1ec>)
  4027c0:	4610      	mov	r0, r2
  4027c2:	4619      	mov	r1, r3
  4027c4:	a34c      	add	r3, pc, #304	; (adr r3, 4028f8 <ADC_Handler+0x1c8>)
  4027c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027ca:	47a0      	blx	r4
  4027cc:	4602      	mov	r2, r0
  4027ce:	460b      	mov	r3, r1
  4027d0:	4c53      	ldr	r4, [pc, #332]	; (402920 <ADC_Handler+0x1f0>)
  4027d2:	4610      	mov	r0, r2
  4027d4:	4619      	mov	r1, r3
  4027d6:	a346      	add	r3, pc, #280	; (adr r3, 4028f0 <ADC_Handler+0x1c0>)
  4027d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027dc:	47a0      	blx	r4
  4027de:	4602      	mov	r2, r0
  4027e0:	460b      	mov	r3, r1
  4027e2:	4610      	mov	r0, r2
  4027e4:	4619      	mov	r1, r3
  4027e6:	4b4f      	ldr	r3, [pc, #316]	; (402924 <ADC_Handler+0x1f4>)
  4027e8:	4798      	blx	r3
  4027ea:	4602      	mov	r2, r0
  4027ec:	4b4f      	ldr	r3, [pc, #316]	; (40292c <ADC_Handler+0x1fc>)
  4027ee:	601a      	str	r2, [r3, #0]
			ili93xx_draw_line(120,160,120+54*arm_cos_f32(rad_antes),160+54*arm_sin_f32(rad_antes));
  4027f0:	4b4f      	ldr	r3, [pc, #316]	; (402930 <ADC_Handler+0x200>)
  4027f2:	681b      	ldr	r3, [r3, #0]
  4027f4:	4618      	mov	r0, r3
  4027f6:	4b4f      	ldr	r3, [pc, #316]	; (402934 <ADC_Handler+0x204>)
  4027f8:	4798      	blx	r3
  4027fa:	4602      	mov	r2, r0
  4027fc:	4b4e      	ldr	r3, [pc, #312]	; (402938 <ADC_Handler+0x208>)
  4027fe:	4610      	mov	r0, r2
  402800:	494e      	ldr	r1, [pc, #312]	; (40293c <ADC_Handler+0x20c>)
  402802:	4798      	blx	r3
  402804:	4603      	mov	r3, r0
  402806:	461a      	mov	r2, r3
  402808:	4b4d      	ldr	r3, [pc, #308]	; (402940 <ADC_Handler+0x210>)
  40280a:	4610      	mov	r0, r2
  40280c:	494d      	ldr	r1, [pc, #308]	; (402944 <ADC_Handler+0x214>)
  40280e:	4798      	blx	r3
  402810:	4603      	mov	r3, r0
  402812:	461a      	mov	r2, r3
  402814:	4b4c      	ldr	r3, [pc, #304]	; (402948 <ADC_Handler+0x218>)
  402816:	4610      	mov	r0, r2
  402818:	4798      	blx	r3
  40281a:	4604      	mov	r4, r0
  40281c:	4b44      	ldr	r3, [pc, #272]	; (402930 <ADC_Handler+0x200>)
  40281e:	681b      	ldr	r3, [r3, #0]
  402820:	4618      	mov	r0, r3
  402822:	4b4a      	ldr	r3, [pc, #296]	; (40294c <ADC_Handler+0x21c>)
  402824:	4798      	blx	r3
  402826:	4602      	mov	r2, r0
  402828:	4b43      	ldr	r3, [pc, #268]	; (402938 <ADC_Handler+0x208>)
  40282a:	4610      	mov	r0, r2
  40282c:	4943      	ldr	r1, [pc, #268]	; (40293c <ADC_Handler+0x20c>)
  40282e:	4798      	blx	r3
  402830:	4603      	mov	r3, r0
  402832:	461a      	mov	r2, r3
  402834:	4b42      	ldr	r3, [pc, #264]	; (402940 <ADC_Handler+0x210>)
  402836:	4610      	mov	r0, r2
  402838:	4945      	ldr	r1, [pc, #276]	; (402950 <ADC_Handler+0x220>)
  40283a:	4798      	blx	r3
  40283c:	4603      	mov	r3, r0
  40283e:	461a      	mov	r2, r3
  402840:	4b41      	ldr	r3, [pc, #260]	; (402948 <ADC_Handler+0x218>)
  402842:	4610      	mov	r0, r2
  402844:	4798      	blx	r3
  402846:	4603      	mov	r3, r0
  402848:	2078      	movs	r0, #120	; 0x78
  40284a:	21a0      	movs	r1, #160	; 0xa0
  40284c:	4622      	mov	r2, r4
  40284e:	4c41      	ldr	r4, [pc, #260]	; (402954 <ADC_Handler+0x224>)
  402850:	47a0      	blx	r4
			ili93xx_set_foreground_color(COLOR_BLACK);
  402852:	2000      	movs	r0, #0
  402854:	4b2d      	ldr	r3, [pc, #180]	; (40290c <ADC_Handler+0x1dc>)
  402856:	4798      	blx	r3
			sprintf(vet, "Tensao: %f", v);
  402858:	4b33      	ldr	r3, [pc, #204]	; (402928 <ADC_Handler+0x1f8>)
  40285a:	681a      	ldr	r2, [r3, #0]
  40285c:	4b2e      	ldr	r3, [pc, #184]	; (402918 <ADC_Handler+0x1e8>)
  40285e:	4610      	mov	r0, r2
  402860:	4798      	blx	r3
  402862:	4602      	mov	r2, r0
  402864:	460b      	mov	r3, r1
  402866:	483c      	ldr	r0, [pc, #240]	; (402958 <ADC_Handler+0x228>)
  402868:	493c      	ldr	r1, [pc, #240]	; (40295c <ADC_Handler+0x22c>)
  40286a:	4c3d      	ldr	r4, [pc, #244]	; (402960 <ADC_Handler+0x230>)
  40286c:	47a0      	blx	r4
			ili93xx_draw_string(10, 40, vet);
  40286e:	200a      	movs	r0, #10
  402870:	2128      	movs	r1, #40	; 0x28
  402872:	4a39      	ldr	r2, [pc, #228]	; (402958 <ADC_Handler+0x228>)
  402874:	4b3b      	ldr	r3, [pc, #236]	; (402964 <ADC_Handler+0x234>)
  402876:	4798      	blx	r3
			ili93xx_draw_line(120,160,120+54*arm_cos_f32(rad),160+54*arm_sin_f32(rad));
  402878:	4b2c      	ldr	r3, [pc, #176]	; (40292c <ADC_Handler+0x1fc>)
  40287a:	681b      	ldr	r3, [r3, #0]
  40287c:	4618      	mov	r0, r3
  40287e:	4b2d      	ldr	r3, [pc, #180]	; (402934 <ADC_Handler+0x204>)
  402880:	4798      	blx	r3
  402882:	4602      	mov	r2, r0
  402884:	4b2c      	ldr	r3, [pc, #176]	; (402938 <ADC_Handler+0x208>)
  402886:	4610      	mov	r0, r2
  402888:	492c      	ldr	r1, [pc, #176]	; (40293c <ADC_Handler+0x20c>)
  40288a:	4798      	blx	r3
  40288c:	4603      	mov	r3, r0
  40288e:	461a      	mov	r2, r3
  402890:	4b2b      	ldr	r3, [pc, #172]	; (402940 <ADC_Handler+0x210>)
  402892:	4610      	mov	r0, r2
  402894:	492b      	ldr	r1, [pc, #172]	; (402944 <ADC_Handler+0x214>)
  402896:	4798      	blx	r3
  402898:	4603      	mov	r3, r0
  40289a:	461a      	mov	r2, r3
  40289c:	4b2a      	ldr	r3, [pc, #168]	; (402948 <ADC_Handler+0x218>)
  40289e:	4610      	mov	r0, r2
  4028a0:	4798      	blx	r3
  4028a2:	4604      	mov	r4, r0
  4028a4:	4b21      	ldr	r3, [pc, #132]	; (40292c <ADC_Handler+0x1fc>)
  4028a6:	681b      	ldr	r3, [r3, #0]
  4028a8:	4618      	mov	r0, r3
  4028aa:	4b28      	ldr	r3, [pc, #160]	; (40294c <ADC_Handler+0x21c>)
  4028ac:	4798      	blx	r3
  4028ae:	4602      	mov	r2, r0
  4028b0:	4b21      	ldr	r3, [pc, #132]	; (402938 <ADC_Handler+0x208>)
  4028b2:	4610      	mov	r0, r2
  4028b4:	4921      	ldr	r1, [pc, #132]	; (40293c <ADC_Handler+0x20c>)
  4028b6:	4798      	blx	r3
  4028b8:	4603      	mov	r3, r0
  4028ba:	461a      	mov	r2, r3
  4028bc:	4b20      	ldr	r3, [pc, #128]	; (402940 <ADC_Handler+0x210>)
  4028be:	4610      	mov	r0, r2
  4028c0:	4923      	ldr	r1, [pc, #140]	; (402950 <ADC_Handler+0x220>)
  4028c2:	4798      	blx	r3
  4028c4:	4603      	mov	r3, r0
  4028c6:	461a      	mov	r2, r3
  4028c8:	4b1f      	ldr	r3, [pc, #124]	; (402948 <ADC_Handler+0x218>)
  4028ca:	4610      	mov	r0, r2
  4028cc:	4798      	blx	r3
  4028ce:	4603      	mov	r3, r0
  4028d0:	2078      	movs	r0, #120	; 0x78
  4028d2:	21a0      	movs	r1, #160	; 0xa0
  4028d4:	4622      	mov	r2, r4
  4028d6:	4c1f      	ldr	r4, [pc, #124]	; (402954 <ADC_Handler+0x224>)
  4028d8:	47a0      	blx	r4
			rad_antes = rad;
  4028da:	4b14      	ldr	r3, [pc, #80]	; (40292c <ADC_Handler+0x1fc>)
  4028dc:	681b      	ldr	r3, [r3, #0]
  4028de:	4a14      	ldr	r2, [pc, #80]	; (402930 <ADC_Handler+0x200>)
  4028e0:	6013      	str	r3, [r2, #0]

	}
	

	
}
  4028e2:	370c      	adds	r7, #12
  4028e4:	46bd      	mov	sp, r7
  4028e6:	bd90      	pop	{r4, r7, pc}
  4028e8:	66666666 	.word	0x66666666
  4028ec:	400a6666 	.word	0x400a6666
  4028f0:	00000000 	.word	0x00000000
  4028f4:	40affe00 	.word	0x40affe00
  4028f8:	3a14cec4 	.word	0x3a14cec4
  4028fc:	401931af 	.word	0x401931af
  402900:	40038000 	.word	0x40038000
  402904:	00400285 	.word	0x00400285
  402908:	00400239 	.word	0x00400239
  40290c:	004010b9 	.word	0x004010b9
  402910:	0040141d 	.word	0x0040141d
  402914:	004036e1 	.word	0x004036e1
  402918:	00403009 	.word	0x00403009
  40291c:	004030b1 	.word	0x004030b1
  402920:	00403305 	.word	0x00403305
  402924:	004034d5 	.word	0x004034d5
  402928:	20000d20 	.word	0x20000d20
  40292c:	20000d34 	.word	0x20000d34
  402930:	20000ce0 	.word	0x20000ce0
  402934:	00402cb9 	.word	0x00402cb9
  402938:	00403791 	.word	0x00403791
  40293c:	42580000 	.word	0x42580000
  402940:	00403581 	.word	0x00403581
  402944:	42f00000 	.word	0x42f00000
  402948:	00403b69 	.word	0x00403b69
  40294c:	00402c35 	.word	0x00402c35
  402950:	43200000 	.word	0x43200000
  402954:	004013d5 	.word	0x004013d5
  402958:	20000d38 	.word	0x20000d38
  40295c:	004086c4 	.word	0x004086c4
  402960:	00403c95 	.word	0x00403c95
  402964:	004016e1 	.word	0x004016e1

00402968 <TC0_Handler>:

void TC0_Handler(void)
{	static b = 0;
  402968:	b580      	push	{r7, lr}
  40296a:	b082      	sub	sp, #8
  40296c:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC0,0);
  40296e:	4806      	ldr	r0, [pc, #24]	; (402988 <TC0_Handler+0x20>)
  402970:	2100      	movs	r1, #0
  402972:	4b06      	ldr	r3, [pc, #24]	; (40298c <TC0_Handler+0x24>)
  402974:	4798      	blx	r3
  402976:	4603      	mov	r3, r0
  402978:	607b      	str	r3, [r7, #4]
	adc_start(ADC);
  40297a:	4805      	ldr	r0, [pc, #20]	; (402990 <TC0_Handler+0x28>)
  40297c:	4b05      	ldr	r3, [pc, #20]	; (402994 <TC0_Handler+0x2c>)
  40297e:	4798      	blx	r3

}
  402980:	3708      	adds	r7, #8
  402982:	46bd      	mov	sp, r7
  402984:	bd80      	pop	{r7, pc}
  402986:	bf00      	nop
  402988:	40010000 	.word	0x40010000
  40298c:	00400365 	.word	0x00400365
  402990:	40038000 	.word	0x40038000
  402994:	004001fd 	.word	0x004001fd

00402998 <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  402998:	b598      	push	{r3, r4, r7, lr}
  40299a:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  40299c:	200a      	movs	r0, #10
  40299e:	4b1f      	ldr	r3, [pc, #124]	; (402a1c <configure_lcd+0x84>)
  4029a0:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4029a2:	481f      	ldr	r0, [pc, #124]	; (402a20 <configure_lcd+0x88>)
  4029a4:	2101      	movs	r1, #1
  4029a6:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4029aa:	4b1e      	ldr	r3, [pc, #120]	; (402a24 <configure_lcd+0x8c>)
  4029ac:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4029ae:	481c      	ldr	r0, [pc, #112]	; (402a20 <configure_lcd+0x88>)
  4029b0:	2101      	movs	r1, #1
  4029b2:	4a1d      	ldr	r2, [pc, #116]	; (402a28 <configure_lcd+0x90>)
  4029b4:	4b1d      	ldr	r3, [pc, #116]	; (402a2c <configure_lcd+0x94>)
  4029b6:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4029b8:	4819      	ldr	r0, [pc, #100]	; (402a20 <configure_lcd+0x88>)
  4029ba:	2101      	movs	r1, #1
  4029bc:	4a1c      	ldr	r2, [pc, #112]	; (402a30 <configure_lcd+0x98>)
  4029be:	4b1d      	ldr	r3, [pc, #116]	; (402a34 <configure_lcd+0x9c>)
  4029c0:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4029c2:	4817      	ldr	r0, [pc, #92]	; (402a20 <configure_lcd+0x88>)
  4029c4:	2101      	movs	r1, #1
  4029c6:	2203      	movs	r2, #3
  4029c8:	4b1b      	ldr	r3, [pc, #108]	; (402a38 <configure_lcd+0xa0>)
  4029ca:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4029cc:	4b1b      	ldr	r3, [pc, #108]	; (402a3c <configure_lcd+0xa4>)
  4029ce:	22f0      	movs	r2, #240	; 0xf0
  4029d0:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4029d2:	4b1a      	ldr	r3, [pc, #104]	; (402a3c <configure_lcd+0xa4>)
  4029d4:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4029d8:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4029da:	4b18      	ldr	r3, [pc, #96]	; (402a3c <configure_lcd+0xa4>)
  4029dc:	2200      	movs	r2, #0
  4029de:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4029e0:	4b16      	ldr	r3, [pc, #88]	; (402a3c <configure_lcd+0xa4>)
  4029e2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  4029e6:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4029e8:	4b15      	ldr	r3, [pc, #84]	; (402a40 <configure_lcd+0xa8>)
  4029ea:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4029ec:	4813      	ldr	r0, [pc, #76]	; (402a3c <configure_lcd+0xa4>)
  4029ee:	4b15      	ldr	r3, [pc, #84]	; (402a44 <configure_lcd+0xac>)
  4029f0:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4029f2:	2008      	movs	r0, #8
  4029f4:	4b14      	ldr	r3, [pc, #80]	; (402a48 <configure_lcd+0xb0>)
  4029f6:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4029f8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4029fc:	4b13      	ldr	r3, [pc, #76]	; (402a4c <configure_lcd+0xb4>)
  4029fe:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402a00:	2000      	movs	r0, #0
  402a02:	2100      	movs	r1, #0
  402a04:	22f0      	movs	r2, #240	; 0xf0
  402a06:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402a0a:	4c11      	ldr	r4, [pc, #68]	; (402a50 <configure_lcd+0xb8>)
  402a0c:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402a0e:	4b11      	ldr	r3, [pc, #68]	; (402a54 <configure_lcd+0xbc>)
  402a10:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402a12:	2000      	movs	r0, #0
  402a14:	2100      	movs	r1, #0
  402a16:	4b10      	ldr	r3, [pc, #64]	; (402a58 <configure_lcd+0xc0>)
  402a18:	4798      	blx	r3
}
  402a1a:	bd98      	pop	{r3, r4, r7, pc}
  402a1c:	004021e1 	.word	0x004021e1
  402a20:	400e0000 	.word	0x400e0000
  402a24:	00401741 	.word	0x00401741
  402a28:	0a0a0404 	.word	0x0a0a0404
  402a2c:	00401765 	.word	0x00401765
  402a30:	0016000a 	.word	0x0016000a
  402a34:	00401789 	.word	0x00401789
  402a38:	004017ad 	.word	0x004017ad
  402a3c:	20000d24 	.word	0x20000d24
  402a40:	004008cd 	.word	0x004008cd
  402a44:	00400cf1 	.word	0x00400cf1
  402a48:	00400845 	.word	0x00400845
  402a4c:	004010b9 	.word	0x004010b9
  402a50:	0040141d 	.word	0x0040141d
  402a54:	00401081 	.word	0x00401081
  402a58:	004011e1 	.word	0x004011e1

00402a5c <configure_botao>:

void configure_botao(void)
{
  402a5c:	b590      	push	{r4, r7, lr}
  402a5e:	b083      	sub	sp, #12
  402a60:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  402a62:	200c      	movs	r0, #12
  402a64:	4b10      	ldr	r3, [pc, #64]	; (402aa8 <configure_botao+0x4c>)
  402a66:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  402a68:	4810      	ldr	r0, [pc, #64]	; (402aac <configure_botao+0x50>)
  402a6a:	2108      	movs	r1, #8
  402a6c:	2259      	movs	r2, #89	; 0x59
  402a6e:	4b10      	ldr	r3, [pc, #64]	; (402ab0 <configure_botao+0x54>)
  402a70:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402a72:	480e      	ldr	r0, [pc, #56]	; (402aac <configure_botao+0x50>)
  402a74:	2108      	movs	r1, #8
  402a76:	220a      	movs	r2, #10
  402a78:	4b0e      	ldr	r3, [pc, #56]	; (402ab4 <configure_botao+0x58>)
  402a7a:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  402a7c:	4b0e      	ldr	r3, [pc, #56]	; (402ab8 <configure_botao+0x5c>)
  402a7e:	9300      	str	r3, [sp, #0]
  402a80:	480a      	ldr	r0, [pc, #40]	; (402aac <configure_botao+0x50>)
  402a82:	210c      	movs	r1, #12
  402a84:	2208      	movs	r2, #8
  402a86:	2359      	movs	r3, #89	; 0x59
  402a88:	4c0c      	ldr	r4, [pc, #48]	; (402abc <configure_botao+0x60>)
  402a8a:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402a8c:	4807      	ldr	r0, [pc, #28]	; (402aac <configure_botao+0x50>)
  402a8e:	2108      	movs	r1, #8
  402a90:	4b0b      	ldr	r3, [pc, #44]	; (402ac0 <configure_botao+0x64>)
  402a92:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  402a94:	200c      	movs	r0, #12
  402a96:	2100      	movs	r1, #0
  402a98:	4b0a      	ldr	r3, [pc, #40]	; (402ac4 <configure_botao+0x68>)
  402a9a:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  402a9c:	200c      	movs	r0, #12
  402a9e:	4b0a      	ldr	r3, [pc, #40]	; (402ac8 <configure_botao+0x6c>)
  402aa0:	4798      	blx	r3
}
  402aa2:	3704      	adds	r7, #4
  402aa4:	46bd      	mov	sp, r7
  402aa6:	bd90      	pop	{r4, r7, pc}
  402aa8:	004021e1 	.word	0x004021e1
  402aac:	400e1000 	.word	0x400e1000
  402ab0:	00401945 	.word	0x00401945
  402ab4:	004017fd 	.word	0x004017fd
  402ab8:	00402711 	.word	0x00402711
  402abc:	00401ed5 	.word	0x00401ed5
  402ac0:	00401a91 	.word	0x00401a91
  402ac4:	00402619 	.word	0x00402619
  402ac8:	004025e9 	.word	0x004025e9

00402acc <configure_tc>:

static void configure_tc(void)
{
  402acc:	b580      	push	{r7, lr}
  402ace:	b082      	sub	sp, #8
  402ad0:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da cpu que foi configurado em sysclk init
	*
	* O valor atual est'a em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402ad2:	4b10      	ldr	r3, [pc, #64]	; (402b14 <configure_tc+0x48>)
  402ad4:	4798      	blx	r3
  402ad6:	6078      	str	r0, [r7, #4]
	* Parametros :
	*  1 - ID do periferico
	*
	*
	*****************************************************************/
	pmc_enable_periph_clk(ID_TC0);
  402ad8:	2017      	movs	r0, #23
  402ada:	4b0f      	ldr	r3, [pc, #60]	; (402b18 <configure_tc+0x4c>)
  402adc:	4798      	blx	r3
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal
	*
	*****************************************************************/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  402ade:	480f      	ldr	r0, [pc, #60]	; (402b1c <configure_tc+0x50>)
  402ae0:	2100      	movs	r1, #0
  402ae2:	f244 0204 	movw	r2, #16388	; 0x4004
  402ae6:	4b0e      	ldr	r3, [pc, #56]	; (402b20 <configure_tc+0x54>)
  402ae8:	4798      	blx	r3
	* Parametros :
	*   1 - TC a ser configurado (TC0,TC1, ...)
	*   2 - Canal a ser configurado (0,1,2)
	*   3 - Valor para trigger do contador (RC)
	*****************************************************************/
	tc_write_rc(TC0,0,32768*0.1);
  402aea:	480c      	ldr	r0, [pc, #48]	; (402b1c <configure_tc+0x50>)
  402aec:	2100      	movs	r1, #0
  402aee:	f640 42cc 	movw	r2, #3276	; 0xccc
  402af2:	4b0c      	ldr	r3, [pc, #48]	; (402b24 <configure_tc+0x58>)
  402af4:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare
	*	        TC_IER_LDRAS : 	RA Loading
	*	        TC_IER_LDRBS : 	RB Loading
	*	        TC_IER_ETRGS : 	External Trigger
	*****************************************************************/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  402af6:	4809      	ldr	r0, [pc, #36]	; (402b1c <configure_tc+0x50>)
  402af8:	2100      	movs	r1, #0
  402afa:	2210      	movs	r2, #16
  402afc:	4b0a      	ldr	r3, [pc, #40]	; (402b28 <configure_tc+0x5c>)
  402afe:	4798      	blx	r3
	
	/*****************************************************************
	* Ativar interrupo no NVIC*/
	
	
	NVIC_EnableIRQ(ID_TC0);
  402b00:	2017      	movs	r0, #23
  402b02:	4b0a      	ldr	r3, [pc, #40]	; (402b2c <configure_tc+0x60>)
  402b04:	4798      	blx	r3
	*
	* Parametros :
	*   1 - TC
	*   2 - Canal
	*****************************************************************/
	tc_start(TC0,0);
  402b06:	4805      	ldr	r0, [pc, #20]	; (402b1c <configure_tc+0x50>)
  402b08:	2100      	movs	r1, #0
  402b0a:	4b09      	ldr	r3, [pc, #36]	; (402b30 <configure_tc+0x64>)
  402b0c:	4798      	blx	r3

	/************************************************************************/
	/* Main Code
	*/
	/************************************************************************/
}
  402b0e:	3708      	adds	r7, #8
  402b10:	46bd      	mov	sp, r7
  402b12:	bd80      	pop	{r7, pc}
  402b14:	004026fd 	.word	0x004026fd
  402b18:	004021e1 	.word	0x004021e1
  402b1c:	40010000 	.word	0x40010000
  402b20:	004002c1 	.word	0x004002c1
  402b24:	00400319 	.word	0x00400319
  402b28:	0040033d 	.word	0x0040033d
  402b2c:	004025e9 	.word	0x004025e9
  402b30:	004002f9 	.word	0x004002f9

00402b34 <configure_adc>:
void configure_adc(void)
{
  402b34:	b598      	push	{r3, r4, r7, lr}
  402b36:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  402b38:	201d      	movs	r0, #29
  402b3a:	4b15      	ldr	r3, [pc, #84]	; (402b90 <configure_adc+0x5c>)
  402b3c:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  402b3e:	4b15      	ldr	r3, [pc, #84]	; (402b94 <configure_adc+0x60>)
  402b40:	4798      	blx	r3
  402b42:	4603      	mov	r3, r0
  402b44:	4814      	ldr	r0, [pc, #80]	; (402b98 <configure_adc+0x64>)
  402b46:	4619      	mov	r1, r3
  402b48:	4a14      	ldr	r2, [pc, #80]	; (402b9c <configure_adc+0x68>)
  402b4a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  402b4e:	4c14      	ldr	r4, [pc, #80]	; (402ba0 <configure_adc+0x6c>)
  402b50:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  402b52:	4811      	ldr	r0, [pc, #68]	; (402b98 <configure_adc+0x64>)
  402b54:	2101      	movs	r1, #1
  402b56:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  402b5a:	2301      	movs	r3, #1
  402b5c:	4c11      	ldr	r4, [pc, #68]	; (402ba4 <configure_adc+0x70>)
  402b5e:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  402b60:	480d      	ldr	r0, [pc, #52]	; (402b98 <configure_adc+0x64>)
  402b62:	2100      	movs	r1, #0
  402b64:	2200      	movs	r2, #0
  402b66:	4b10      	ldr	r3, [pc, #64]	; (402ba8 <configure_adc+0x74>)
  402b68:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  402b6a:	480b      	ldr	r0, [pc, #44]	; (402b98 <configure_adc+0x64>)
  402b6c:	2105      	movs	r1, #5
  402b6e:	4b0f      	ldr	r3, [pc, #60]	; (402bac <configure_adc+0x78>)
  402b70:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  402b72:	4809      	ldr	r0, [pc, #36]	; (402b98 <configure_adc+0x64>)
  402b74:	4b0e      	ldr	r3, [pc, #56]	; (402bb0 <configure_adc+0x7c>)
  402b76:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402b78:	201d      	movs	r0, #29
  402b7a:	4b0e      	ldr	r3, [pc, #56]	; (402bb4 <configure_adc+0x80>)
  402b7c:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  402b7e:	4806      	ldr	r0, [pc, #24]	; (402b98 <configure_adc+0x64>)
  402b80:	4b0d      	ldr	r3, [pc, #52]	; (402bb8 <configure_adc+0x84>)
  402b82:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  402b84:	4804      	ldr	r0, [pc, #16]	; (402b98 <configure_adc+0x64>)
  402b86:	2120      	movs	r1, #32
  402b88:	4b0c      	ldr	r3, [pc, #48]	; (402bbc <configure_adc+0x88>)
  402b8a:	4798      	blx	r3
}
  402b8c:	bd98      	pop	{r3, r4, r7, pc}
  402b8e:	bf00      	nop
  402b90:	004021e1 	.word	0x004021e1
  402b94:	004026fd 	.word	0x004026fd
  402b98:	40038000 	.word	0x40038000
  402b9c:	0061a800 	.word	0x0061a800
  402ba0:	00400129 	.word	0x00400129
  402ba4:	004001bd 	.word	0x004001bd
  402ba8:	0040018d 	.word	0x0040018d
  402bac:	00400215 	.word	0x00400215
  402bb0:	0040029d 	.word	0x0040029d
  402bb4:	004025e9 	.word	0x004025e9
  402bb8:	004001fd 	.word	0x004001fd
  402bbc:	00400269 	.word	0x00400269

00402bc0 <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  402bc0:	b580      	push	{r7, lr}
  402bc2:	af00      	add	r7, sp, #0
	sysclk_init();
  402bc4:	4b11      	ldr	r3, [pc, #68]	; (402c0c <main+0x4c>)
  402bc6:	4798      	blx	r3
	board_init();
  402bc8:	4b11      	ldr	r3, [pc, #68]	; (402c10 <main+0x50>)
  402bca:	4798      	blx	r3

	configure_lcd();
  402bcc:	4b11      	ldr	r3, [pc, #68]	; (402c14 <main+0x54>)
  402bce:	4798      	blx	r3
	configure_botao();
  402bd0:	4b11      	ldr	r3, [pc, #68]	; (402c18 <main+0x58>)
  402bd2:	4798      	blx	r3
	configure_adc();
  402bd4:	4b11      	ldr	r3, [pc, #68]	; (402c1c <main+0x5c>)
  402bd6:	4798      	blx	r3
	configure_tc();
  402bd8:	4b11      	ldr	r3, [pc, #68]	; (402c20 <main+0x60>)
  402bda:	4798      	blx	r3


	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  402bdc:	2000      	movs	r0, #0
  402bde:	4b11      	ldr	r3, [pc, #68]	; (402c24 <main+0x64>)
  402be0:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  402be2:	200a      	movs	r0, #10
  402be4:	2114      	movs	r1, #20
  402be6:	4a10      	ldr	r2, [pc, #64]	; (402c28 <main+0x68>)
  402be8:	4b10      	ldr	r3, [pc, #64]	; (402c2c <main+0x6c>)
  402bea:	4798      	blx	r3
	ili93xx_draw_filled_circle(120,160,60);
  402bec:	2078      	movs	r0, #120	; 0x78
  402bee:	21a0      	movs	r1, #160	; 0xa0
  402bf0:	223c      	movs	r2, #60	; 0x3c
  402bf2:	4b0f      	ldr	r3, [pc, #60]	; (402c30 <main+0x70>)
  402bf4:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  402bf6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402bfa:	4b0a      	ldr	r3, [pc, #40]	; (402c24 <main+0x64>)
  402bfc:	4798      	blx	r3
	ili93xx_draw_filled_circle(120,160,55);
  402bfe:	2078      	movs	r0, #120	; 0x78
  402c00:	21a0      	movs	r1, #160	; 0xa0
  402c02:	2237      	movs	r2, #55	; 0x37
  402c04:	4b0a      	ldr	r3, [pc, #40]	; (402c30 <main+0x70>)
  402c06:	4798      	blx	r3

	while (1) {
	}
  402c08:	e7fe      	b.n	402c08 <main+0x48>
  402c0a:	bf00      	nop
  402c0c:	00400665 	.word	0x00400665
  402c10:	00400709 	.word	0x00400709
  402c14:	00402999 	.word	0x00402999
  402c18:	00402a5d 	.word	0x00402a5d
  402c1c:	00402b35 	.word	0x00402b35
  402c20:	00402acd 	.word	0x00402acd
  402c24:	004010b9 	.word	0x004010b9
  402c28:	004086d0 	.word	0x004086d0
  402c2c:	004016e1 	.word	0x004016e1
  402c30:	004014f5 	.word	0x004014f5

00402c34 <arm_sin_f32>:
  402c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c36:	491e      	ldr	r1, [pc, #120]	; (402cb0 <arm_sin_f32+0x7c>)
  402c38:	4606      	mov	r6, r0
  402c3a:	f000 fda9 	bl	403790 <__aeabi_fmul>
  402c3e:	4605      	mov	r5, r0
  402c40:	f000 ff6c 	bl	403b1c <__aeabi_f2iz>
  402c44:	2100      	movs	r1, #0
  402c46:	4604      	mov	r4, r0
  402c48:	4630      	mov	r0, r6
  402c4a:	f000 ff3f 	bl	403acc <__aeabi_fcmplt>
  402c4e:	b100      	cbz	r0, 402c52 <arm_sin_f32+0x1e>
  402c50:	3c01      	subs	r4, #1
  402c52:	4620      	mov	r0, r4
  402c54:	f000 fd48 	bl	4036e8 <__aeabi_i2f>
  402c58:	4601      	mov	r1, r0
  402c5a:	4628      	mov	r0, r5
  402c5c:	f000 fc8e 	bl	40357c <__aeabi_fsub>
  402c60:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
  402c64:	f000 fd94 	bl	403790 <__aeabi_fmul>
  402c68:	4606      	mov	r6, r0
  402c6a:	f000 ff7d 	bl	403b68 <__aeabi_f2uiz>
  402c6e:	f3c0 0408 	ubfx	r4, r0, #0, #9
  402c72:	4620      	mov	r0, r4
  402c74:	f000 fd34 	bl	4036e0 <__aeabi_ui2f>
  402c78:	4601      	mov	r1, r0
  402c7a:	4630      	mov	r0, r6
  402c7c:	f000 fc7e 	bl	40357c <__aeabi_fsub>
  402c80:	4d0c      	ldr	r5, [pc, #48]	; (402cb4 <arm_sin_f32+0x80>)
  402c82:	4606      	mov	r6, r0
  402c84:	4601      	mov	r1, r0
  402c86:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402c8a:	f000 fc77 	bl	40357c <__aeabi_fsub>
  402c8e:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402c92:	f000 fd7d 	bl	403790 <__aeabi_fmul>
  402c96:	3401      	adds	r4, #1
  402c98:	4607      	mov	r7, r0
  402c9a:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402c9e:	4630      	mov	r0, r6
  402ca0:	f000 fd76 	bl	403790 <__aeabi_fmul>
  402ca4:	4601      	mov	r1, r0
  402ca6:	4638      	mov	r0, r7
  402ca8:	f000 fc6a 	bl	403580 <__addsf3>
  402cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402cae:	bf00      	nop
  402cb0:	3e22f983 	.word	0x3e22f983
  402cb4:	004086dc 	.word	0x004086dc

00402cb8 <arm_cos_f32>:
  402cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402cba:	491f      	ldr	r1, [pc, #124]	; (402d38 <arm_cos_f32+0x80>)
  402cbc:	f000 fd68 	bl	403790 <__aeabi_fmul>
  402cc0:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
  402cc4:	f000 fc5c 	bl	403580 <__addsf3>
  402cc8:	4604      	mov	r4, r0
  402cca:	f000 ff27 	bl	403b1c <__aeabi_f2iz>
  402cce:	2100      	movs	r1, #0
  402cd0:	4605      	mov	r5, r0
  402cd2:	4620      	mov	r0, r4
  402cd4:	f000 fefa 	bl	403acc <__aeabi_fcmplt>
  402cd8:	b100      	cbz	r0, 402cdc <arm_cos_f32+0x24>
  402cda:	3d01      	subs	r5, #1
  402cdc:	4628      	mov	r0, r5
  402cde:	f000 fd03 	bl	4036e8 <__aeabi_i2f>
  402ce2:	4601      	mov	r1, r0
  402ce4:	4620      	mov	r0, r4
  402ce6:	f000 fc49 	bl	40357c <__aeabi_fsub>
  402cea:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
  402cee:	f000 fd4f 	bl	403790 <__aeabi_fmul>
  402cf2:	4606      	mov	r6, r0
  402cf4:	f000 ff38 	bl	403b68 <__aeabi_f2uiz>
  402cf8:	f3c0 0408 	ubfx	r4, r0, #0, #9
  402cfc:	4620      	mov	r0, r4
  402cfe:	f000 fcef 	bl	4036e0 <__aeabi_ui2f>
  402d02:	4601      	mov	r1, r0
  402d04:	4630      	mov	r0, r6
  402d06:	f000 fc39 	bl	40357c <__aeabi_fsub>
  402d0a:	4d0c      	ldr	r5, [pc, #48]	; (402d3c <arm_cos_f32+0x84>)
  402d0c:	4606      	mov	r6, r0
  402d0e:	4601      	mov	r1, r0
  402d10:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402d14:	f000 fc32 	bl	40357c <__aeabi_fsub>
  402d18:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402d1c:	f000 fd38 	bl	403790 <__aeabi_fmul>
  402d20:	3401      	adds	r4, #1
  402d22:	4607      	mov	r7, r0
  402d24:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402d28:	4630      	mov	r0, r6
  402d2a:	f000 fd31 	bl	403790 <__aeabi_fmul>
  402d2e:	4601      	mov	r1, r0
  402d30:	4638      	mov	r0, r7
  402d32:	f000 fc25 	bl	403580 <__addsf3>
  402d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d38:	3e22f983 	.word	0x3e22f983
  402d3c:	004086dc 	.word	0x004086dc

00402d40 <__aeabi_drsub>:
  402d40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402d44:	e002      	b.n	402d4c <__adddf3>
  402d46:	bf00      	nop

00402d48 <__aeabi_dsub>:
  402d48:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402d4c <__adddf3>:
  402d4c:	b530      	push	{r4, r5, lr}
  402d4e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402d52:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402d56:	ea94 0f05 	teq	r4, r5
  402d5a:	bf08      	it	eq
  402d5c:	ea90 0f02 	teqeq	r0, r2
  402d60:	bf1f      	itttt	ne
  402d62:	ea54 0c00 	orrsne.w	ip, r4, r0
  402d66:	ea55 0c02 	orrsne.w	ip, r5, r2
  402d6a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402d6e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402d72:	f000 80e2 	beq.w	402f3a <__adddf3+0x1ee>
  402d76:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402d7a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402d7e:	bfb8      	it	lt
  402d80:	426d      	neglt	r5, r5
  402d82:	dd0c      	ble.n	402d9e <__adddf3+0x52>
  402d84:	442c      	add	r4, r5
  402d86:	ea80 0202 	eor.w	r2, r0, r2
  402d8a:	ea81 0303 	eor.w	r3, r1, r3
  402d8e:	ea82 0000 	eor.w	r0, r2, r0
  402d92:	ea83 0101 	eor.w	r1, r3, r1
  402d96:	ea80 0202 	eor.w	r2, r0, r2
  402d9a:	ea81 0303 	eor.w	r3, r1, r3
  402d9e:	2d36      	cmp	r5, #54	; 0x36
  402da0:	bf88      	it	hi
  402da2:	bd30      	pophi	{r4, r5, pc}
  402da4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402da8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402dac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402db0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402db4:	d002      	beq.n	402dbc <__adddf3+0x70>
  402db6:	4240      	negs	r0, r0
  402db8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402dbc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402dc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402dc4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402dc8:	d002      	beq.n	402dd0 <__adddf3+0x84>
  402dca:	4252      	negs	r2, r2
  402dcc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402dd0:	ea94 0f05 	teq	r4, r5
  402dd4:	f000 80a7 	beq.w	402f26 <__adddf3+0x1da>
  402dd8:	f1a4 0401 	sub.w	r4, r4, #1
  402ddc:	f1d5 0e20 	rsbs	lr, r5, #32
  402de0:	db0d      	blt.n	402dfe <__adddf3+0xb2>
  402de2:	fa02 fc0e 	lsl.w	ip, r2, lr
  402de6:	fa22 f205 	lsr.w	r2, r2, r5
  402dea:	1880      	adds	r0, r0, r2
  402dec:	f141 0100 	adc.w	r1, r1, #0
  402df0:	fa03 f20e 	lsl.w	r2, r3, lr
  402df4:	1880      	adds	r0, r0, r2
  402df6:	fa43 f305 	asr.w	r3, r3, r5
  402dfa:	4159      	adcs	r1, r3
  402dfc:	e00e      	b.n	402e1c <__adddf3+0xd0>
  402dfe:	f1a5 0520 	sub.w	r5, r5, #32
  402e02:	f10e 0e20 	add.w	lr, lr, #32
  402e06:	2a01      	cmp	r2, #1
  402e08:	fa03 fc0e 	lsl.w	ip, r3, lr
  402e0c:	bf28      	it	cs
  402e0e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402e12:	fa43 f305 	asr.w	r3, r3, r5
  402e16:	18c0      	adds	r0, r0, r3
  402e18:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402e1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402e20:	d507      	bpl.n	402e32 <__adddf3+0xe6>
  402e22:	f04f 0e00 	mov.w	lr, #0
  402e26:	f1dc 0c00 	rsbs	ip, ip, #0
  402e2a:	eb7e 0000 	sbcs.w	r0, lr, r0
  402e2e:	eb6e 0101 	sbc.w	r1, lr, r1
  402e32:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402e36:	d31b      	bcc.n	402e70 <__adddf3+0x124>
  402e38:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402e3c:	d30c      	bcc.n	402e58 <__adddf3+0x10c>
  402e3e:	0849      	lsrs	r1, r1, #1
  402e40:	ea5f 0030 	movs.w	r0, r0, rrx
  402e44:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402e48:	f104 0401 	add.w	r4, r4, #1
  402e4c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402e50:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402e54:	f080 809a 	bcs.w	402f8c <__adddf3+0x240>
  402e58:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402e5c:	bf08      	it	eq
  402e5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402e62:	f150 0000 	adcs.w	r0, r0, #0
  402e66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402e6a:	ea41 0105 	orr.w	r1, r1, r5
  402e6e:	bd30      	pop	{r4, r5, pc}
  402e70:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402e74:	4140      	adcs	r0, r0
  402e76:	eb41 0101 	adc.w	r1, r1, r1
  402e7a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402e7e:	f1a4 0401 	sub.w	r4, r4, #1
  402e82:	d1e9      	bne.n	402e58 <__adddf3+0x10c>
  402e84:	f091 0f00 	teq	r1, #0
  402e88:	bf04      	itt	eq
  402e8a:	4601      	moveq	r1, r0
  402e8c:	2000      	moveq	r0, #0
  402e8e:	fab1 f381 	clz	r3, r1
  402e92:	bf08      	it	eq
  402e94:	3320      	addeq	r3, #32
  402e96:	f1a3 030b 	sub.w	r3, r3, #11
  402e9a:	f1b3 0220 	subs.w	r2, r3, #32
  402e9e:	da0c      	bge.n	402eba <__adddf3+0x16e>
  402ea0:	320c      	adds	r2, #12
  402ea2:	dd08      	ble.n	402eb6 <__adddf3+0x16a>
  402ea4:	f102 0c14 	add.w	ip, r2, #20
  402ea8:	f1c2 020c 	rsb	r2, r2, #12
  402eac:	fa01 f00c 	lsl.w	r0, r1, ip
  402eb0:	fa21 f102 	lsr.w	r1, r1, r2
  402eb4:	e00c      	b.n	402ed0 <__adddf3+0x184>
  402eb6:	f102 0214 	add.w	r2, r2, #20
  402eba:	bfd8      	it	le
  402ebc:	f1c2 0c20 	rsble	ip, r2, #32
  402ec0:	fa01 f102 	lsl.w	r1, r1, r2
  402ec4:	fa20 fc0c 	lsr.w	ip, r0, ip
  402ec8:	bfdc      	itt	le
  402eca:	ea41 010c 	orrle.w	r1, r1, ip
  402ece:	4090      	lslle	r0, r2
  402ed0:	1ae4      	subs	r4, r4, r3
  402ed2:	bfa2      	ittt	ge
  402ed4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402ed8:	4329      	orrge	r1, r5
  402eda:	bd30      	popge	{r4, r5, pc}
  402edc:	ea6f 0404 	mvn.w	r4, r4
  402ee0:	3c1f      	subs	r4, #31
  402ee2:	da1c      	bge.n	402f1e <__adddf3+0x1d2>
  402ee4:	340c      	adds	r4, #12
  402ee6:	dc0e      	bgt.n	402f06 <__adddf3+0x1ba>
  402ee8:	f104 0414 	add.w	r4, r4, #20
  402eec:	f1c4 0220 	rsb	r2, r4, #32
  402ef0:	fa20 f004 	lsr.w	r0, r0, r4
  402ef4:	fa01 f302 	lsl.w	r3, r1, r2
  402ef8:	ea40 0003 	orr.w	r0, r0, r3
  402efc:	fa21 f304 	lsr.w	r3, r1, r4
  402f00:	ea45 0103 	orr.w	r1, r5, r3
  402f04:	bd30      	pop	{r4, r5, pc}
  402f06:	f1c4 040c 	rsb	r4, r4, #12
  402f0a:	f1c4 0220 	rsb	r2, r4, #32
  402f0e:	fa20 f002 	lsr.w	r0, r0, r2
  402f12:	fa01 f304 	lsl.w	r3, r1, r4
  402f16:	ea40 0003 	orr.w	r0, r0, r3
  402f1a:	4629      	mov	r1, r5
  402f1c:	bd30      	pop	{r4, r5, pc}
  402f1e:	fa21 f004 	lsr.w	r0, r1, r4
  402f22:	4629      	mov	r1, r5
  402f24:	bd30      	pop	{r4, r5, pc}
  402f26:	f094 0f00 	teq	r4, #0
  402f2a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402f2e:	bf06      	itte	eq
  402f30:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402f34:	3401      	addeq	r4, #1
  402f36:	3d01      	subne	r5, #1
  402f38:	e74e      	b.n	402dd8 <__adddf3+0x8c>
  402f3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402f3e:	bf18      	it	ne
  402f40:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402f44:	d029      	beq.n	402f9a <__adddf3+0x24e>
  402f46:	ea94 0f05 	teq	r4, r5
  402f4a:	bf08      	it	eq
  402f4c:	ea90 0f02 	teqeq	r0, r2
  402f50:	d005      	beq.n	402f5e <__adddf3+0x212>
  402f52:	ea54 0c00 	orrs.w	ip, r4, r0
  402f56:	bf04      	itt	eq
  402f58:	4619      	moveq	r1, r3
  402f5a:	4610      	moveq	r0, r2
  402f5c:	bd30      	pop	{r4, r5, pc}
  402f5e:	ea91 0f03 	teq	r1, r3
  402f62:	bf1e      	ittt	ne
  402f64:	2100      	movne	r1, #0
  402f66:	2000      	movne	r0, #0
  402f68:	bd30      	popne	{r4, r5, pc}
  402f6a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402f6e:	d105      	bne.n	402f7c <__adddf3+0x230>
  402f70:	0040      	lsls	r0, r0, #1
  402f72:	4149      	adcs	r1, r1
  402f74:	bf28      	it	cs
  402f76:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402f7a:	bd30      	pop	{r4, r5, pc}
  402f7c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402f80:	bf3c      	itt	cc
  402f82:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402f86:	bd30      	popcc	{r4, r5, pc}
  402f88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402f8c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402f90:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402f94:	f04f 0000 	mov.w	r0, #0
  402f98:	bd30      	pop	{r4, r5, pc}
  402f9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402f9e:	bf1a      	itte	ne
  402fa0:	4619      	movne	r1, r3
  402fa2:	4610      	movne	r0, r2
  402fa4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402fa8:	bf1c      	itt	ne
  402faa:	460b      	movne	r3, r1
  402fac:	4602      	movne	r2, r0
  402fae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402fb2:	bf06      	itte	eq
  402fb4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402fb8:	ea91 0f03 	teqeq	r1, r3
  402fbc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402fc0:	bd30      	pop	{r4, r5, pc}
  402fc2:	bf00      	nop

00402fc4 <__aeabi_ui2d>:
  402fc4:	f090 0f00 	teq	r0, #0
  402fc8:	bf04      	itt	eq
  402fca:	2100      	moveq	r1, #0
  402fcc:	4770      	bxeq	lr
  402fce:	b530      	push	{r4, r5, lr}
  402fd0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402fd4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402fd8:	f04f 0500 	mov.w	r5, #0
  402fdc:	f04f 0100 	mov.w	r1, #0
  402fe0:	e750      	b.n	402e84 <__adddf3+0x138>
  402fe2:	bf00      	nop

00402fe4 <__aeabi_i2d>:
  402fe4:	f090 0f00 	teq	r0, #0
  402fe8:	bf04      	itt	eq
  402fea:	2100      	moveq	r1, #0
  402fec:	4770      	bxeq	lr
  402fee:	b530      	push	{r4, r5, lr}
  402ff0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402ff4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402ff8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402ffc:	bf48      	it	mi
  402ffe:	4240      	negmi	r0, r0
  403000:	f04f 0100 	mov.w	r1, #0
  403004:	e73e      	b.n	402e84 <__adddf3+0x138>
  403006:	bf00      	nop

00403008 <__aeabi_f2d>:
  403008:	0042      	lsls	r2, r0, #1
  40300a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40300e:	ea4f 0131 	mov.w	r1, r1, rrx
  403012:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403016:	bf1f      	itttt	ne
  403018:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40301c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403020:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403024:	4770      	bxne	lr
  403026:	f092 0f00 	teq	r2, #0
  40302a:	bf14      	ite	ne
  40302c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403030:	4770      	bxeq	lr
  403032:	b530      	push	{r4, r5, lr}
  403034:	f44f 7460 	mov.w	r4, #896	; 0x380
  403038:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40303c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403040:	e720      	b.n	402e84 <__adddf3+0x138>
  403042:	bf00      	nop

00403044 <__aeabi_ul2d>:
  403044:	ea50 0201 	orrs.w	r2, r0, r1
  403048:	bf08      	it	eq
  40304a:	4770      	bxeq	lr
  40304c:	b530      	push	{r4, r5, lr}
  40304e:	f04f 0500 	mov.w	r5, #0
  403052:	e00a      	b.n	40306a <__aeabi_l2d+0x16>

00403054 <__aeabi_l2d>:
  403054:	ea50 0201 	orrs.w	r2, r0, r1
  403058:	bf08      	it	eq
  40305a:	4770      	bxeq	lr
  40305c:	b530      	push	{r4, r5, lr}
  40305e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403062:	d502      	bpl.n	40306a <__aeabi_l2d+0x16>
  403064:	4240      	negs	r0, r0
  403066:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40306a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40306e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403072:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403076:	f43f aedc 	beq.w	402e32 <__adddf3+0xe6>
  40307a:	f04f 0203 	mov.w	r2, #3
  40307e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403082:	bf18      	it	ne
  403084:	3203      	addne	r2, #3
  403086:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40308a:	bf18      	it	ne
  40308c:	3203      	addne	r2, #3
  40308e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403092:	f1c2 0320 	rsb	r3, r2, #32
  403096:	fa00 fc03 	lsl.w	ip, r0, r3
  40309a:	fa20 f002 	lsr.w	r0, r0, r2
  40309e:	fa01 fe03 	lsl.w	lr, r1, r3
  4030a2:	ea40 000e 	orr.w	r0, r0, lr
  4030a6:	fa21 f102 	lsr.w	r1, r1, r2
  4030aa:	4414      	add	r4, r2
  4030ac:	e6c1      	b.n	402e32 <__adddf3+0xe6>
  4030ae:	bf00      	nop

004030b0 <__aeabi_dmul>:
  4030b0:	b570      	push	{r4, r5, r6, lr}
  4030b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4030b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4030ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4030be:	bf1d      	ittte	ne
  4030c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4030c4:	ea94 0f0c 	teqne	r4, ip
  4030c8:	ea95 0f0c 	teqne	r5, ip
  4030cc:	f000 f8de 	bleq	40328c <__aeabi_dmul+0x1dc>
  4030d0:	442c      	add	r4, r5
  4030d2:	ea81 0603 	eor.w	r6, r1, r3
  4030d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4030da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4030de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4030e2:	bf18      	it	ne
  4030e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4030e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4030ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4030f0:	d038      	beq.n	403164 <__aeabi_dmul+0xb4>
  4030f2:	fba0 ce02 	umull	ip, lr, r0, r2
  4030f6:	f04f 0500 	mov.w	r5, #0
  4030fa:	fbe1 e502 	umlal	lr, r5, r1, r2
  4030fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403102:	fbe0 e503 	umlal	lr, r5, r0, r3
  403106:	f04f 0600 	mov.w	r6, #0
  40310a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40310e:	f09c 0f00 	teq	ip, #0
  403112:	bf18      	it	ne
  403114:	f04e 0e01 	orrne.w	lr, lr, #1
  403118:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40311c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403120:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403124:	d204      	bcs.n	403130 <__aeabi_dmul+0x80>
  403126:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40312a:	416d      	adcs	r5, r5
  40312c:	eb46 0606 	adc.w	r6, r6, r6
  403130:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403134:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403138:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40313c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403140:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403144:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403148:	bf88      	it	hi
  40314a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40314e:	d81e      	bhi.n	40318e <__aeabi_dmul+0xde>
  403150:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403154:	bf08      	it	eq
  403156:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40315a:	f150 0000 	adcs.w	r0, r0, #0
  40315e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403162:	bd70      	pop	{r4, r5, r6, pc}
  403164:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403168:	ea46 0101 	orr.w	r1, r6, r1
  40316c:	ea40 0002 	orr.w	r0, r0, r2
  403170:	ea81 0103 	eor.w	r1, r1, r3
  403174:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403178:	bfc2      	ittt	gt
  40317a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40317e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403182:	bd70      	popgt	{r4, r5, r6, pc}
  403184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403188:	f04f 0e00 	mov.w	lr, #0
  40318c:	3c01      	subs	r4, #1
  40318e:	f300 80ab 	bgt.w	4032e8 <__aeabi_dmul+0x238>
  403192:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403196:	bfde      	ittt	le
  403198:	2000      	movle	r0, #0
  40319a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40319e:	bd70      	pople	{r4, r5, r6, pc}
  4031a0:	f1c4 0400 	rsb	r4, r4, #0
  4031a4:	3c20      	subs	r4, #32
  4031a6:	da35      	bge.n	403214 <__aeabi_dmul+0x164>
  4031a8:	340c      	adds	r4, #12
  4031aa:	dc1b      	bgt.n	4031e4 <__aeabi_dmul+0x134>
  4031ac:	f104 0414 	add.w	r4, r4, #20
  4031b0:	f1c4 0520 	rsb	r5, r4, #32
  4031b4:	fa00 f305 	lsl.w	r3, r0, r5
  4031b8:	fa20 f004 	lsr.w	r0, r0, r4
  4031bc:	fa01 f205 	lsl.w	r2, r1, r5
  4031c0:	ea40 0002 	orr.w	r0, r0, r2
  4031c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4031c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4031cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4031d0:	fa21 f604 	lsr.w	r6, r1, r4
  4031d4:	eb42 0106 	adc.w	r1, r2, r6
  4031d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4031dc:	bf08      	it	eq
  4031de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4031e2:	bd70      	pop	{r4, r5, r6, pc}
  4031e4:	f1c4 040c 	rsb	r4, r4, #12
  4031e8:	f1c4 0520 	rsb	r5, r4, #32
  4031ec:	fa00 f304 	lsl.w	r3, r0, r4
  4031f0:	fa20 f005 	lsr.w	r0, r0, r5
  4031f4:	fa01 f204 	lsl.w	r2, r1, r4
  4031f8:	ea40 0002 	orr.w	r0, r0, r2
  4031fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403200:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403204:	f141 0100 	adc.w	r1, r1, #0
  403208:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40320c:	bf08      	it	eq
  40320e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403212:	bd70      	pop	{r4, r5, r6, pc}
  403214:	f1c4 0520 	rsb	r5, r4, #32
  403218:	fa00 f205 	lsl.w	r2, r0, r5
  40321c:	ea4e 0e02 	orr.w	lr, lr, r2
  403220:	fa20 f304 	lsr.w	r3, r0, r4
  403224:	fa01 f205 	lsl.w	r2, r1, r5
  403228:	ea43 0302 	orr.w	r3, r3, r2
  40322c:	fa21 f004 	lsr.w	r0, r1, r4
  403230:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403234:	fa21 f204 	lsr.w	r2, r1, r4
  403238:	ea20 0002 	bic.w	r0, r0, r2
  40323c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403240:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403244:	bf08      	it	eq
  403246:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40324a:	bd70      	pop	{r4, r5, r6, pc}
  40324c:	f094 0f00 	teq	r4, #0
  403250:	d10f      	bne.n	403272 <__aeabi_dmul+0x1c2>
  403252:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403256:	0040      	lsls	r0, r0, #1
  403258:	eb41 0101 	adc.w	r1, r1, r1
  40325c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403260:	bf08      	it	eq
  403262:	3c01      	subeq	r4, #1
  403264:	d0f7      	beq.n	403256 <__aeabi_dmul+0x1a6>
  403266:	ea41 0106 	orr.w	r1, r1, r6
  40326a:	f095 0f00 	teq	r5, #0
  40326e:	bf18      	it	ne
  403270:	4770      	bxne	lr
  403272:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403276:	0052      	lsls	r2, r2, #1
  403278:	eb43 0303 	adc.w	r3, r3, r3
  40327c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403280:	bf08      	it	eq
  403282:	3d01      	subeq	r5, #1
  403284:	d0f7      	beq.n	403276 <__aeabi_dmul+0x1c6>
  403286:	ea43 0306 	orr.w	r3, r3, r6
  40328a:	4770      	bx	lr
  40328c:	ea94 0f0c 	teq	r4, ip
  403290:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403294:	bf18      	it	ne
  403296:	ea95 0f0c 	teqne	r5, ip
  40329a:	d00c      	beq.n	4032b6 <__aeabi_dmul+0x206>
  40329c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4032a0:	bf18      	it	ne
  4032a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4032a6:	d1d1      	bne.n	40324c <__aeabi_dmul+0x19c>
  4032a8:	ea81 0103 	eor.w	r1, r1, r3
  4032ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4032b0:	f04f 0000 	mov.w	r0, #0
  4032b4:	bd70      	pop	{r4, r5, r6, pc}
  4032b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4032ba:	bf06      	itte	eq
  4032bc:	4610      	moveq	r0, r2
  4032be:	4619      	moveq	r1, r3
  4032c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4032c4:	d019      	beq.n	4032fa <__aeabi_dmul+0x24a>
  4032c6:	ea94 0f0c 	teq	r4, ip
  4032ca:	d102      	bne.n	4032d2 <__aeabi_dmul+0x222>
  4032cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4032d0:	d113      	bne.n	4032fa <__aeabi_dmul+0x24a>
  4032d2:	ea95 0f0c 	teq	r5, ip
  4032d6:	d105      	bne.n	4032e4 <__aeabi_dmul+0x234>
  4032d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4032dc:	bf1c      	itt	ne
  4032de:	4610      	movne	r0, r2
  4032e0:	4619      	movne	r1, r3
  4032e2:	d10a      	bne.n	4032fa <__aeabi_dmul+0x24a>
  4032e4:	ea81 0103 	eor.w	r1, r1, r3
  4032e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4032ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4032f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4032f4:	f04f 0000 	mov.w	r0, #0
  4032f8:	bd70      	pop	{r4, r5, r6, pc}
  4032fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4032fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403302:	bd70      	pop	{r4, r5, r6, pc}

00403304 <__aeabi_ddiv>:
  403304:	b570      	push	{r4, r5, r6, lr}
  403306:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40330a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40330e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403312:	bf1d      	ittte	ne
  403314:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403318:	ea94 0f0c 	teqne	r4, ip
  40331c:	ea95 0f0c 	teqne	r5, ip
  403320:	f000 f8a7 	bleq	403472 <__aeabi_ddiv+0x16e>
  403324:	eba4 0405 	sub.w	r4, r4, r5
  403328:	ea81 0e03 	eor.w	lr, r1, r3
  40332c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403330:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403334:	f000 8088 	beq.w	403448 <__aeabi_ddiv+0x144>
  403338:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40333c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403340:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403344:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403348:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40334c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403350:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403354:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403358:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40335c:	429d      	cmp	r5, r3
  40335e:	bf08      	it	eq
  403360:	4296      	cmpeq	r6, r2
  403362:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403366:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40336a:	d202      	bcs.n	403372 <__aeabi_ddiv+0x6e>
  40336c:	085b      	lsrs	r3, r3, #1
  40336e:	ea4f 0232 	mov.w	r2, r2, rrx
  403372:	1ab6      	subs	r6, r6, r2
  403374:	eb65 0503 	sbc.w	r5, r5, r3
  403378:	085b      	lsrs	r3, r3, #1
  40337a:	ea4f 0232 	mov.w	r2, r2, rrx
  40337e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403382:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403386:	ebb6 0e02 	subs.w	lr, r6, r2
  40338a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40338e:	bf22      	ittt	cs
  403390:	1ab6      	subcs	r6, r6, r2
  403392:	4675      	movcs	r5, lr
  403394:	ea40 000c 	orrcs.w	r0, r0, ip
  403398:	085b      	lsrs	r3, r3, #1
  40339a:	ea4f 0232 	mov.w	r2, r2, rrx
  40339e:	ebb6 0e02 	subs.w	lr, r6, r2
  4033a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4033a6:	bf22      	ittt	cs
  4033a8:	1ab6      	subcs	r6, r6, r2
  4033aa:	4675      	movcs	r5, lr
  4033ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4033b0:	085b      	lsrs	r3, r3, #1
  4033b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4033b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4033ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4033be:	bf22      	ittt	cs
  4033c0:	1ab6      	subcs	r6, r6, r2
  4033c2:	4675      	movcs	r5, lr
  4033c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4033c8:	085b      	lsrs	r3, r3, #1
  4033ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4033ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4033d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4033d6:	bf22      	ittt	cs
  4033d8:	1ab6      	subcs	r6, r6, r2
  4033da:	4675      	movcs	r5, lr
  4033dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4033e0:	ea55 0e06 	orrs.w	lr, r5, r6
  4033e4:	d018      	beq.n	403418 <__aeabi_ddiv+0x114>
  4033e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4033ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4033ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4033f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4033f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4033fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4033fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403402:	d1c0      	bne.n	403386 <__aeabi_ddiv+0x82>
  403404:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403408:	d10b      	bne.n	403422 <__aeabi_ddiv+0x11e>
  40340a:	ea41 0100 	orr.w	r1, r1, r0
  40340e:	f04f 0000 	mov.w	r0, #0
  403412:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403416:	e7b6      	b.n	403386 <__aeabi_ddiv+0x82>
  403418:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40341c:	bf04      	itt	eq
  40341e:	4301      	orreq	r1, r0
  403420:	2000      	moveq	r0, #0
  403422:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403426:	bf88      	it	hi
  403428:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40342c:	f63f aeaf 	bhi.w	40318e <__aeabi_dmul+0xde>
  403430:	ebb5 0c03 	subs.w	ip, r5, r3
  403434:	bf04      	itt	eq
  403436:	ebb6 0c02 	subseq.w	ip, r6, r2
  40343a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40343e:	f150 0000 	adcs.w	r0, r0, #0
  403442:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403446:	bd70      	pop	{r4, r5, r6, pc}
  403448:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40344c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403450:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403454:	bfc2      	ittt	gt
  403456:	ebd4 050c 	rsbsgt	r5, r4, ip
  40345a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40345e:	bd70      	popgt	{r4, r5, r6, pc}
  403460:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403464:	f04f 0e00 	mov.w	lr, #0
  403468:	3c01      	subs	r4, #1
  40346a:	e690      	b.n	40318e <__aeabi_dmul+0xde>
  40346c:	ea45 0e06 	orr.w	lr, r5, r6
  403470:	e68d      	b.n	40318e <__aeabi_dmul+0xde>
  403472:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403476:	ea94 0f0c 	teq	r4, ip
  40347a:	bf08      	it	eq
  40347c:	ea95 0f0c 	teqeq	r5, ip
  403480:	f43f af3b 	beq.w	4032fa <__aeabi_dmul+0x24a>
  403484:	ea94 0f0c 	teq	r4, ip
  403488:	d10a      	bne.n	4034a0 <__aeabi_ddiv+0x19c>
  40348a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40348e:	f47f af34 	bne.w	4032fa <__aeabi_dmul+0x24a>
  403492:	ea95 0f0c 	teq	r5, ip
  403496:	f47f af25 	bne.w	4032e4 <__aeabi_dmul+0x234>
  40349a:	4610      	mov	r0, r2
  40349c:	4619      	mov	r1, r3
  40349e:	e72c      	b.n	4032fa <__aeabi_dmul+0x24a>
  4034a0:	ea95 0f0c 	teq	r5, ip
  4034a4:	d106      	bne.n	4034b4 <__aeabi_ddiv+0x1b0>
  4034a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4034aa:	f43f aefd 	beq.w	4032a8 <__aeabi_dmul+0x1f8>
  4034ae:	4610      	mov	r0, r2
  4034b0:	4619      	mov	r1, r3
  4034b2:	e722      	b.n	4032fa <__aeabi_dmul+0x24a>
  4034b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4034b8:	bf18      	it	ne
  4034ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4034be:	f47f aec5 	bne.w	40324c <__aeabi_dmul+0x19c>
  4034c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4034c6:	f47f af0d 	bne.w	4032e4 <__aeabi_dmul+0x234>
  4034ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4034ce:	f47f aeeb 	bne.w	4032a8 <__aeabi_dmul+0x1f8>
  4034d2:	e712      	b.n	4032fa <__aeabi_dmul+0x24a>

004034d4 <__aeabi_d2f>:
  4034d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4034d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4034dc:	bf24      	itt	cs
  4034de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4034e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4034e6:	d90d      	bls.n	403504 <__aeabi_d2f+0x30>
  4034e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4034ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4034f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4034f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4034f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4034fc:	bf08      	it	eq
  4034fe:	f020 0001 	biceq.w	r0, r0, #1
  403502:	4770      	bx	lr
  403504:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403508:	d121      	bne.n	40354e <__aeabi_d2f+0x7a>
  40350a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40350e:	bfbc      	itt	lt
  403510:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403514:	4770      	bxlt	lr
  403516:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40351a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40351e:	f1c2 0218 	rsb	r2, r2, #24
  403522:	f1c2 0c20 	rsb	ip, r2, #32
  403526:	fa10 f30c 	lsls.w	r3, r0, ip
  40352a:	fa20 f002 	lsr.w	r0, r0, r2
  40352e:	bf18      	it	ne
  403530:	f040 0001 	orrne.w	r0, r0, #1
  403534:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403538:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40353c:	fa03 fc0c 	lsl.w	ip, r3, ip
  403540:	ea40 000c 	orr.w	r0, r0, ip
  403544:	fa23 f302 	lsr.w	r3, r3, r2
  403548:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40354c:	e7cc      	b.n	4034e8 <__aeabi_d2f+0x14>
  40354e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403552:	d107      	bne.n	403564 <__aeabi_d2f+0x90>
  403554:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403558:	bf1e      	ittt	ne
  40355a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40355e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403562:	4770      	bxne	lr
  403564:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403568:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40356c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403570:	4770      	bx	lr
  403572:	bf00      	nop

00403574 <__aeabi_frsub>:
  403574:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  403578:	e002      	b.n	403580 <__addsf3>
  40357a:	bf00      	nop

0040357c <__aeabi_fsub>:
  40357c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00403580 <__addsf3>:
  403580:	0042      	lsls	r2, r0, #1
  403582:	bf1f      	itttt	ne
  403584:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  403588:	ea92 0f03 	teqne	r2, r3
  40358c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  403590:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403594:	d06a      	beq.n	40366c <__addsf3+0xec>
  403596:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40359a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40359e:	bfc1      	itttt	gt
  4035a0:	18d2      	addgt	r2, r2, r3
  4035a2:	4041      	eorgt	r1, r0
  4035a4:	4048      	eorgt	r0, r1
  4035a6:	4041      	eorgt	r1, r0
  4035a8:	bfb8      	it	lt
  4035aa:	425b      	neglt	r3, r3
  4035ac:	2b19      	cmp	r3, #25
  4035ae:	bf88      	it	hi
  4035b0:	4770      	bxhi	lr
  4035b2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4035b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4035ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4035be:	bf18      	it	ne
  4035c0:	4240      	negne	r0, r0
  4035c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4035c6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4035ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4035ce:	bf18      	it	ne
  4035d0:	4249      	negne	r1, r1
  4035d2:	ea92 0f03 	teq	r2, r3
  4035d6:	d03f      	beq.n	403658 <__addsf3+0xd8>
  4035d8:	f1a2 0201 	sub.w	r2, r2, #1
  4035dc:	fa41 fc03 	asr.w	ip, r1, r3
  4035e0:	eb10 000c 	adds.w	r0, r0, ip
  4035e4:	f1c3 0320 	rsb	r3, r3, #32
  4035e8:	fa01 f103 	lsl.w	r1, r1, r3
  4035ec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4035f0:	d502      	bpl.n	4035f8 <__addsf3+0x78>
  4035f2:	4249      	negs	r1, r1
  4035f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4035f8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4035fc:	d313      	bcc.n	403626 <__addsf3+0xa6>
  4035fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  403602:	d306      	bcc.n	403612 <__addsf3+0x92>
  403604:	0840      	lsrs	r0, r0, #1
  403606:	ea4f 0131 	mov.w	r1, r1, rrx
  40360a:	f102 0201 	add.w	r2, r2, #1
  40360e:	2afe      	cmp	r2, #254	; 0xfe
  403610:	d251      	bcs.n	4036b6 <__addsf3+0x136>
  403612:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  403616:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40361a:	bf08      	it	eq
  40361c:	f020 0001 	biceq.w	r0, r0, #1
  403620:	ea40 0003 	orr.w	r0, r0, r3
  403624:	4770      	bx	lr
  403626:	0049      	lsls	r1, r1, #1
  403628:	eb40 0000 	adc.w	r0, r0, r0
  40362c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  403630:	f1a2 0201 	sub.w	r2, r2, #1
  403634:	d1ed      	bne.n	403612 <__addsf3+0x92>
  403636:	fab0 fc80 	clz	ip, r0
  40363a:	f1ac 0c08 	sub.w	ip, ip, #8
  40363e:	ebb2 020c 	subs.w	r2, r2, ip
  403642:	fa00 f00c 	lsl.w	r0, r0, ip
  403646:	bfaa      	itet	ge
  403648:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40364c:	4252      	neglt	r2, r2
  40364e:	4318      	orrge	r0, r3
  403650:	bfbc      	itt	lt
  403652:	40d0      	lsrlt	r0, r2
  403654:	4318      	orrlt	r0, r3
  403656:	4770      	bx	lr
  403658:	f092 0f00 	teq	r2, #0
  40365c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  403660:	bf06      	itte	eq
  403662:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  403666:	3201      	addeq	r2, #1
  403668:	3b01      	subne	r3, #1
  40366a:	e7b5      	b.n	4035d8 <__addsf3+0x58>
  40366c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403670:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403674:	bf18      	it	ne
  403676:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40367a:	d021      	beq.n	4036c0 <__addsf3+0x140>
  40367c:	ea92 0f03 	teq	r2, r3
  403680:	d004      	beq.n	40368c <__addsf3+0x10c>
  403682:	f092 0f00 	teq	r2, #0
  403686:	bf08      	it	eq
  403688:	4608      	moveq	r0, r1
  40368a:	4770      	bx	lr
  40368c:	ea90 0f01 	teq	r0, r1
  403690:	bf1c      	itt	ne
  403692:	2000      	movne	r0, #0
  403694:	4770      	bxne	lr
  403696:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40369a:	d104      	bne.n	4036a6 <__addsf3+0x126>
  40369c:	0040      	lsls	r0, r0, #1
  40369e:	bf28      	it	cs
  4036a0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4036a4:	4770      	bx	lr
  4036a6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4036aa:	bf3c      	itt	cc
  4036ac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4036b0:	4770      	bxcc	lr
  4036b2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4036b6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4036ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4036be:	4770      	bx	lr
  4036c0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4036c4:	bf16      	itet	ne
  4036c6:	4608      	movne	r0, r1
  4036c8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4036cc:	4601      	movne	r1, r0
  4036ce:	0242      	lsls	r2, r0, #9
  4036d0:	bf06      	itte	eq
  4036d2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4036d6:	ea90 0f01 	teqeq	r0, r1
  4036da:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4036de:	4770      	bx	lr

004036e0 <__aeabi_ui2f>:
  4036e0:	f04f 0300 	mov.w	r3, #0
  4036e4:	e004      	b.n	4036f0 <__aeabi_i2f+0x8>
  4036e6:	bf00      	nop

004036e8 <__aeabi_i2f>:
  4036e8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4036ec:	bf48      	it	mi
  4036ee:	4240      	negmi	r0, r0
  4036f0:	ea5f 0c00 	movs.w	ip, r0
  4036f4:	bf08      	it	eq
  4036f6:	4770      	bxeq	lr
  4036f8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4036fc:	4601      	mov	r1, r0
  4036fe:	f04f 0000 	mov.w	r0, #0
  403702:	e01c      	b.n	40373e <__aeabi_l2f+0x2a>

00403704 <__aeabi_ul2f>:
  403704:	ea50 0201 	orrs.w	r2, r0, r1
  403708:	bf08      	it	eq
  40370a:	4770      	bxeq	lr
  40370c:	f04f 0300 	mov.w	r3, #0
  403710:	e00a      	b.n	403728 <__aeabi_l2f+0x14>
  403712:	bf00      	nop

00403714 <__aeabi_l2f>:
  403714:	ea50 0201 	orrs.w	r2, r0, r1
  403718:	bf08      	it	eq
  40371a:	4770      	bxeq	lr
  40371c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403720:	d502      	bpl.n	403728 <__aeabi_l2f+0x14>
  403722:	4240      	negs	r0, r0
  403724:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403728:	ea5f 0c01 	movs.w	ip, r1
  40372c:	bf02      	ittt	eq
  40372e:	4684      	moveq	ip, r0
  403730:	4601      	moveq	r1, r0
  403732:	2000      	moveq	r0, #0
  403734:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403738:	bf08      	it	eq
  40373a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40373e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  403742:	fabc f28c 	clz	r2, ip
  403746:	3a08      	subs	r2, #8
  403748:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40374c:	db10      	blt.n	403770 <__aeabi_l2f+0x5c>
  40374e:	fa01 fc02 	lsl.w	ip, r1, r2
  403752:	4463      	add	r3, ip
  403754:	fa00 fc02 	lsl.w	ip, r0, r2
  403758:	f1c2 0220 	rsb	r2, r2, #32
  40375c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403760:	fa20 f202 	lsr.w	r2, r0, r2
  403764:	eb43 0002 	adc.w	r0, r3, r2
  403768:	bf08      	it	eq
  40376a:	f020 0001 	biceq.w	r0, r0, #1
  40376e:	4770      	bx	lr
  403770:	f102 0220 	add.w	r2, r2, #32
  403774:	fa01 fc02 	lsl.w	ip, r1, r2
  403778:	f1c2 0220 	rsb	r2, r2, #32
  40377c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403780:	fa21 f202 	lsr.w	r2, r1, r2
  403784:	eb43 0002 	adc.w	r0, r3, r2
  403788:	bf08      	it	eq
  40378a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40378e:	4770      	bx	lr

00403790 <__aeabi_fmul>:
  403790:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403794:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403798:	bf1e      	ittt	ne
  40379a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40379e:	ea92 0f0c 	teqne	r2, ip
  4037a2:	ea93 0f0c 	teqne	r3, ip
  4037a6:	d06f      	beq.n	403888 <__aeabi_fmul+0xf8>
  4037a8:	441a      	add	r2, r3
  4037aa:	ea80 0c01 	eor.w	ip, r0, r1
  4037ae:	0240      	lsls	r0, r0, #9
  4037b0:	bf18      	it	ne
  4037b2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4037b6:	d01e      	beq.n	4037f6 <__aeabi_fmul+0x66>
  4037b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4037bc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4037c0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4037c4:	fba0 3101 	umull	r3, r1, r0, r1
  4037c8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4037cc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4037d0:	bf3e      	ittt	cc
  4037d2:	0049      	lslcc	r1, r1, #1
  4037d4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4037d8:	005b      	lslcc	r3, r3, #1
  4037da:	ea40 0001 	orr.w	r0, r0, r1
  4037de:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4037e2:	2afd      	cmp	r2, #253	; 0xfd
  4037e4:	d81d      	bhi.n	403822 <__aeabi_fmul+0x92>
  4037e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4037ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4037ee:	bf08      	it	eq
  4037f0:	f020 0001 	biceq.w	r0, r0, #1
  4037f4:	4770      	bx	lr
  4037f6:	f090 0f00 	teq	r0, #0
  4037fa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4037fe:	bf08      	it	eq
  403800:	0249      	lsleq	r1, r1, #9
  403802:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403806:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40380a:	3a7f      	subs	r2, #127	; 0x7f
  40380c:	bfc2      	ittt	gt
  40380e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403812:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403816:	4770      	bxgt	lr
  403818:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40381c:	f04f 0300 	mov.w	r3, #0
  403820:	3a01      	subs	r2, #1
  403822:	dc5d      	bgt.n	4038e0 <__aeabi_fmul+0x150>
  403824:	f112 0f19 	cmn.w	r2, #25
  403828:	bfdc      	itt	le
  40382a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40382e:	4770      	bxle	lr
  403830:	f1c2 0200 	rsb	r2, r2, #0
  403834:	0041      	lsls	r1, r0, #1
  403836:	fa21 f102 	lsr.w	r1, r1, r2
  40383a:	f1c2 0220 	rsb	r2, r2, #32
  40383e:	fa00 fc02 	lsl.w	ip, r0, r2
  403842:	ea5f 0031 	movs.w	r0, r1, rrx
  403846:	f140 0000 	adc.w	r0, r0, #0
  40384a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40384e:	bf08      	it	eq
  403850:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403854:	4770      	bx	lr
  403856:	f092 0f00 	teq	r2, #0
  40385a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40385e:	bf02      	ittt	eq
  403860:	0040      	lsleq	r0, r0, #1
  403862:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  403866:	3a01      	subeq	r2, #1
  403868:	d0f9      	beq.n	40385e <__aeabi_fmul+0xce>
  40386a:	ea40 000c 	orr.w	r0, r0, ip
  40386e:	f093 0f00 	teq	r3, #0
  403872:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403876:	bf02      	ittt	eq
  403878:	0049      	lsleq	r1, r1, #1
  40387a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40387e:	3b01      	subeq	r3, #1
  403880:	d0f9      	beq.n	403876 <__aeabi_fmul+0xe6>
  403882:	ea41 010c 	orr.w	r1, r1, ip
  403886:	e78f      	b.n	4037a8 <__aeabi_fmul+0x18>
  403888:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40388c:	ea92 0f0c 	teq	r2, ip
  403890:	bf18      	it	ne
  403892:	ea93 0f0c 	teqne	r3, ip
  403896:	d00a      	beq.n	4038ae <__aeabi_fmul+0x11e>
  403898:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40389c:	bf18      	it	ne
  40389e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4038a2:	d1d8      	bne.n	403856 <__aeabi_fmul+0xc6>
  4038a4:	ea80 0001 	eor.w	r0, r0, r1
  4038a8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4038ac:	4770      	bx	lr
  4038ae:	f090 0f00 	teq	r0, #0
  4038b2:	bf17      	itett	ne
  4038b4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4038b8:	4608      	moveq	r0, r1
  4038ba:	f091 0f00 	teqne	r1, #0
  4038be:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4038c2:	d014      	beq.n	4038ee <__aeabi_fmul+0x15e>
  4038c4:	ea92 0f0c 	teq	r2, ip
  4038c8:	d101      	bne.n	4038ce <__aeabi_fmul+0x13e>
  4038ca:	0242      	lsls	r2, r0, #9
  4038cc:	d10f      	bne.n	4038ee <__aeabi_fmul+0x15e>
  4038ce:	ea93 0f0c 	teq	r3, ip
  4038d2:	d103      	bne.n	4038dc <__aeabi_fmul+0x14c>
  4038d4:	024b      	lsls	r3, r1, #9
  4038d6:	bf18      	it	ne
  4038d8:	4608      	movne	r0, r1
  4038da:	d108      	bne.n	4038ee <__aeabi_fmul+0x15e>
  4038dc:	ea80 0001 	eor.w	r0, r0, r1
  4038e0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4038e4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4038e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4038ec:	4770      	bx	lr
  4038ee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4038f2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4038f6:	4770      	bx	lr

004038f8 <__aeabi_fdiv>:
  4038f8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4038fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403900:	bf1e      	ittt	ne
  403902:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403906:	ea92 0f0c 	teqne	r2, ip
  40390a:	ea93 0f0c 	teqne	r3, ip
  40390e:	d069      	beq.n	4039e4 <__aeabi_fdiv+0xec>
  403910:	eba2 0203 	sub.w	r2, r2, r3
  403914:	ea80 0c01 	eor.w	ip, r0, r1
  403918:	0249      	lsls	r1, r1, #9
  40391a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40391e:	d037      	beq.n	403990 <__aeabi_fdiv+0x98>
  403920:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403924:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403928:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40392c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403930:	428b      	cmp	r3, r1
  403932:	bf38      	it	cc
  403934:	005b      	lslcc	r3, r3, #1
  403936:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40393a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40393e:	428b      	cmp	r3, r1
  403940:	bf24      	itt	cs
  403942:	1a5b      	subcs	r3, r3, r1
  403944:	ea40 000c 	orrcs.w	r0, r0, ip
  403948:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40394c:	bf24      	itt	cs
  40394e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  403952:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403956:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40395a:	bf24      	itt	cs
  40395c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  403960:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403964:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403968:	bf24      	itt	cs
  40396a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40396e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403972:	011b      	lsls	r3, r3, #4
  403974:	bf18      	it	ne
  403976:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40397a:	d1e0      	bne.n	40393e <__aeabi_fdiv+0x46>
  40397c:	2afd      	cmp	r2, #253	; 0xfd
  40397e:	f63f af50 	bhi.w	403822 <__aeabi_fmul+0x92>
  403982:	428b      	cmp	r3, r1
  403984:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403988:	bf08      	it	eq
  40398a:	f020 0001 	biceq.w	r0, r0, #1
  40398e:	4770      	bx	lr
  403990:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403994:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403998:	327f      	adds	r2, #127	; 0x7f
  40399a:	bfc2      	ittt	gt
  40399c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4039a0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4039a4:	4770      	bxgt	lr
  4039a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4039aa:	f04f 0300 	mov.w	r3, #0
  4039ae:	3a01      	subs	r2, #1
  4039b0:	e737      	b.n	403822 <__aeabi_fmul+0x92>
  4039b2:	f092 0f00 	teq	r2, #0
  4039b6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4039ba:	bf02      	ittt	eq
  4039bc:	0040      	lsleq	r0, r0, #1
  4039be:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4039c2:	3a01      	subeq	r2, #1
  4039c4:	d0f9      	beq.n	4039ba <__aeabi_fdiv+0xc2>
  4039c6:	ea40 000c 	orr.w	r0, r0, ip
  4039ca:	f093 0f00 	teq	r3, #0
  4039ce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4039d2:	bf02      	ittt	eq
  4039d4:	0049      	lsleq	r1, r1, #1
  4039d6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4039da:	3b01      	subeq	r3, #1
  4039dc:	d0f9      	beq.n	4039d2 <__aeabi_fdiv+0xda>
  4039de:	ea41 010c 	orr.w	r1, r1, ip
  4039e2:	e795      	b.n	403910 <__aeabi_fdiv+0x18>
  4039e4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4039e8:	ea92 0f0c 	teq	r2, ip
  4039ec:	d108      	bne.n	403a00 <__aeabi_fdiv+0x108>
  4039ee:	0242      	lsls	r2, r0, #9
  4039f0:	f47f af7d 	bne.w	4038ee <__aeabi_fmul+0x15e>
  4039f4:	ea93 0f0c 	teq	r3, ip
  4039f8:	f47f af70 	bne.w	4038dc <__aeabi_fmul+0x14c>
  4039fc:	4608      	mov	r0, r1
  4039fe:	e776      	b.n	4038ee <__aeabi_fmul+0x15e>
  403a00:	ea93 0f0c 	teq	r3, ip
  403a04:	d104      	bne.n	403a10 <__aeabi_fdiv+0x118>
  403a06:	024b      	lsls	r3, r1, #9
  403a08:	f43f af4c 	beq.w	4038a4 <__aeabi_fmul+0x114>
  403a0c:	4608      	mov	r0, r1
  403a0e:	e76e      	b.n	4038ee <__aeabi_fmul+0x15e>
  403a10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403a14:	bf18      	it	ne
  403a16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403a1a:	d1ca      	bne.n	4039b2 <__aeabi_fdiv+0xba>
  403a1c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403a20:	f47f af5c 	bne.w	4038dc <__aeabi_fmul+0x14c>
  403a24:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403a28:	f47f af3c 	bne.w	4038a4 <__aeabi_fmul+0x114>
  403a2c:	e75f      	b.n	4038ee <__aeabi_fmul+0x15e>
  403a2e:	bf00      	nop

00403a30 <__gesf2>:
  403a30:	f04f 3cff 	mov.w	ip, #4294967295
  403a34:	e006      	b.n	403a44 <__cmpsf2+0x4>
  403a36:	bf00      	nop

00403a38 <__lesf2>:
  403a38:	f04f 0c01 	mov.w	ip, #1
  403a3c:	e002      	b.n	403a44 <__cmpsf2+0x4>
  403a3e:	bf00      	nop

00403a40 <__cmpsf2>:
  403a40:	f04f 0c01 	mov.w	ip, #1
  403a44:	f84d cd04 	str.w	ip, [sp, #-4]!
  403a48:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403a4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403a50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403a54:	bf18      	it	ne
  403a56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403a5a:	d011      	beq.n	403a80 <__cmpsf2+0x40>
  403a5c:	b001      	add	sp, #4
  403a5e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  403a62:	bf18      	it	ne
  403a64:	ea90 0f01 	teqne	r0, r1
  403a68:	bf58      	it	pl
  403a6a:	ebb2 0003 	subspl.w	r0, r2, r3
  403a6e:	bf88      	it	hi
  403a70:	17c8      	asrhi	r0, r1, #31
  403a72:	bf38      	it	cc
  403a74:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403a78:	bf18      	it	ne
  403a7a:	f040 0001 	orrne.w	r0, r0, #1
  403a7e:	4770      	bx	lr
  403a80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403a84:	d102      	bne.n	403a8c <__cmpsf2+0x4c>
  403a86:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403a8a:	d105      	bne.n	403a98 <__cmpsf2+0x58>
  403a8c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403a90:	d1e4      	bne.n	403a5c <__cmpsf2+0x1c>
  403a92:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403a96:	d0e1      	beq.n	403a5c <__cmpsf2+0x1c>
  403a98:	f85d 0b04 	ldr.w	r0, [sp], #4
  403a9c:	4770      	bx	lr
  403a9e:	bf00      	nop

00403aa0 <__aeabi_cfrcmple>:
  403aa0:	4684      	mov	ip, r0
  403aa2:	4608      	mov	r0, r1
  403aa4:	4661      	mov	r1, ip
  403aa6:	e7ff      	b.n	403aa8 <__aeabi_cfcmpeq>

00403aa8 <__aeabi_cfcmpeq>:
  403aa8:	b50f      	push	{r0, r1, r2, r3, lr}
  403aaa:	f7ff ffc9 	bl	403a40 <__cmpsf2>
  403aae:	2800      	cmp	r0, #0
  403ab0:	bf48      	it	mi
  403ab2:	f110 0f00 	cmnmi.w	r0, #0
  403ab6:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403ab8 <__aeabi_fcmpeq>:
  403ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
  403abc:	f7ff fff4 	bl	403aa8 <__aeabi_cfcmpeq>
  403ac0:	bf0c      	ite	eq
  403ac2:	2001      	moveq	r0, #1
  403ac4:	2000      	movne	r0, #0
  403ac6:	f85d fb08 	ldr.w	pc, [sp], #8
  403aca:	bf00      	nop

00403acc <__aeabi_fcmplt>:
  403acc:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ad0:	f7ff ffea 	bl	403aa8 <__aeabi_cfcmpeq>
  403ad4:	bf34      	ite	cc
  403ad6:	2001      	movcc	r0, #1
  403ad8:	2000      	movcs	r0, #0
  403ada:	f85d fb08 	ldr.w	pc, [sp], #8
  403ade:	bf00      	nop

00403ae0 <__aeabi_fcmple>:
  403ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ae4:	f7ff ffe0 	bl	403aa8 <__aeabi_cfcmpeq>
  403ae8:	bf94      	ite	ls
  403aea:	2001      	movls	r0, #1
  403aec:	2000      	movhi	r0, #0
  403aee:	f85d fb08 	ldr.w	pc, [sp], #8
  403af2:	bf00      	nop

00403af4 <__aeabi_fcmpge>:
  403af4:	f84d ed08 	str.w	lr, [sp, #-8]!
  403af8:	f7ff ffd2 	bl	403aa0 <__aeabi_cfrcmple>
  403afc:	bf94      	ite	ls
  403afe:	2001      	movls	r0, #1
  403b00:	2000      	movhi	r0, #0
  403b02:	f85d fb08 	ldr.w	pc, [sp], #8
  403b06:	bf00      	nop

00403b08 <__aeabi_fcmpgt>:
  403b08:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b0c:	f7ff ffc8 	bl	403aa0 <__aeabi_cfrcmple>
  403b10:	bf34      	ite	cc
  403b12:	2001      	movcc	r0, #1
  403b14:	2000      	movcs	r0, #0
  403b16:	f85d fb08 	ldr.w	pc, [sp], #8
  403b1a:	bf00      	nop

00403b1c <__aeabi_f2iz>:
  403b1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403b24:	d30f      	bcc.n	403b46 <__aeabi_f2iz+0x2a>
  403b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403b2e:	d90d      	bls.n	403b4c <__aeabi_f2iz+0x30>
  403b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b38:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  403b3c:	fa23 f002 	lsr.w	r0, r3, r2
  403b40:	bf18      	it	ne
  403b42:	4240      	negne	r0, r0
  403b44:	4770      	bx	lr
  403b46:	f04f 0000 	mov.w	r0, #0
  403b4a:	4770      	bx	lr
  403b4c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403b50:	d101      	bne.n	403b56 <__aeabi_f2iz+0x3a>
  403b52:	0242      	lsls	r2, r0, #9
  403b54:	d105      	bne.n	403b62 <__aeabi_f2iz+0x46>
  403b56:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  403b5a:	bf08      	it	eq
  403b5c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403b60:	4770      	bx	lr
  403b62:	f04f 0000 	mov.w	r0, #0
  403b66:	4770      	bx	lr

00403b68 <__aeabi_f2uiz>:
  403b68:	0042      	lsls	r2, r0, #1
  403b6a:	d20e      	bcs.n	403b8a <__aeabi_f2uiz+0x22>
  403b6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403b70:	d30b      	bcc.n	403b8a <__aeabi_f2uiz+0x22>
  403b72:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403b76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403b7a:	d409      	bmi.n	403b90 <__aeabi_f2uiz+0x28>
  403b7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403b80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b84:	fa23 f002 	lsr.w	r0, r3, r2
  403b88:	4770      	bx	lr
  403b8a:	f04f 0000 	mov.w	r0, #0
  403b8e:	4770      	bx	lr
  403b90:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403b94:	d101      	bne.n	403b9a <__aeabi_f2uiz+0x32>
  403b96:	0242      	lsls	r2, r0, #9
  403b98:	d102      	bne.n	403ba0 <__aeabi_f2uiz+0x38>
  403b9a:	f04f 30ff 	mov.w	r0, #4294967295
  403b9e:	4770      	bx	lr
  403ba0:	f04f 0000 	mov.w	r0, #0
  403ba4:	4770      	bx	lr
  403ba6:	bf00      	nop

00403ba8 <__libc_init_array>:
  403ba8:	b570      	push	{r4, r5, r6, lr}
  403baa:	4e0f      	ldr	r6, [pc, #60]	; (403be8 <__libc_init_array+0x40>)
  403bac:	4d0f      	ldr	r5, [pc, #60]	; (403bec <__libc_init_array+0x44>)
  403bae:	1b76      	subs	r6, r6, r5
  403bb0:	10b6      	asrs	r6, r6, #2
  403bb2:	bf18      	it	ne
  403bb4:	2400      	movne	r4, #0
  403bb6:	d005      	beq.n	403bc4 <__libc_init_array+0x1c>
  403bb8:	3401      	adds	r4, #1
  403bba:	f855 3b04 	ldr.w	r3, [r5], #4
  403bbe:	4798      	blx	r3
  403bc0:	42a6      	cmp	r6, r4
  403bc2:	d1f9      	bne.n	403bb8 <__libc_init_array+0x10>
  403bc4:	4e0a      	ldr	r6, [pc, #40]	; (403bf0 <__libc_init_array+0x48>)
  403bc6:	4d0b      	ldr	r5, [pc, #44]	; (403bf4 <__libc_init_array+0x4c>)
  403bc8:	1b76      	subs	r6, r6, r5
  403bca:	f005 fa4d 	bl	409068 <_init>
  403bce:	10b6      	asrs	r6, r6, #2
  403bd0:	bf18      	it	ne
  403bd2:	2400      	movne	r4, #0
  403bd4:	d006      	beq.n	403be4 <__libc_init_array+0x3c>
  403bd6:	3401      	adds	r4, #1
  403bd8:	f855 3b04 	ldr.w	r3, [r5], #4
  403bdc:	4798      	blx	r3
  403bde:	42a6      	cmp	r6, r4
  403be0:	d1f9      	bne.n	403bd6 <__libc_init_array+0x2e>
  403be2:	bd70      	pop	{r4, r5, r6, pc}
  403be4:	bd70      	pop	{r4, r5, r6, pc}
  403be6:	bf00      	nop
  403be8:	00409074 	.word	0x00409074
  403bec:	00409074 	.word	0x00409074
  403bf0:	0040907c 	.word	0x0040907c
  403bf4:	00409074 	.word	0x00409074

00403bf8 <memset>:
  403bf8:	b470      	push	{r4, r5, r6}
  403bfa:	0784      	lsls	r4, r0, #30
  403bfc:	d046      	beq.n	403c8c <memset+0x94>
  403bfe:	1e54      	subs	r4, r2, #1
  403c00:	2a00      	cmp	r2, #0
  403c02:	d041      	beq.n	403c88 <memset+0x90>
  403c04:	b2cd      	uxtb	r5, r1
  403c06:	4603      	mov	r3, r0
  403c08:	e002      	b.n	403c10 <memset+0x18>
  403c0a:	1e62      	subs	r2, r4, #1
  403c0c:	b3e4      	cbz	r4, 403c88 <memset+0x90>
  403c0e:	4614      	mov	r4, r2
  403c10:	f803 5b01 	strb.w	r5, [r3], #1
  403c14:	079a      	lsls	r2, r3, #30
  403c16:	d1f8      	bne.n	403c0a <memset+0x12>
  403c18:	2c03      	cmp	r4, #3
  403c1a:	d92e      	bls.n	403c7a <memset+0x82>
  403c1c:	b2cd      	uxtb	r5, r1
  403c1e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403c22:	2c0f      	cmp	r4, #15
  403c24:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403c28:	d919      	bls.n	403c5e <memset+0x66>
  403c2a:	f103 0210 	add.w	r2, r3, #16
  403c2e:	4626      	mov	r6, r4
  403c30:	3e10      	subs	r6, #16
  403c32:	2e0f      	cmp	r6, #15
  403c34:	f842 5c10 	str.w	r5, [r2, #-16]
  403c38:	f842 5c0c 	str.w	r5, [r2, #-12]
  403c3c:	f842 5c08 	str.w	r5, [r2, #-8]
  403c40:	f842 5c04 	str.w	r5, [r2, #-4]
  403c44:	f102 0210 	add.w	r2, r2, #16
  403c48:	d8f2      	bhi.n	403c30 <memset+0x38>
  403c4a:	f1a4 0210 	sub.w	r2, r4, #16
  403c4e:	f022 020f 	bic.w	r2, r2, #15
  403c52:	f004 040f 	and.w	r4, r4, #15
  403c56:	3210      	adds	r2, #16
  403c58:	2c03      	cmp	r4, #3
  403c5a:	4413      	add	r3, r2
  403c5c:	d90d      	bls.n	403c7a <memset+0x82>
  403c5e:	461e      	mov	r6, r3
  403c60:	4622      	mov	r2, r4
  403c62:	3a04      	subs	r2, #4
  403c64:	2a03      	cmp	r2, #3
  403c66:	f846 5b04 	str.w	r5, [r6], #4
  403c6a:	d8fa      	bhi.n	403c62 <memset+0x6a>
  403c6c:	1f22      	subs	r2, r4, #4
  403c6e:	f022 0203 	bic.w	r2, r2, #3
  403c72:	3204      	adds	r2, #4
  403c74:	4413      	add	r3, r2
  403c76:	f004 0403 	and.w	r4, r4, #3
  403c7a:	b12c      	cbz	r4, 403c88 <memset+0x90>
  403c7c:	b2c9      	uxtb	r1, r1
  403c7e:	441c      	add	r4, r3
  403c80:	f803 1b01 	strb.w	r1, [r3], #1
  403c84:	42a3      	cmp	r3, r4
  403c86:	d1fb      	bne.n	403c80 <memset+0x88>
  403c88:	bc70      	pop	{r4, r5, r6}
  403c8a:	4770      	bx	lr
  403c8c:	4614      	mov	r4, r2
  403c8e:	4603      	mov	r3, r0
  403c90:	e7c2      	b.n	403c18 <memset+0x20>
  403c92:	bf00      	nop

00403c94 <sprintf>:
  403c94:	b40e      	push	{r1, r2, r3}
  403c96:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c98:	b09c      	sub	sp, #112	; 0x70
  403c9a:	ab21      	add	r3, sp, #132	; 0x84
  403c9c:	490f      	ldr	r1, [pc, #60]	; (403cdc <sprintf+0x48>)
  403c9e:	f853 2b04 	ldr.w	r2, [r3], #4
  403ca2:	9301      	str	r3, [sp, #4]
  403ca4:	4605      	mov	r5, r0
  403ca6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403caa:	6808      	ldr	r0, [r1, #0]
  403cac:	9502      	str	r5, [sp, #8]
  403cae:	f44f 7702 	mov.w	r7, #520	; 0x208
  403cb2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403cb6:	a902      	add	r1, sp, #8
  403cb8:	9506      	str	r5, [sp, #24]
  403cba:	f8ad 7014 	strh.w	r7, [sp, #20]
  403cbe:	9404      	str	r4, [sp, #16]
  403cc0:	9407      	str	r4, [sp, #28]
  403cc2:	f8ad 6016 	strh.w	r6, [sp, #22]
  403cc6:	f000 f839 	bl	403d3c <_svfprintf_r>
  403cca:	9b02      	ldr	r3, [sp, #8]
  403ccc:	2200      	movs	r2, #0
  403cce:	701a      	strb	r2, [r3, #0]
  403cd0:	b01c      	add	sp, #112	; 0x70
  403cd2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403cd6:	b003      	add	sp, #12
  403cd8:	4770      	bx	lr
  403cda:	bf00      	nop
  403cdc:	20000438 	.word	0x20000438

00403ce0 <strlen>:
  403ce0:	f020 0103 	bic.w	r1, r0, #3
  403ce4:	f010 0003 	ands.w	r0, r0, #3
  403ce8:	f1c0 0000 	rsb	r0, r0, #0
  403cec:	f851 3b04 	ldr.w	r3, [r1], #4
  403cf0:	f100 0c04 	add.w	ip, r0, #4
  403cf4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403cf8:	f06f 0200 	mvn.w	r2, #0
  403cfc:	bf1c      	itt	ne
  403cfe:	fa22 f20c 	lsrne.w	r2, r2, ip
  403d02:	4313      	orrne	r3, r2
  403d04:	f04f 0c01 	mov.w	ip, #1
  403d08:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403d0c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403d10:	eba3 020c 	sub.w	r2, r3, ip
  403d14:	ea22 0203 	bic.w	r2, r2, r3
  403d18:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403d1c:	bf04      	itt	eq
  403d1e:	f851 3b04 	ldreq.w	r3, [r1], #4
  403d22:	3004      	addeq	r0, #4
  403d24:	d0f4      	beq.n	403d10 <strlen+0x30>
  403d26:	f1c2 0100 	rsb	r1, r2, #0
  403d2a:	ea02 0201 	and.w	r2, r2, r1
  403d2e:	fab2 f282 	clz	r2, r2
  403d32:	f1c2 021f 	rsb	r2, r2, #31
  403d36:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403d3a:	4770      	bx	lr

00403d3c <_svfprintf_r>:
  403d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d40:	b0c1      	sub	sp, #260	; 0x104
  403d42:	4689      	mov	r9, r1
  403d44:	920a      	str	r2, [sp, #40]	; 0x28
  403d46:	930e      	str	r3, [sp, #56]	; 0x38
  403d48:	9008      	str	r0, [sp, #32]
  403d4a:	f002 fb6f 	bl	40642c <_localeconv_r>
  403d4e:	6803      	ldr	r3, [r0, #0]
  403d50:	9317      	str	r3, [sp, #92]	; 0x5c
  403d52:	4618      	mov	r0, r3
  403d54:	f7ff ffc4 	bl	403ce0 <strlen>
  403d58:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403d5c:	9018      	str	r0, [sp, #96]	; 0x60
  403d5e:	061a      	lsls	r2, r3, #24
  403d60:	d504      	bpl.n	403d6c <_svfprintf_r+0x30>
  403d62:	f8d9 3010 	ldr.w	r3, [r9, #16]
  403d66:	2b00      	cmp	r3, #0
  403d68:	f001 808c 	beq.w	404e84 <_svfprintf_r+0x1148>
  403d6c:	2300      	movs	r3, #0
  403d6e:	af30      	add	r7, sp, #192	; 0xc0
  403d70:	9313      	str	r3, [sp, #76]	; 0x4c
  403d72:	9325      	str	r3, [sp, #148]	; 0x94
  403d74:	9324      	str	r3, [sp, #144]	; 0x90
  403d76:	9316      	str	r3, [sp, #88]	; 0x58
  403d78:	9319      	str	r3, [sp, #100]	; 0x64
  403d7a:	930b      	str	r3, [sp, #44]	; 0x2c
  403d7c:	9723      	str	r7, [sp, #140]	; 0x8c
  403d7e:	9314      	str	r3, [sp, #80]	; 0x50
  403d80:	9315      	str	r3, [sp, #84]	; 0x54
  403d82:	463c      	mov	r4, r7
  403d84:	464e      	mov	r6, r9
  403d86:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403d88:	782b      	ldrb	r3, [r5, #0]
  403d8a:	2b00      	cmp	r3, #0
  403d8c:	f000 80a9 	beq.w	403ee2 <_svfprintf_r+0x1a6>
  403d90:	2b25      	cmp	r3, #37	; 0x25
  403d92:	d102      	bne.n	403d9a <_svfprintf_r+0x5e>
  403d94:	e0a5      	b.n	403ee2 <_svfprintf_r+0x1a6>
  403d96:	2b25      	cmp	r3, #37	; 0x25
  403d98:	d003      	beq.n	403da2 <_svfprintf_r+0x66>
  403d9a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  403d9e:	2b00      	cmp	r3, #0
  403da0:	d1f9      	bne.n	403d96 <_svfprintf_r+0x5a>
  403da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403da4:	1aeb      	subs	r3, r5, r3
  403da6:	b173      	cbz	r3, 403dc6 <_svfprintf_r+0x8a>
  403da8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403daa:	9925      	ldr	r1, [sp, #148]	; 0x94
  403dac:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dae:	6020      	str	r0, [r4, #0]
  403db0:	3201      	adds	r2, #1
  403db2:	4419      	add	r1, r3
  403db4:	2a07      	cmp	r2, #7
  403db6:	6063      	str	r3, [r4, #4]
  403db8:	9125      	str	r1, [sp, #148]	; 0x94
  403dba:	9224      	str	r2, [sp, #144]	; 0x90
  403dbc:	dc72      	bgt.n	403ea4 <_svfprintf_r+0x168>
  403dbe:	3408      	adds	r4, #8
  403dc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403dc2:	441a      	add	r2, r3
  403dc4:	920b      	str	r2, [sp, #44]	; 0x2c
  403dc6:	782b      	ldrb	r3, [r5, #0]
  403dc8:	2b00      	cmp	r3, #0
  403dca:	f000 87b5 	beq.w	404d38 <_svfprintf_r+0xffc>
  403dce:	2300      	movs	r3, #0
  403dd0:	1c69      	adds	r1, r5, #1
  403dd2:	786d      	ldrb	r5, [r5, #1]
  403dd4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403dd8:	461a      	mov	r2, r3
  403dda:	930c      	str	r3, [sp, #48]	; 0x30
  403ddc:	9307      	str	r3, [sp, #28]
  403dde:	f04f 3aff 	mov.w	sl, #4294967295
  403de2:	1c4b      	adds	r3, r1, #1
  403de4:	f1a5 0120 	sub.w	r1, r5, #32
  403de8:	2958      	cmp	r1, #88	; 0x58
  403dea:	f200 83d9 	bhi.w	4045a0 <_svfprintf_r+0x864>
  403dee:	e8df f011 	tbh	[pc, r1, lsl #1]
  403df2:	0270      	.short	0x0270
  403df4:	03d703d7 	.word	0x03d703d7
  403df8:	03d70374 	.word	0x03d70374
  403dfc:	03d703d7 	.word	0x03d703d7
  403e00:	03d703d7 	.word	0x03d703d7
  403e04:	02f003d7 	.word	0x02f003d7
  403e08:	03d7020d 	.word	0x03d7020d
  403e0c:	021101f4 	.word	0x021101f4
  403e10:	037b03d7 	.word	0x037b03d7
  403e14:	02ba02ba 	.word	0x02ba02ba
  403e18:	02ba02ba 	.word	0x02ba02ba
  403e1c:	02ba02ba 	.word	0x02ba02ba
  403e20:	02ba02ba 	.word	0x02ba02ba
  403e24:	03d702ba 	.word	0x03d702ba
  403e28:	03d703d7 	.word	0x03d703d7
  403e2c:	03d703d7 	.word	0x03d703d7
  403e30:	03d703d7 	.word	0x03d703d7
  403e34:	03d703d7 	.word	0x03d703d7
  403e38:	02c903d7 	.word	0x02c903d7
  403e3c:	03d7038b 	.word	0x03d7038b
  403e40:	03d7038b 	.word	0x03d7038b
  403e44:	03d703d7 	.word	0x03d703d7
  403e48:	036d03d7 	.word	0x036d03d7
  403e4c:	03d703d7 	.word	0x03d703d7
  403e50:	03d70305 	.word	0x03d70305
  403e54:	03d703d7 	.word	0x03d703d7
  403e58:	03d703d7 	.word	0x03d703d7
  403e5c:	03d70323 	.word	0x03d70323
  403e60:	033d03d7 	.word	0x033d03d7
  403e64:	03d703d7 	.word	0x03d703d7
  403e68:	03d703d7 	.word	0x03d703d7
  403e6c:	03d703d7 	.word	0x03d703d7
  403e70:	03d703d7 	.word	0x03d703d7
  403e74:	03d703d7 	.word	0x03d703d7
  403e78:	022c0358 	.word	0x022c0358
  403e7c:	038b038b 	.word	0x038b038b
  403e80:	02fe038b 	.word	0x02fe038b
  403e84:	03d7022c 	.word	0x03d7022c
  403e88:	02e603d7 	.word	0x02e603d7
  403e8c:	027e03d7 	.word	0x027e03d7
  403e90:	03c001fb 	.word	0x03c001fb
  403e94:	03d70277 	.word	0x03d70277
  403e98:	03d70292 	.word	0x03d70292
  403e9c:	03d7007a 	.word	0x03d7007a
  403ea0:	024a03d7 	.word	0x024a03d7
  403ea4:	9808      	ldr	r0, [sp, #32]
  403ea6:	9307      	str	r3, [sp, #28]
  403ea8:	4631      	mov	r1, r6
  403eaa:	aa23      	add	r2, sp, #140	; 0x8c
  403eac:	f003 fbc8 	bl	407640 <__ssprint_r>
  403eb0:	b950      	cbnz	r0, 403ec8 <_svfprintf_r+0x18c>
  403eb2:	463c      	mov	r4, r7
  403eb4:	9b07      	ldr	r3, [sp, #28]
  403eb6:	e783      	b.n	403dc0 <_svfprintf_r+0x84>
  403eb8:	9808      	ldr	r0, [sp, #32]
  403eba:	4631      	mov	r1, r6
  403ebc:	aa23      	add	r2, sp, #140	; 0x8c
  403ebe:	f003 fbbf 	bl	407640 <__ssprint_r>
  403ec2:	2800      	cmp	r0, #0
  403ec4:	f000 8185 	beq.w	4041d2 <_svfprintf_r+0x496>
  403ec8:	46b1      	mov	r9, r6
  403eca:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403ece:	f013 0f40 	tst.w	r3, #64	; 0x40
  403ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ed4:	bf18      	it	ne
  403ed6:	f04f 33ff 	movne.w	r3, #4294967295
  403eda:	4618      	mov	r0, r3
  403edc:	b041      	add	sp, #260	; 0x104
  403ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ee2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403ee4:	e76f      	b.n	403dc6 <_svfprintf_r+0x8a>
  403ee6:	930a      	str	r3, [sp, #40]	; 0x28
  403ee8:	9b07      	ldr	r3, [sp, #28]
  403eea:	0698      	lsls	r0, r3, #26
  403eec:	f140 82ad 	bpl.w	40444a <_svfprintf_r+0x70e>
  403ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ef2:	f103 0907 	add.w	r9, r3, #7
  403ef6:	f029 0307 	bic.w	r3, r9, #7
  403efa:	f103 0208 	add.w	r2, r3, #8
  403efe:	e9d3 8900 	ldrd	r8, r9, [r3]
  403f02:	920e      	str	r2, [sp, #56]	; 0x38
  403f04:	2301      	movs	r3, #1
  403f06:	f04f 0c00 	mov.w	ip, #0
  403f0a:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403f0e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  403f12:	f1ba 0f00 	cmp.w	sl, #0
  403f16:	db03      	blt.n	403f20 <_svfprintf_r+0x1e4>
  403f18:	9a07      	ldr	r2, [sp, #28]
  403f1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403f1e:	9207      	str	r2, [sp, #28]
  403f20:	ea58 0209 	orrs.w	r2, r8, r9
  403f24:	f040 834c 	bne.w	4045c0 <_svfprintf_r+0x884>
  403f28:	f1ba 0f00 	cmp.w	sl, #0
  403f2c:	f000 8451 	beq.w	4047d2 <_svfprintf_r+0xa96>
  403f30:	2b01      	cmp	r3, #1
  403f32:	f000 834f 	beq.w	4045d4 <_svfprintf_r+0x898>
  403f36:	2b02      	cmp	r3, #2
  403f38:	f000 8490 	beq.w	40485c <_svfprintf_r+0xb20>
  403f3c:	4639      	mov	r1, r7
  403f3e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  403f42:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  403f46:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  403f4a:	f008 0307 	and.w	r3, r8, #7
  403f4e:	4681      	mov	r9, r0
  403f50:	4690      	mov	r8, r2
  403f52:	3330      	adds	r3, #48	; 0x30
  403f54:	ea58 0209 	orrs.w	r2, r8, r9
  403f58:	f801 3d01 	strb.w	r3, [r1, #-1]!
  403f5c:	d1ef      	bne.n	403f3e <_svfprintf_r+0x202>
  403f5e:	9a07      	ldr	r2, [sp, #28]
  403f60:	9110      	str	r1, [sp, #64]	; 0x40
  403f62:	07d2      	lsls	r2, r2, #31
  403f64:	f100 8544 	bmi.w	4049f0 <_svfprintf_r+0xcb4>
  403f68:	1a7b      	subs	r3, r7, r1
  403f6a:	930d      	str	r3, [sp, #52]	; 0x34
  403f6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403f6e:	4592      	cmp	sl, r2
  403f70:	4653      	mov	r3, sl
  403f72:	bfb8      	it	lt
  403f74:	4613      	movlt	r3, r2
  403f76:	9309      	str	r3, [sp, #36]	; 0x24
  403f78:	2300      	movs	r3, #0
  403f7a:	9312      	str	r3, [sp, #72]	; 0x48
  403f7c:	f1bc 0f00 	cmp.w	ip, #0
  403f80:	d002      	beq.n	403f88 <_svfprintf_r+0x24c>
  403f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f84:	3301      	adds	r3, #1
  403f86:	9309      	str	r3, [sp, #36]	; 0x24
  403f88:	9b07      	ldr	r3, [sp, #28]
  403f8a:	f013 0302 	ands.w	r3, r3, #2
  403f8e:	930f      	str	r3, [sp, #60]	; 0x3c
  403f90:	d002      	beq.n	403f98 <_svfprintf_r+0x25c>
  403f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f94:	3302      	adds	r3, #2
  403f96:	9309      	str	r3, [sp, #36]	; 0x24
  403f98:	9b07      	ldr	r3, [sp, #28]
  403f9a:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  403f9e:	f040 830c 	bne.w	4045ba <_svfprintf_r+0x87e>
  403fa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403fa6:	ebc2 0803 	rsb	r8, r2, r3
  403faa:	f1b8 0f00 	cmp.w	r8, #0
  403fae:	f340 8304 	ble.w	4045ba <_svfprintf_r+0x87e>
  403fb2:	f1b8 0f10 	cmp.w	r8, #16
  403fb6:	9925      	ldr	r1, [sp, #148]	; 0x94
  403fb8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fba:	f8df a544 	ldr.w	sl, [pc, #1348]	; 404500 <_svfprintf_r+0x7c4>
  403fbe:	dd29      	ble.n	404014 <_svfprintf_r+0x2d8>
  403fc0:	4653      	mov	r3, sl
  403fc2:	f04f 0b10 	mov.w	fp, #16
  403fc6:	46c2      	mov	sl, r8
  403fc8:	46a8      	mov	r8, r5
  403fca:	461d      	mov	r5, r3
  403fcc:	e006      	b.n	403fdc <_svfprintf_r+0x2a0>
  403fce:	f1aa 0a10 	sub.w	sl, sl, #16
  403fd2:	f1ba 0f10 	cmp.w	sl, #16
  403fd6:	f104 0408 	add.w	r4, r4, #8
  403fda:	dd17      	ble.n	40400c <_svfprintf_r+0x2d0>
  403fdc:	3201      	adds	r2, #1
  403fde:	3110      	adds	r1, #16
  403fe0:	2a07      	cmp	r2, #7
  403fe2:	9125      	str	r1, [sp, #148]	; 0x94
  403fe4:	9224      	str	r2, [sp, #144]	; 0x90
  403fe6:	e884 0820 	stmia.w	r4, {r5, fp}
  403fea:	ddf0      	ble.n	403fce <_svfprintf_r+0x292>
  403fec:	9808      	ldr	r0, [sp, #32]
  403fee:	4631      	mov	r1, r6
  403ff0:	aa23      	add	r2, sp, #140	; 0x8c
  403ff2:	f003 fb25 	bl	407640 <__ssprint_r>
  403ff6:	2800      	cmp	r0, #0
  403ff8:	f47f af66 	bne.w	403ec8 <_svfprintf_r+0x18c>
  403ffc:	f1aa 0a10 	sub.w	sl, sl, #16
  404000:	f1ba 0f10 	cmp.w	sl, #16
  404004:	9925      	ldr	r1, [sp, #148]	; 0x94
  404006:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404008:	463c      	mov	r4, r7
  40400a:	dce7      	bgt.n	403fdc <_svfprintf_r+0x2a0>
  40400c:	462b      	mov	r3, r5
  40400e:	4645      	mov	r5, r8
  404010:	46d0      	mov	r8, sl
  404012:	469a      	mov	sl, r3
  404014:	3201      	adds	r2, #1
  404016:	eb08 0b01 	add.w	fp, r8, r1
  40401a:	2a07      	cmp	r2, #7
  40401c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404020:	9224      	str	r2, [sp, #144]	; 0x90
  404022:	f8c4 a000 	str.w	sl, [r4]
  404026:	f8c4 8004 	str.w	r8, [r4, #4]
  40402a:	f300 847b 	bgt.w	404924 <_svfprintf_r+0xbe8>
  40402e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404032:	3408      	adds	r4, #8
  404034:	f1bc 0f00 	cmp.w	ip, #0
  404038:	d00f      	beq.n	40405a <_svfprintf_r+0x31e>
  40403a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40403c:	3301      	adds	r3, #1
  40403e:	f10b 0b01 	add.w	fp, fp, #1
  404042:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404046:	2201      	movs	r2, #1
  404048:	2b07      	cmp	r3, #7
  40404a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40404e:	9324      	str	r3, [sp, #144]	; 0x90
  404050:	e884 0006 	stmia.w	r4, {r1, r2}
  404054:	f300 83da 	bgt.w	40480c <_svfprintf_r+0xad0>
  404058:	3408      	adds	r4, #8
  40405a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40405c:	b173      	cbz	r3, 40407c <_svfprintf_r+0x340>
  40405e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404060:	3301      	adds	r3, #1
  404062:	f10b 0b02 	add.w	fp, fp, #2
  404066:	a91c      	add	r1, sp, #112	; 0x70
  404068:	2202      	movs	r2, #2
  40406a:	2b07      	cmp	r3, #7
  40406c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404070:	9324      	str	r3, [sp, #144]	; 0x90
  404072:	e884 0006 	stmia.w	r4, {r1, r2}
  404076:	f300 83d5 	bgt.w	404824 <_svfprintf_r+0xae8>
  40407a:	3408      	adds	r4, #8
  40407c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  404080:	f000 8311 	beq.w	4046a6 <_svfprintf_r+0x96a>
  404084:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404086:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404088:	ebc2 0a03 	rsb	sl, r2, r3
  40408c:	f1ba 0f00 	cmp.w	sl, #0
  404090:	dd3c      	ble.n	40410c <_svfprintf_r+0x3d0>
  404092:	f1ba 0f10 	cmp.w	sl, #16
  404096:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404098:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 404504 <_svfprintf_r+0x7c8>
  40409c:	dd2b      	ble.n	4040f6 <_svfprintf_r+0x3ba>
  40409e:	4649      	mov	r1, r9
  4040a0:	465b      	mov	r3, fp
  4040a2:	46a9      	mov	r9, r5
  4040a4:	f04f 0810 	mov.w	r8, #16
  4040a8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4040ac:	460d      	mov	r5, r1
  4040ae:	e006      	b.n	4040be <_svfprintf_r+0x382>
  4040b0:	f1aa 0a10 	sub.w	sl, sl, #16
  4040b4:	f1ba 0f10 	cmp.w	sl, #16
  4040b8:	f104 0408 	add.w	r4, r4, #8
  4040bc:	dd17      	ble.n	4040ee <_svfprintf_r+0x3b2>
  4040be:	3201      	adds	r2, #1
  4040c0:	3310      	adds	r3, #16
  4040c2:	2a07      	cmp	r2, #7
  4040c4:	9325      	str	r3, [sp, #148]	; 0x94
  4040c6:	9224      	str	r2, [sp, #144]	; 0x90
  4040c8:	e884 0120 	stmia.w	r4, {r5, r8}
  4040cc:	ddf0      	ble.n	4040b0 <_svfprintf_r+0x374>
  4040ce:	4658      	mov	r0, fp
  4040d0:	4631      	mov	r1, r6
  4040d2:	aa23      	add	r2, sp, #140	; 0x8c
  4040d4:	f003 fab4 	bl	407640 <__ssprint_r>
  4040d8:	2800      	cmp	r0, #0
  4040da:	f47f aef5 	bne.w	403ec8 <_svfprintf_r+0x18c>
  4040de:	f1aa 0a10 	sub.w	sl, sl, #16
  4040e2:	f1ba 0f10 	cmp.w	sl, #16
  4040e6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4040e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040ea:	463c      	mov	r4, r7
  4040ec:	dce7      	bgt.n	4040be <_svfprintf_r+0x382>
  4040ee:	469b      	mov	fp, r3
  4040f0:	462b      	mov	r3, r5
  4040f2:	464d      	mov	r5, r9
  4040f4:	4699      	mov	r9, r3
  4040f6:	3201      	adds	r2, #1
  4040f8:	44d3      	add	fp, sl
  4040fa:	2a07      	cmp	r2, #7
  4040fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404100:	9224      	str	r2, [sp, #144]	; 0x90
  404102:	e884 0600 	stmia.w	r4, {r9, sl}
  404106:	f300 8375 	bgt.w	4047f4 <_svfprintf_r+0xab8>
  40410a:	3408      	adds	r4, #8
  40410c:	9b07      	ldr	r3, [sp, #28]
  40410e:	05d9      	lsls	r1, r3, #23
  404110:	f100 826c 	bmi.w	4045ec <_svfprintf_r+0x8b0>
  404114:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404116:	990d      	ldr	r1, [sp, #52]	; 0x34
  404118:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40411a:	6022      	str	r2, [r4, #0]
  40411c:	3301      	adds	r3, #1
  40411e:	448b      	add	fp, r1
  404120:	2b07      	cmp	r3, #7
  404122:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404126:	6061      	str	r1, [r4, #4]
  404128:	9324      	str	r3, [sp, #144]	; 0x90
  40412a:	f300 8346 	bgt.w	4047ba <_svfprintf_r+0xa7e>
  40412e:	3408      	adds	r4, #8
  404130:	9b07      	ldr	r3, [sp, #28]
  404132:	075a      	lsls	r2, r3, #29
  404134:	d541      	bpl.n	4041ba <_svfprintf_r+0x47e>
  404136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404138:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40413a:	1a9d      	subs	r5, r3, r2
  40413c:	2d00      	cmp	r5, #0
  40413e:	dd3c      	ble.n	4041ba <_svfprintf_r+0x47e>
  404140:	2d10      	cmp	r5, #16
  404142:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404144:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 404500 <_svfprintf_r+0x7c4>
  404148:	dd23      	ble.n	404192 <_svfprintf_r+0x456>
  40414a:	f04f 0810 	mov.w	r8, #16
  40414e:	465a      	mov	r2, fp
  404150:	f8dd 9020 	ldr.w	r9, [sp, #32]
  404154:	e004      	b.n	404160 <_svfprintf_r+0x424>
  404156:	3d10      	subs	r5, #16
  404158:	2d10      	cmp	r5, #16
  40415a:	f104 0408 	add.w	r4, r4, #8
  40415e:	dd17      	ble.n	404190 <_svfprintf_r+0x454>
  404160:	3301      	adds	r3, #1
  404162:	3210      	adds	r2, #16
  404164:	2b07      	cmp	r3, #7
  404166:	9225      	str	r2, [sp, #148]	; 0x94
  404168:	9324      	str	r3, [sp, #144]	; 0x90
  40416a:	f8c4 a000 	str.w	sl, [r4]
  40416e:	f8c4 8004 	str.w	r8, [r4, #4]
  404172:	ddf0      	ble.n	404156 <_svfprintf_r+0x41a>
  404174:	4648      	mov	r0, r9
  404176:	4631      	mov	r1, r6
  404178:	aa23      	add	r2, sp, #140	; 0x8c
  40417a:	f003 fa61 	bl	407640 <__ssprint_r>
  40417e:	2800      	cmp	r0, #0
  404180:	f47f aea2 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404184:	3d10      	subs	r5, #16
  404186:	2d10      	cmp	r5, #16
  404188:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40418a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40418c:	463c      	mov	r4, r7
  40418e:	dce7      	bgt.n	404160 <_svfprintf_r+0x424>
  404190:	4693      	mov	fp, r2
  404192:	3301      	adds	r3, #1
  404194:	44ab      	add	fp, r5
  404196:	2b07      	cmp	r3, #7
  404198:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40419c:	9324      	str	r3, [sp, #144]	; 0x90
  40419e:	f8c4 a000 	str.w	sl, [r4]
  4041a2:	6065      	str	r5, [r4, #4]
  4041a4:	dd09      	ble.n	4041ba <_svfprintf_r+0x47e>
  4041a6:	9808      	ldr	r0, [sp, #32]
  4041a8:	4631      	mov	r1, r6
  4041aa:	aa23      	add	r2, sp, #140	; 0x8c
  4041ac:	f003 fa48 	bl	407640 <__ssprint_r>
  4041b0:	2800      	cmp	r0, #0
  4041b2:	f47f ae89 	bne.w	403ec8 <_svfprintf_r+0x18c>
  4041b6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4041ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4041be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4041c0:	428a      	cmp	r2, r1
  4041c2:	bfac      	ite	ge
  4041c4:	189b      	addge	r3, r3, r2
  4041c6:	185b      	addlt	r3, r3, r1
  4041c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4041ca:	f1bb 0f00 	cmp.w	fp, #0
  4041ce:	f47f ae73 	bne.w	403eb8 <_svfprintf_r+0x17c>
  4041d2:	2300      	movs	r3, #0
  4041d4:	9324      	str	r3, [sp, #144]	; 0x90
  4041d6:	463c      	mov	r4, r7
  4041d8:	e5d5      	b.n	403d86 <_svfprintf_r+0x4a>
  4041da:	4619      	mov	r1, r3
  4041dc:	9807      	ldr	r0, [sp, #28]
  4041de:	781d      	ldrb	r5, [r3, #0]
  4041e0:	f040 0004 	orr.w	r0, r0, #4
  4041e4:	9007      	str	r0, [sp, #28]
  4041e6:	e5fc      	b.n	403de2 <_svfprintf_r+0xa6>
  4041e8:	930a      	str	r3, [sp, #40]	; 0x28
  4041ea:	9b07      	ldr	r3, [sp, #28]
  4041ec:	f013 0320 	ands.w	r3, r3, #32
  4041f0:	f000 810e 	beq.w	404410 <_svfprintf_r+0x6d4>
  4041f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041f6:	f103 0907 	add.w	r9, r3, #7
  4041fa:	f029 0307 	bic.w	r3, r9, #7
  4041fe:	f103 0208 	add.w	r2, r3, #8
  404202:	e9d3 8900 	ldrd	r8, r9, [r3]
  404206:	920e      	str	r2, [sp, #56]	; 0x38
  404208:	2300      	movs	r3, #0
  40420a:	e67c      	b.n	403f06 <_svfprintf_r+0x1ca>
  40420c:	781d      	ldrb	r5, [r3, #0]
  40420e:	4619      	mov	r1, r3
  404210:	222b      	movs	r2, #43	; 0x2b
  404212:	e5e6      	b.n	403de2 <_svfprintf_r+0xa6>
  404214:	781d      	ldrb	r5, [r3, #0]
  404216:	2d2a      	cmp	r5, #42	; 0x2a
  404218:	f103 0101 	add.w	r1, r3, #1
  40421c:	f000 87ad 	beq.w	40517a <_svfprintf_r+0x143e>
  404220:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404224:	2809      	cmp	r0, #9
  404226:	460b      	mov	r3, r1
  404228:	f04f 0a00 	mov.w	sl, #0
  40422c:	f63f adda 	bhi.w	403de4 <_svfprintf_r+0xa8>
  404230:	f813 5b01 	ldrb.w	r5, [r3], #1
  404234:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  404238:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40423c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404240:	2809      	cmp	r0, #9
  404242:	d9f5      	bls.n	404230 <_svfprintf_r+0x4f4>
  404244:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  404248:	e5cc      	b.n	403de4 <_svfprintf_r+0xa8>
  40424a:	930a      	str	r3, [sp, #40]	; 0x28
  40424c:	9b07      	ldr	r3, [sp, #28]
  40424e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404252:	069b      	lsls	r3, r3, #26
  404254:	f140 80a1 	bpl.w	40439a <_svfprintf_r+0x65e>
  404258:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40425a:	f103 0907 	add.w	r9, r3, #7
  40425e:	f029 0907 	bic.w	r9, r9, #7
  404262:	e9d9 2300 	ldrd	r2, r3, [r9]
  404266:	f109 0108 	add.w	r1, r9, #8
  40426a:	910e      	str	r1, [sp, #56]	; 0x38
  40426c:	4690      	mov	r8, r2
  40426e:	4699      	mov	r9, r3
  404270:	2a00      	cmp	r2, #0
  404272:	f173 0300 	sbcs.w	r3, r3, #0
  404276:	f2c0 840b 	blt.w	404a90 <_svfprintf_r+0xd54>
  40427a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40427e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404282:	2301      	movs	r3, #1
  404284:	e645      	b.n	403f12 <_svfprintf_r+0x1d6>
  404286:	930a      	str	r3, [sp, #40]	; 0x28
  404288:	4b9b      	ldr	r3, [pc, #620]	; (4044f8 <_svfprintf_r+0x7bc>)
  40428a:	9316      	str	r3, [sp, #88]	; 0x58
  40428c:	9b07      	ldr	r3, [sp, #28]
  40428e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404292:	069b      	lsls	r3, r3, #26
  404294:	f140 80f3 	bpl.w	40447e <_svfprintf_r+0x742>
  404298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40429a:	f103 0907 	add.w	r9, r3, #7
  40429e:	f029 0307 	bic.w	r3, r9, #7
  4042a2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4042a6:	f103 0208 	add.w	r2, r3, #8
  4042aa:	920e      	str	r2, [sp, #56]	; 0x38
  4042ac:	9b07      	ldr	r3, [sp, #28]
  4042ae:	07d9      	lsls	r1, r3, #31
  4042b0:	f140 80f5 	bpl.w	40449e <_svfprintf_r+0x762>
  4042b4:	ea58 0309 	orrs.w	r3, r8, r9
  4042b8:	f000 80f1 	beq.w	40449e <_svfprintf_r+0x762>
  4042bc:	9a07      	ldr	r2, [sp, #28]
  4042be:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4042c2:	2330      	movs	r3, #48	; 0x30
  4042c4:	f042 0202 	orr.w	r2, r2, #2
  4042c8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4042cc:	9207      	str	r2, [sp, #28]
  4042ce:	2302      	movs	r3, #2
  4042d0:	e619      	b.n	403f06 <_svfprintf_r+0x1ca>
  4042d2:	781d      	ldrb	r5, [r3, #0]
  4042d4:	4619      	mov	r1, r3
  4042d6:	2a00      	cmp	r2, #0
  4042d8:	f47f ad83 	bne.w	403de2 <_svfprintf_r+0xa6>
  4042dc:	2220      	movs	r2, #32
  4042de:	e580      	b.n	403de2 <_svfprintf_r+0xa6>
  4042e0:	9907      	ldr	r1, [sp, #28]
  4042e2:	f041 0120 	orr.w	r1, r1, #32
  4042e6:	9107      	str	r1, [sp, #28]
  4042e8:	781d      	ldrb	r5, [r3, #0]
  4042ea:	4619      	mov	r1, r3
  4042ec:	e579      	b.n	403de2 <_svfprintf_r+0xa6>
  4042ee:	930a      	str	r3, [sp, #40]	; 0x28
  4042f0:	9b07      	ldr	r3, [sp, #28]
  4042f2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4042f6:	069a      	lsls	r2, r3, #26
  4042f8:	f140 84a1 	bpl.w	404c3e <_svfprintf_r+0xf02>
  4042fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404300:	ea4f 79e1 	mov.w	r9, r1, asr #31
  404304:	6813      	ldr	r3, [r2, #0]
  404306:	4608      	mov	r0, r1
  404308:	4688      	mov	r8, r1
  40430a:	3204      	adds	r2, #4
  40430c:	4649      	mov	r1, r9
  40430e:	920e      	str	r2, [sp, #56]	; 0x38
  404310:	e9c3 0100 	strd	r0, r1, [r3]
  404314:	e537      	b.n	403d86 <_svfprintf_r+0x4a>
  404316:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404318:	930a      	str	r3, [sp, #40]	; 0x28
  40431a:	6813      	ldr	r3, [r2, #0]
  40431c:	9310      	str	r3, [sp, #64]	; 0x40
  40431e:	f04f 0b00 	mov.w	fp, #0
  404322:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  404326:	f102 0904 	add.w	r9, r2, #4
  40432a:	2b00      	cmp	r3, #0
  40432c:	f000 863b 	beq.w	404fa6 <_svfprintf_r+0x126a>
  404330:	f1ba 0f00 	cmp.w	sl, #0
  404334:	9810      	ldr	r0, [sp, #64]	; 0x40
  404336:	f2c0 85e9 	blt.w	404f0c <_svfprintf_r+0x11d0>
  40433a:	4659      	mov	r1, fp
  40433c:	4652      	mov	r2, sl
  40433e:	f002 fb0b 	bl	406958 <memchr>
  404342:	2800      	cmp	r0, #0
  404344:	f000 866c 	beq.w	405020 <_svfprintf_r+0x12e4>
  404348:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40434a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40434e:	1ac3      	subs	r3, r0, r3
  404350:	930d      	str	r3, [sp, #52]	; 0x34
  404352:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404356:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40435a:	9309      	str	r3, [sp, #36]	; 0x24
  40435c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  404360:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404364:	e60a      	b.n	403f7c <_svfprintf_r+0x240>
  404366:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40436a:	2100      	movs	r1, #0
  40436c:	f813 5b01 	ldrb.w	r5, [r3], #1
  404370:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404374:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  404378:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40437c:	2809      	cmp	r0, #9
  40437e:	d9f5      	bls.n	40436c <_svfprintf_r+0x630>
  404380:	910c      	str	r1, [sp, #48]	; 0x30
  404382:	e52f      	b.n	403de4 <_svfprintf_r+0xa8>
  404384:	930a      	str	r3, [sp, #40]	; 0x28
  404386:	9b07      	ldr	r3, [sp, #28]
  404388:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40438c:	f043 0310 	orr.w	r3, r3, #16
  404390:	9307      	str	r3, [sp, #28]
  404392:	9b07      	ldr	r3, [sp, #28]
  404394:	069b      	lsls	r3, r3, #26
  404396:	f53f af5f 	bmi.w	404258 <_svfprintf_r+0x51c>
  40439a:	9b07      	ldr	r3, [sp, #28]
  40439c:	06d8      	lsls	r0, r3, #27
  40439e:	f100 8368 	bmi.w	404a72 <_svfprintf_r+0xd36>
  4043a2:	9b07      	ldr	r3, [sp, #28]
  4043a4:	0659      	lsls	r1, r3, #25
  4043a6:	f140 8364 	bpl.w	404a72 <_svfprintf_r+0xd36>
  4043aa:	990e      	ldr	r1, [sp, #56]	; 0x38
  4043ac:	f9b1 8000 	ldrsh.w	r8, [r1]
  4043b0:	3104      	adds	r1, #4
  4043b2:	ea4f 79e8 	mov.w	r9, r8, asr #31
  4043b6:	4642      	mov	r2, r8
  4043b8:	464b      	mov	r3, r9
  4043ba:	910e      	str	r1, [sp, #56]	; 0x38
  4043bc:	e758      	b.n	404270 <_svfprintf_r+0x534>
  4043be:	781d      	ldrb	r5, [r3, #0]
  4043c0:	9907      	ldr	r1, [sp, #28]
  4043c2:	2d6c      	cmp	r5, #108	; 0x6c
  4043c4:	f000 84cb 	beq.w	404d5e <_svfprintf_r+0x1022>
  4043c8:	f041 0110 	orr.w	r1, r1, #16
  4043cc:	9107      	str	r1, [sp, #28]
  4043ce:	4619      	mov	r1, r3
  4043d0:	e507      	b.n	403de2 <_svfprintf_r+0xa6>
  4043d2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4043d4:	6829      	ldr	r1, [r5, #0]
  4043d6:	910c      	str	r1, [sp, #48]	; 0x30
  4043d8:	4608      	mov	r0, r1
  4043da:	2800      	cmp	r0, #0
  4043dc:	4629      	mov	r1, r5
  4043de:	f101 0104 	add.w	r1, r1, #4
  4043e2:	f2c0 84b5 	blt.w	404d50 <_svfprintf_r+0x1014>
  4043e6:	910e      	str	r1, [sp, #56]	; 0x38
  4043e8:	781d      	ldrb	r5, [r3, #0]
  4043ea:	4619      	mov	r1, r3
  4043ec:	e4f9      	b.n	403de2 <_svfprintf_r+0xa6>
  4043ee:	9907      	ldr	r1, [sp, #28]
  4043f0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4043f4:	9107      	str	r1, [sp, #28]
  4043f6:	781d      	ldrb	r5, [r3, #0]
  4043f8:	4619      	mov	r1, r3
  4043fa:	e4f2      	b.n	403de2 <_svfprintf_r+0xa6>
  4043fc:	930a      	str	r3, [sp, #40]	; 0x28
  4043fe:	9b07      	ldr	r3, [sp, #28]
  404400:	f043 0310 	orr.w	r3, r3, #16
  404404:	9307      	str	r3, [sp, #28]
  404406:	9b07      	ldr	r3, [sp, #28]
  404408:	f013 0320 	ands.w	r3, r3, #32
  40440c:	f47f aef2 	bne.w	4041f4 <_svfprintf_r+0x4b8>
  404410:	9a07      	ldr	r2, [sp, #28]
  404412:	f012 0210 	ands.w	r2, r2, #16
  404416:	f040 8319 	bne.w	404a4c <_svfprintf_r+0xd10>
  40441a:	9b07      	ldr	r3, [sp, #28]
  40441c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  404420:	f000 8314 	beq.w	404a4c <_svfprintf_r+0xd10>
  404424:	990e      	ldr	r1, [sp, #56]	; 0x38
  404426:	4613      	mov	r3, r2
  404428:	460a      	mov	r2, r1
  40442a:	3204      	adds	r2, #4
  40442c:	f8b1 8000 	ldrh.w	r8, [r1]
  404430:	920e      	str	r2, [sp, #56]	; 0x38
  404432:	f04f 0900 	mov.w	r9, #0
  404436:	e566      	b.n	403f06 <_svfprintf_r+0x1ca>
  404438:	930a      	str	r3, [sp, #40]	; 0x28
  40443a:	9b07      	ldr	r3, [sp, #28]
  40443c:	f043 0310 	orr.w	r3, r3, #16
  404440:	9307      	str	r3, [sp, #28]
  404442:	9b07      	ldr	r3, [sp, #28]
  404444:	0698      	lsls	r0, r3, #26
  404446:	f53f ad53 	bmi.w	403ef0 <_svfprintf_r+0x1b4>
  40444a:	9b07      	ldr	r3, [sp, #28]
  40444c:	06d9      	lsls	r1, r3, #27
  40444e:	f100 8306 	bmi.w	404a5e <_svfprintf_r+0xd22>
  404452:	9b07      	ldr	r3, [sp, #28]
  404454:	065a      	lsls	r2, r3, #25
  404456:	f140 8302 	bpl.w	404a5e <_svfprintf_r+0xd22>
  40445a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40445c:	f8b2 8000 	ldrh.w	r8, [r2]
  404460:	3204      	adds	r2, #4
  404462:	f04f 0900 	mov.w	r9, #0
  404466:	2301      	movs	r3, #1
  404468:	920e      	str	r2, [sp, #56]	; 0x38
  40446a:	e54c      	b.n	403f06 <_svfprintf_r+0x1ca>
  40446c:	930a      	str	r3, [sp, #40]	; 0x28
  40446e:	4b23      	ldr	r3, [pc, #140]	; (4044fc <_svfprintf_r+0x7c0>)
  404470:	9316      	str	r3, [sp, #88]	; 0x58
  404472:	9b07      	ldr	r3, [sp, #28]
  404474:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404478:	069b      	lsls	r3, r3, #26
  40447a:	f53f af0d 	bmi.w	404298 <_svfprintf_r+0x55c>
  40447e:	9b07      	ldr	r3, [sp, #28]
  404480:	06d8      	lsls	r0, r3, #27
  404482:	f140 83cd 	bpl.w	404c20 <_svfprintf_r+0xee4>
  404486:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404488:	4613      	mov	r3, r2
  40448a:	681b      	ldr	r3, [r3, #0]
  40448c:	4698      	mov	r8, r3
  40448e:	9b07      	ldr	r3, [sp, #28]
  404490:	3204      	adds	r2, #4
  404492:	07d9      	lsls	r1, r3, #31
  404494:	920e      	str	r2, [sp, #56]	; 0x38
  404496:	f04f 0900 	mov.w	r9, #0
  40449a:	f53f af0b 	bmi.w	4042b4 <_svfprintf_r+0x578>
  40449e:	2302      	movs	r3, #2
  4044a0:	e531      	b.n	403f06 <_svfprintf_r+0x1ca>
  4044a2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4044a4:	930a      	str	r3, [sp, #40]	; 0x28
  4044a6:	680a      	ldr	r2, [r1, #0]
  4044a8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4044ac:	2300      	movs	r3, #0
  4044ae:	2201      	movs	r2, #1
  4044b0:	3104      	adds	r1, #4
  4044b2:	469c      	mov	ip, r3
  4044b4:	9209      	str	r2, [sp, #36]	; 0x24
  4044b6:	910e      	str	r1, [sp, #56]	; 0x38
  4044b8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4044bc:	ab26      	add	r3, sp, #152	; 0x98
  4044be:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4044c2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4044c6:	920d      	str	r2, [sp, #52]	; 0x34
  4044c8:	9310      	str	r3, [sp, #64]	; 0x40
  4044ca:	e55d      	b.n	403f88 <_svfprintf_r+0x24c>
  4044cc:	9907      	ldr	r1, [sp, #28]
  4044ce:	f041 0108 	orr.w	r1, r1, #8
  4044d2:	9107      	str	r1, [sp, #28]
  4044d4:	781d      	ldrb	r5, [r3, #0]
  4044d6:	4619      	mov	r1, r3
  4044d8:	e483      	b.n	403de2 <_svfprintf_r+0xa6>
  4044da:	9907      	ldr	r1, [sp, #28]
  4044dc:	f041 0101 	orr.w	r1, r1, #1
  4044e0:	9107      	str	r1, [sp, #28]
  4044e2:	781d      	ldrb	r5, [r3, #0]
  4044e4:	4619      	mov	r1, r3
  4044e6:	e47c      	b.n	403de2 <_svfprintf_r+0xa6>
  4044e8:	9907      	ldr	r1, [sp, #28]
  4044ea:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4044ee:	9107      	str	r1, [sp, #28]
  4044f0:	781d      	ldrb	r5, [r3, #0]
  4044f2:	4619      	mov	r1, r3
  4044f4:	e475      	b.n	403de2 <_svfprintf_r+0xa6>
  4044f6:	bf00      	nop
  4044f8:	00408f2c 	.word	0x00408f2c
  4044fc:	00408f18 	.word	0x00408f18
  404500:	00408ef8 	.word	0x00408ef8
  404504:	00408ee8 	.word	0x00408ee8
  404508:	930a      	str	r3, [sp, #40]	; 0x28
  40450a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40450c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404510:	f103 0907 	add.w	r9, r3, #7
  404514:	f029 0307 	bic.w	r3, r9, #7
  404518:	f103 0208 	add.w	r2, r3, #8
  40451c:	920e      	str	r2, [sp, #56]	; 0x38
  40451e:	681a      	ldr	r2, [r3, #0]
  404520:	9214      	str	r2, [sp, #80]	; 0x50
  404522:	685b      	ldr	r3, [r3, #4]
  404524:	9315      	str	r3, [sp, #84]	; 0x54
  404526:	9915      	ldr	r1, [sp, #84]	; 0x54
  404528:	9814      	ldr	r0, [sp, #80]	; 0x50
  40452a:	f003 f84b 	bl	4075c4 <__fpclassifyd>
  40452e:	2801      	cmp	r0, #1
  404530:	46d3      	mov	fp, sl
  404532:	9814      	ldr	r0, [sp, #80]	; 0x50
  404534:	9915      	ldr	r1, [sp, #84]	; 0x54
  404536:	f040 8359 	bne.w	404bec <_svfprintf_r+0xeb0>
  40453a:	2200      	movs	r2, #0
  40453c:	2300      	movs	r3, #0
  40453e:	f003 f9e3 	bl	407908 <__aeabi_dcmplt>
  404542:	2800      	cmp	r0, #0
  404544:	f040 8564 	bne.w	405010 <_svfprintf_r+0x12d4>
  404548:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40454c:	9b07      	ldr	r3, [sp, #28]
  40454e:	4abe      	ldr	r2, [pc, #760]	; (404848 <_svfprintf_r+0xb0c>)
  404550:	f8df e300 	ldr.w	lr, [pc, #768]	; 404854 <_svfprintf_r+0xb18>
  404554:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404558:	9307      	str	r3, [sp, #28]
  40455a:	4613      	mov	r3, r2
  40455c:	2103      	movs	r1, #3
  40455e:	2000      	movs	r0, #0
  404560:	2d47      	cmp	r5, #71	; 0x47
  404562:	bfd8      	it	le
  404564:	4673      	movle	r3, lr
  404566:	9109      	str	r1, [sp, #36]	; 0x24
  404568:	9011      	str	r0, [sp, #68]	; 0x44
  40456a:	9310      	str	r3, [sp, #64]	; 0x40
  40456c:	910d      	str	r1, [sp, #52]	; 0x34
  40456e:	9012      	str	r0, [sp, #72]	; 0x48
  404570:	e504      	b.n	403f7c <_svfprintf_r+0x240>
  404572:	980e      	ldr	r0, [sp, #56]	; 0x38
  404574:	9907      	ldr	r1, [sp, #28]
  404576:	930a      	str	r3, [sp, #40]	; 0x28
  404578:	2230      	movs	r2, #48	; 0x30
  40457a:	6803      	ldr	r3, [r0, #0]
  40457c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  404580:	4602      	mov	r2, r0
  404582:	2578      	movs	r5, #120	; 0x78
  404584:	f041 0102 	orr.w	r1, r1, #2
  404588:	3204      	adds	r2, #4
  40458a:	4698      	mov	r8, r3
  40458c:	4baf      	ldr	r3, [pc, #700]	; (40484c <_svfprintf_r+0xb10>)
  40458e:	9316      	str	r3, [sp, #88]	; 0x58
  404590:	9107      	str	r1, [sp, #28]
  404592:	920e      	str	r2, [sp, #56]	; 0x38
  404594:	f04f 0900 	mov.w	r9, #0
  404598:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40459c:	2302      	movs	r3, #2
  40459e:	e4b2      	b.n	403f06 <_svfprintf_r+0x1ca>
  4045a0:	930a      	str	r3, [sp, #40]	; 0x28
  4045a2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4045a6:	2d00      	cmp	r5, #0
  4045a8:	f000 83c6 	beq.w	404d38 <_svfprintf_r+0xffc>
  4045ac:	2300      	movs	r3, #0
  4045ae:	2201      	movs	r2, #1
  4045b0:	469c      	mov	ip, r3
  4045b2:	9209      	str	r2, [sp, #36]	; 0x24
  4045b4:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  4045b8:	e77e      	b.n	4044b8 <_svfprintf_r+0x77c>
  4045ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4045be:	e539      	b.n	404034 <_svfprintf_r+0x2f8>
  4045c0:	2b01      	cmp	r3, #1
  4045c2:	f47f acb8 	bne.w	403f36 <_svfprintf_r+0x1fa>
  4045c6:	f1b9 0f00 	cmp.w	r9, #0
  4045ca:	bf08      	it	eq
  4045cc:	f1b8 0f0a 	cmpeq.w	r8, #10
  4045d0:	f080 821c 	bcs.w	404a0c <_svfprintf_r+0xcd0>
  4045d4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4045d8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4045dc:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4045e0:	ebcb 0307 	rsb	r3, fp, r7
  4045e4:	930d      	str	r3, [sp, #52]	; 0x34
  4045e6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4045ea:	e4bf      	b.n	403f6c <_svfprintf_r+0x230>
  4045ec:	2d65      	cmp	r5, #101	; 0x65
  4045ee:	f340 80a0 	ble.w	404732 <_svfprintf_r+0x9f6>
  4045f2:	9814      	ldr	r0, [sp, #80]	; 0x50
  4045f4:	9915      	ldr	r1, [sp, #84]	; 0x54
  4045f6:	2200      	movs	r2, #0
  4045f8:	2300      	movs	r3, #0
  4045fa:	f003 f97b 	bl	4078f4 <__aeabi_dcmpeq>
  4045fe:	2800      	cmp	r0, #0
  404600:	f000 8145 	beq.w	40488e <_svfprintf_r+0xb52>
  404604:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404606:	4a92      	ldr	r2, [pc, #584]	; (404850 <_svfprintf_r+0xb14>)
  404608:	6022      	str	r2, [r4, #0]
  40460a:	3301      	adds	r3, #1
  40460c:	f10b 0b01 	add.w	fp, fp, #1
  404610:	2201      	movs	r2, #1
  404612:	2b07      	cmp	r3, #7
  404614:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404618:	9324      	str	r3, [sp, #144]	; 0x90
  40461a:	6062      	str	r2, [r4, #4]
  40461c:	f300 8334 	bgt.w	404c88 <_svfprintf_r+0xf4c>
  404620:	3408      	adds	r4, #8
  404622:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404624:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404626:	4293      	cmp	r3, r2
  404628:	db03      	blt.n	404632 <_svfprintf_r+0x8f6>
  40462a:	9b07      	ldr	r3, [sp, #28]
  40462c:	07da      	lsls	r2, r3, #31
  40462e:	f57f ad7f 	bpl.w	404130 <_svfprintf_r+0x3f4>
  404632:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404634:	9918      	ldr	r1, [sp, #96]	; 0x60
  404636:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404638:	6022      	str	r2, [r4, #0]
  40463a:	3301      	adds	r3, #1
  40463c:	448b      	add	fp, r1
  40463e:	2b07      	cmp	r3, #7
  404640:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404644:	6061      	str	r1, [r4, #4]
  404646:	9324      	str	r3, [sp, #144]	; 0x90
  404648:	f300 8390 	bgt.w	404d6c <_svfprintf_r+0x1030>
  40464c:	3408      	adds	r4, #8
  40464e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404650:	1e5d      	subs	r5, r3, #1
  404652:	2d00      	cmp	r5, #0
  404654:	f77f ad6c 	ble.w	404130 <_svfprintf_r+0x3f4>
  404658:	2d10      	cmp	r5, #16
  40465a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40465c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 404858 <_svfprintf_r+0xb1c>
  404660:	f340 81ba 	ble.w	4049d8 <_svfprintf_r+0xc9c>
  404664:	f04f 0810 	mov.w	r8, #16
  404668:	465a      	mov	r2, fp
  40466a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40466e:	e004      	b.n	40467a <_svfprintf_r+0x93e>
  404670:	3408      	adds	r4, #8
  404672:	3d10      	subs	r5, #16
  404674:	2d10      	cmp	r5, #16
  404676:	f340 81ae 	ble.w	4049d6 <_svfprintf_r+0xc9a>
  40467a:	3301      	adds	r3, #1
  40467c:	3210      	adds	r2, #16
  40467e:	2b07      	cmp	r3, #7
  404680:	9225      	str	r2, [sp, #148]	; 0x94
  404682:	9324      	str	r3, [sp, #144]	; 0x90
  404684:	f8c4 9000 	str.w	r9, [r4]
  404688:	f8c4 8004 	str.w	r8, [r4, #4]
  40468c:	ddf0      	ble.n	404670 <_svfprintf_r+0x934>
  40468e:	4650      	mov	r0, sl
  404690:	4631      	mov	r1, r6
  404692:	aa23      	add	r2, sp, #140	; 0x8c
  404694:	f002 ffd4 	bl	407640 <__ssprint_r>
  404698:	2800      	cmp	r0, #0
  40469a:	f47f ac15 	bne.w	403ec8 <_svfprintf_r+0x18c>
  40469e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4046a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046a2:	463c      	mov	r4, r7
  4046a4:	e7e5      	b.n	404672 <_svfprintf_r+0x936>
  4046a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4046a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4046aa:	ebc2 0a03 	rsb	sl, r2, r3
  4046ae:	f1ba 0f00 	cmp.w	sl, #0
  4046b2:	f77f ace7 	ble.w	404084 <_svfprintf_r+0x348>
  4046b6:	f1ba 0f10 	cmp.w	sl, #16
  4046ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4046bc:	f8df 9198 	ldr.w	r9, [pc, #408]	; 404858 <_svfprintf_r+0xb1c>
  4046c0:	dd2b      	ble.n	40471a <_svfprintf_r+0x9de>
  4046c2:	4649      	mov	r1, r9
  4046c4:	465b      	mov	r3, fp
  4046c6:	46a9      	mov	r9, r5
  4046c8:	f04f 0810 	mov.w	r8, #16
  4046cc:	f8dd b020 	ldr.w	fp, [sp, #32]
  4046d0:	460d      	mov	r5, r1
  4046d2:	e006      	b.n	4046e2 <_svfprintf_r+0x9a6>
  4046d4:	f1aa 0a10 	sub.w	sl, sl, #16
  4046d8:	f1ba 0f10 	cmp.w	sl, #16
  4046dc:	f104 0408 	add.w	r4, r4, #8
  4046e0:	dd17      	ble.n	404712 <_svfprintf_r+0x9d6>
  4046e2:	3201      	adds	r2, #1
  4046e4:	3310      	adds	r3, #16
  4046e6:	2a07      	cmp	r2, #7
  4046e8:	9325      	str	r3, [sp, #148]	; 0x94
  4046ea:	9224      	str	r2, [sp, #144]	; 0x90
  4046ec:	e884 0120 	stmia.w	r4, {r5, r8}
  4046f0:	ddf0      	ble.n	4046d4 <_svfprintf_r+0x998>
  4046f2:	4658      	mov	r0, fp
  4046f4:	4631      	mov	r1, r6
  4046f6:	aa23      	add	r2, sp, #140	; 0x8c
  4046f8:	f002 ffa2 	bl	407640 <__ssprint_r>
  4046fc:	2800      	cmp	r0, #0
  4046fe:	f47f abe3 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404702:	f1aa 0a10 	sub.w	sl, sl, #16
  404706:	f1ba 0f10 	cmp.w	sl, #16
  40470a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40470c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40470e:	463c      	mov	r4, r7
  404710:	dce7      	bgt.n	4046e2 <_svfprintf_r+0x9a6>
  404712:	469b      	mov	fp, r3
  404714:	462b      	mov	r3, r5
  404716:	464d      	mov	r5, r9
  404718:	4699      	mov	r9, r3
  40471a:	3201      	adds	r2, #1
  40471c:	44d3      	add	fp, sl
  40471e:	2a07      	cmp	r2, #7
  404720:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404724:	9224      	str	r2, [sp, #144]	; 0x90
  404726:	e884 0600 	stmia.w	r4, {r9, sl}
  40472a:	f300 8252 	bgt.w	404bd2 <_svfprintf_r+0xe96>
  40472e:	3408      	adds	r4, #8
  404730:	e4a8      	b.n	404084 <_svfprintf_r+0x348>
  404732:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404734:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404736:	2b01      	cmp	r3, #1
  404738:	f340 8220 	ble.w	404b7c <_svfprintf_r+0xe40>
  40473c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40473e:	6023      	str	r3, [r4, #0]
  404740:	3501      	adds	r5, #1
  404742:	f10b 0301 	add.w	r3, fp, #1
  404746:	2201      	movs	r2, #1
  404748:	2d07      	cmp	r5, #7
  40474a:	9325      	str	r3, [sp, #148]	; 0x94
  40474c:	9524      	str	r5, [sp, #144]	; 0x90
  40474e:	6062      	str	r2, [r4, #4]
  404750:	f300 8226 	bgt.w	404ba0 <_svfprintf_r+0xe64>
  404754:	3408      	adds	r4, #8
  404756:	9918      	ldr	r1, [sp, #96]	; 0x60
  404758:	6061      	str	r1, [r4, #4]
  40475a:	3501      	adds	r5, #1
  40475c:	eb03 0b01 	add.w	fp, r3, r1
  404760:	2d07      	cmp	r5, #7
  404762:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404764:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404768:	9524      	str	r5, [sp, #144]	; 0x90
  40476a:	6023      	str	r3, [r4, #0]
  40476c:	f300 8224 	bgt.w	404bb8 <_svfprintf_r+0xe7c>
  404770:	3408      	adds	r4, #8
  404772:	2300      	movs	r3, #0
  404774:	9814      	ldr	r0, [sp, #80]	; 0x50
  404776:	9915      	ldr	r1, [sp, #84]	; 0x54
  404778:	2200      	movs	r2, #0
  40477a:	f003 f8bb 	bl	4078f4 <__aeabi_dcmpeq>
  40477e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404780:	2800      	cmp	r0, #0
  404782:	f040 80de 	bne.w	404942 <_svfprintf_r+0xc06>
  404786:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404788:	3b01      	subs	r3, #1
  40478a:	3501      	adds	r5, #1
  40478c:	3201      	adds	r2, #1
  40478e:	449b      	add	fp, r3
  404790:	2d07      	cmp	r5, #7
  404792:	9524      	str	r5, [sp, #144]	; 0x90
  404794:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404798:	6022      	str	r2, [r4, #0]
  40479a:	6063      	str	r3, [r4, #4]
  40479c:	f300 810e 	bgt.w	4049bc <_svfprintf_r+0xc80>
  4047a0:	3408      	adds	r4, #8
  4047a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047a4:	6062      	str	r2, [r4, #4]
  4047a6:	3501      	adds	r5, #1
  4047a8:	4493      	add	fp, r2
  4047aa:	ab1f      	add	r3, sp, #124	; 0x7c
  4047ac:	2d07      	cmp	r5, #7
  4047ae:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4047b2:	9524      	str	r5, [sp, #144]	; 0x90
  4047b4:	6023      	str	r3, [r4, #0]
  4047b6:	f77f acba 	ble.w	40412e <_svfprintf_r+0x3f2>
  4047ba:	9808      	ldr	r0, [sp, #32]
  4047bc:	4631      	mov	r1, r6
  4047be:	aa23      	add	r2, sp, #140	; 0x8c
  4047c0:	f002 ff3e 	bl	407640 <__ssprint_r>
  4047c4:	2800      	cmp	r0, #0
  4047c6:	f47f ab7f 	bne.w	403ec8 <_svfprintf_r+0x18c>
  4047ca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4047ce:	463c      	mov	r4, r7
  4047d0:	e4ae      	b.n	404130 <_svfprintf_r+0x3f4>
  4047d2:	2b00      	cmp	r3, #0
  4047d4:	d132      	bne.n	40483c <_svfprintf_r+0xb00>
  4047d6:	9b07      	ldr	r3, [sp, #28]
  4047d8:	07d8      	lsls	r0, r3, #31
  4047da:	d52f      	bpl.n	40483c <_svfprintf_r+0xb00>
  4047dc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4047e0:	2330      	movs	r3, #48	; 0x30
  4047e2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4047e6:	ebcb 0307 	rsb	r3, fp, r7
  4047ea:	930d      	str	r3, [sp, #52]	; 0x34
  4047ec:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4047f0:	f7ff bbbc 	b.w	403f6c <_svfprintf_r+0x230>
  4047f4:	9808      	ldr	r0, [sp, #32]
  4047f6:	4631      	mov	r1, r6
  4047f8:	aa23      	add	r2, sp, #140	; 0x8c
  4047fa:	f002 ff21 	bl	407640 <__ssprint_r>
  4047fe:	2800      	cmp	r0, #0
  404800:	f47f ab62 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404804:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404808:	463c      	mov	r4, r7
  40480a:	e47f      	b.n	40410c <_svfprintf_r+0x3d0>
  40480c:	9808      	ldr	r0, [sp, #32]
  40480e:	4631      	mov	r1, r6
  404810:	aa23      	add	r2, sp, #140	; 0x8c
  404812:	f002 ff15 	bl	407640 <__ssprint_r>
  404816:	2800      	cmp	r0, #0
  404818:	f47f ab56 	bne.w	403ec8 <_svfprintf_r+0x18c>
  40481c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404820:	463c      	mov	r4, r7
  404822:	e41a      	b.n	40405a <_svfprintf_r+0x31e>
  404824:	9808      	ldr	r0, [sp, #32]
  404826:	4631      	mov	r1, r6
  404828:	aa23      	add	r2, sp, #140	; 0x8c
  40482a:	f002 ff09 	bl	407640 <__ssprint_r>
  40482e:	2800      	cmp	r0, #0
  404830:	f47f ab4a 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404834:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404838:	463c      	mov	r4, r7
  40483a:	e41f      	b.n	40407c <_svfprintf_r+0x340>
  40483c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  404840:	9710      	str	r7, [sp, #64]	; 0x40
  404842:	f7ff bb93 	b.w	403f6c <_svfprintf_r+0x230>
  404846:	bf00      	nop
  404848:	00408f0c 	.word	0x00408f0c
  40484c:	00408f2c 	.word	0x00408f2c
  404850:	00408f48 	.word	0x00408f48
  404854:	00408f08 	.word	0x00408f08
  404858:	00408ee8 	.word	0x00408ee8
  40485c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40485e:	46bb      	mov	fp, r7
  404860:	ea4f 1318 	mov.w	r3, r8, lsr #4
  404864:	f008 010f 	and.w	r1, r8, #15
  404868:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  40486c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  404870:	4698      	mov	r8, r3
  404872:	4691      	mov	r9, r2
  404874:	5c43      	ldrb	r3, [r0, r1]
  404876:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40487a:	ea58 0309 	orrs.w	r3, r8, r9
  40487e:	d1ef      	bne.n	404860 <_svfprintf_r+0xb24>
  404880:	465b      	mov	r3, fp
  404882:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  404886:	1afb      	subs	r3, r7, r3
  404888:	930d      	str	r3, [sp, #52]	; 0x34
  40488a:	f7ff bb6f 	b.w	403f6c <_svfprintf_r+0x230>
  40488e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404890:	2d00      	cmp	r5, #0
  404892:	f340 8205 	ble.w	404ca0 <_svfprintf_r+0xf64>
  404896:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404898:	9912      	ldr	r1, [sp, #72]	; 0x48
  40489a:	428a      	cmp	r2, r1
  40489c:	4613      	mov	r3, r2
  40489e:	bfa8      	it	ge
  4048a0:	460b      	movge	r3, r1
  4048a2:	461d      	mov	r5, r3
  4048a4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4048a6:	2d00      	cmp	r5, #0
  4048a8:	eb01 0a02 	add.w	sl, r1, r2
  4048ac:	dd0b      	ble.n	4048c6 <_svfprintf_r+0xb8a>
  4048ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048b0:	6021      	str	r1, [r4, #0]
  4048b2:	3301      	adds	r3, #1
  4048b4:	44ab      	add	fp, r5
  4048b6:	2b07      	cmp	r3, #7
  4048b8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4048bc:	6065      	str	r5, [r4, #4]
  4048be:	9324      	str	r3, [sp, #144]	; 0x90
  4048c0:	f300 834d 	bgt.w	404f5e <_svfprintf_r+0x1222>
  4048c4:	3408      	adds	r4, #8
  4048c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048c8:	2d00      	cmp	r5, #0
  4048ca:	bfa8      	it	ge
  4048cc:	1b5b      	subge	r3, r3, r5
  4048ce:	2b00      	cmp	r3, #0
  4048d0:	461d      	mov	r5, r3
  4048d2:	f340 80f5 	ble.w	404ac0 <_svfprintf_r+0xd84>
  4048d6:	2d10      	cmp	r5, #16
  4048d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048da:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 404ed0 <_svfprintf_r+0x1194>
  4048de:	f340 81c6 	ble.w	404c6e <_svfprintf_r+0xf32>
  4048e2:	465a      	mov	r2, fp
  4048e4:	f04f 0810 	mov.w	r8, #16
  4048e8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4048ec:	e004      	b.n	4048f8 <_svfprintf_r+0xbbc>
  4048ee:	3408      	adds	r4, #8
  4048f0:	3d10      	subs	r5, #16
  4048f2:	2d10      	cmp	r5, #16
  4048f4:	f340 81ba 	ble.w	404c6c <_svfprintf_r+0xf30>
  4048f8:	3301      	adds	r3, #1
  4048fa:	3210      	adds	r2, #16
  4048fc:	2b07      	cmp	r3, #7
  4048fe:	9225      	str	r2, [sp, #148]	; 0x94
  404900:	9324      	str	r3, [sp, #144]	; 0x90
  404902:	f8c4 9000 	str.w	r9, [r4]
  404906:	f8c4 8004 	str.w	r8, [r4, #4]
  40490a:	ddf0      	ble.n	4048ee <_svfprintf_r+0xbb2>
  40490c:	4658      	mov	r0, fp
  40490e:	4631      	mov	r1, r6
  404910:	aa23      	add	r2, sp, #140	; 0x8c
  404912:	f002 fe95 	bl	407640 <__ssprint_r>
  404916:	2800      	cmp	r0, #0
  404918:	f47f aad6 	bne.w	403ec8 <_svfprintf_r+0x18c>
  40491c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40491e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404920:	463c      	mov	r4, r7
  404922:	e7e5      	b.n	4048f0 <_svfprintf_r+0xbb4>
  404924:	9808      	ldr	r0, [sp, #32]
  404926:	4631      	mov	r1, r6
  404928:	aa23      	add	r2, sp, #140	; 0x8c
  40492a:	f002 fe89 	bl	407640 <__ssprint_r>
  40492e:	2800      	cmp	r0, #0
  404930:	f47f aaca 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404934:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404938:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40493c:	463c      	mov	r4, r7
  40493e:	f7ff bb79 	b.w	404034 <_svfprintf_r+0x2f8>
  404942:	f103 38ff 	add.w	r8, r3, #4294967295
  404946:	f1b8 0f00 	cmp.w	r8, #0
  40494a:	f77f af2a 	ble.w	4047a2 <_svfprintf_r+0xa66>
  40494e:	f1b8 0f10 	cmp.w	r8, #16
  404952:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 404ed0 <_svfprintf_r+0x1194>
  404956:	dd25      	ble.n	4049a4 <_svfprintf_r+0xc68>
  404958:	465b      	mov	r3, fp
  40495a:	f04f 0a10 	mov.w	sl, #16
  40495e:	f8dd b020 	ldr.w	fp, [sp, #32]
  404962:	e006      	b.n	404972 <_svfprintf_r+0xc36>
  404964:	f1a8 0810 	sub.w	r8, r8, #16
  404968:	f1b8 0f10 	cmp.w	r8, #16
  40496c:	f104 0408 	add.w	r4, r4, #8
  404970:	dd17      	ble.n	4049a2 <_svfprintf_r+0xc66>
  404972:	3501      	adds	r5, #1
  404974:	3310      	adds	r3, #16
  404976:	2d07      	cmp	r5, #7
  404978:	9325      	str	r3, [sp, #148]	; 0x94
  40497a:	9524      	str	r5, [sp, #144]	; 0x90
  40497c:	e884 0600 	stmia.w	r4, {r9, sl}
  404980:	ddf0      	ble.n	404964 <_svfprintf_r+0xc28>
  404982:	4658      	mov	r0, fp
  404984:	4631      	mov	r1, r6
  404986:	aa23      	add	r2, sp, #140	; 0x8c
  404988:	f002 fe5a 	bl	407640 <__ssprint_r>
  40498c:	2800      	cmp	r0, #0
  40498e:	f47f aa9b 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404992:	f1a8 0810 	sub.w	r8, r8, #16
  404996:	f1b8 0f10 	cmp.w	r8, #16
  40499a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40499c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40499e:	463c      	mov	r4, r7
  4049a0:	dce7      	bgt.n	404972 <_svfprintf_r+0xc36>
  4049a2:	469b      	mov	fp, r3
  4049a4:	3501      	adds	r5, #1
  4049a6:	44c3      	add	fp, r8
  4049a8:	2d07      	cmp	r5, #7
  4049aa:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4049ae:	9524      	str	r5, [sp, #144]	; 0x90
  4049b0:	f8c4 9000 	str.w	r9, [r4]
  4049b4:	f8c4 8004 	str.w	r8, [r4, #4]
  4049b8:	f77f aef2 	ble.w	4047a0 <_svfprintf_r+0xa64>
  4049bc:	9808      	ldr	r0, [sp, #32]
  4049be:	4631      	mov	r1, r6
  4049c0:	aa23      	add	r2, sp, #140	; 0x8c
  4049c2:	f002 fe3d 	bl	407640 <__ssprint_r>
  4049c6:	2800      	cmp	r0, #0
  4049c8:	f47f aa7e 	bne.w	403ec8 <_svfprintf_r+0x18c>
  4049cc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4049d0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4049d2:	463c      	mov	r4, r7
  4049d4:	e6e5      	b.n	4047a2 <_svfprintf_r+0xa66>
  4049d6:	4693      	mov	fp, r2
  4049d8:	3301      	adds	r3, #1
  4049da:	44ab      	add	fp, r5
  4049dc:	2b07      	cmp	r3, #7
  4049de:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4049e2:	9324      	str	r3, [sp, #144]	; 0x90
  4049e4:	f8c4 9000 	str.w	r9, [r4]
  4049e8:	6065      	str	r5, [r4, #4]
  4049ea:	f77f aba0 	ble.w	40412e <_svfprintf_r+0x3f2>
  4049ee:	e6e4      	b.n	4047ba <_svfprintf_r+0xa7e>
  4049f0:	2b30      	cmp	r3, #48	; 0x30
  4049f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049f4:	f43f af47 	beq.w	404886 <_svfprintf_r+0xb4a>
  4049f8:	3b01      	subs	r3, #1
  4049fa:	461a      	mov	r2, r3
  4049fc:	9310      	str	r3, [sp, #64]	; 0x40
  4049fe:	1aba      	subs	r2, r7, r2
  404a00:	2330      	movs	r3, #48	; 0x30
  404a02:	920d      	str	r2, [sp, #52]	; 0x34
  404a04:	f801 3c01 	strb.w	r3, [r1, #-1]
  404a08:	f7ff bab0 	b.w	403f6c <_svfprintf_r+0x230>
  404a0c:	46bb      	mov	fp, r7
  404a0e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a12:	4640      	mov	r0, r8
  404a14:	4649      	mov	r1, r9
  404a16:	220a      	movs	r2, #10
  404a18:	2300      	movs	r3, #0
  404a1a:	f002 ffc5 	bl	4079a8 <__aeabi_uldivmod>
  404a1e:	3230      	adds	r2, #48	; 0x30
  404a20:	4640      	mov	r0, r8
  404a22:	4649      	mov	r1, r9
  404a24:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404a28:	2300      	movs	r3, #0
  404a2a:	220a      	movs	r2, #10
  404a2c:	f002 ffbc 	bl	4079a8 <__aeabi_uldivmod>
  404a30:	4680      	mov	r8, r0
  404a32:	4689      	mov	r9, r1
  404a34:	ea58 0309 	orrs.w	r3, r8, r9
  404a38:	d1eb      	bne.n	404a12 <_svfprintf_r+0xcd6>
  404a3a:	465b      	mov	r3, fp
  404a3c:	1afb      	subs	r3, r7, r3
  404a3e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a42:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  404a46:	930d      	str	r3, [sp, #52]	; 0x34
  404a48:	f7ff ba90 	b.w	403f6c <_svfprintf_r+0x230>
  404a4c:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a4e:	680a      	ldr	r2, [r1, #0]
  404a50:	3104      	adds	r1, #4
  404a52:	910e      	str	r1, [sp, #56]	; 0x38
  404a54:	4690      	mov	r8, r2
  404a56:	f04f 0900 	mov.w	r9, #0
  404a5a:	f7ff ba54 	b.w	403f06 <_svfprintf_r+0x1ca>
  404a5e:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a60:	680a      	ldr	r2, [r1, #0]
  404a62:	3104      	adds	r1, #4
  404a64:	2301      	movs	r3, #1
  404a66:	910e      	str	r1, [sp, #56]	; 0x38
  404a68:	4690      	mov	r8, r2
  404a6a:	f04f 0900 	mov.w	r9, #0
  404a6e:	f7ff ba4a 	b.w	403f06 <_svfprintf_r+0x1ca>
  404a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a74:	6813      	ldr	r3, [r2, #0]
  404a76:	4698      	mov	r8, r3
  404a78:	ea4f 79e3 	mov.w	r9, r3, asr #31
  404a7c:	4613      	mov	r3, r2
  404a7e:	3304      	adds	r3, #4
  404a80:	4642      	mov	r2, r8
  404a82:	930e      	str	r3, [sp, #56]	; 0x38
  404a84:	2a00      	cmp	r2, #0
  404a86:	464b      	mov	r3, r9
  404a88:	f173 0300 	sbcs.w	r3, r3, #0
  404a8c:	f6bf abf5 	bge.w	40427a <_svfprintf_r+0x53e>
  404a90:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  404a94:	f1d8 0800 	rsbs	r8, r8, #0
  404a98:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  404a9c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404aa0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404aa4:	2301      	movs	r3, #1
  404aa6:	f7ff ba34 	b.w	403f12 <_svfprintf_r+0x1d6>
  404aaa:	9808      	ldr	r0, [sp, #32]
  404aac:	4631      	mov	r1, r6
  404aae:	aa23      	add	r2, sp, #140	; 0x8c
  404ab0:	f002 fdc6 	bl	407640 <__ssprint_r>
  404ab4:	2800      	cmp	r0, #0
  404ab6:	f47f aa07 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404aba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404abe:	463c      	mov	r4, r7
  404ac0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404ac2:	9912      	ldr	r1, [sp, #72]	; 0x48
  404ac4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404ac6:	440a      	add	r2, r1
  404ac8:	4690      	mov	r8, r2
  404aca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404acc:	4293      	cmp	r3, r2
  404ace:	db46      	blt.n	404b5e <_svfprintf_r+0xe22>
  404ad0:	9a07      	ldr	r2, [sp, #28]
  404ad2:	07d0      	lsls	r0, r2, #31
  404ad4:	d443      	bmi.n	404b5e <_svfprintf_r+0xe22>
  404ad6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404ad8:	ebc8 050a 	rsb	r5, r8, sl
  404adc:	1ad3      	subs	r3, r2, r3
  404ade:	429d      	cmp	r5, r3
  404ae0:	bfa8      	it	ge
  404ae2:	461d      	movge	r5, r3
  404ae4:	2d00      	cmp	r5, #0
  404ae6:	dd0c      	ble.n	404b02 <_svfprintf_r+0xdc6>
  404ae8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404aea:	f8c4 8000 	str.w	r8, [r4]
  404aee:	3201      	adds	r2, #1
  404af0:	44ab      	add	fp, r5
  404af2:	2a07      	cmp	r2, #7
  404af4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404af8:	6065      	str	r5, [r4, #4]
  404afa:	9224      	str	r2, [sp, #144]	; 0x90
  404afc:	f300 8267 	bgt.w	404fce <_svfprintf_r+0x1292>
  404b00:	3408      	adds	r4, #8
  404b02:	2d00      	cmp	r5, #0
  404b04:	bfac      	ite	ge
  404b06:	1b5d      	subge	r5, r3, r5
  404b08:	461d      	movlt	r5, r3
  404b0a:	2d00      	cmp	r5, #0
  404b0c:	f77f ab10 	ble.w	404130 <_svfprintf_r+0x3f4>
  404b10:	2d10      	cmp	r5, #16
  404b12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b14:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 404ed0 <_svfprintf_r+0x1194>
  404b18:	f77f af5e 	ble.w	4049d8 <_svfprintf_r+0xc9c>
  404b1c:	f04f 0810 	mov.w	r8, #16
  404b20:	465a      	mov	r2, fp
  404b22:	f8dd a020 	ldr.w	sl, [sp, #32]
  404b26:	e004      	b.n	404b32 <_svfprintf_r+0xdf6>
  404b28:	3408      	adds	r4, #8
  404b2a:	3d10      	subs	r5, #16
  404b2c:	2d10      	cmp	r5, #16
  404b2e:	f77f af52 	ble.w	4049d6 <_svfprintf_r+0xc9a>
  404b32:	3301      	adds	r3, #1
  404b34:	3210      	adds	r2, #16
  404b36:	2b07      	cmp	r3, #7
  404b38:	9225      	str	r2, [sp, #148]	; 0x94
  404b3a:	9324      	str	r3, [sp, #144]	; 0x90
  404b3c:	f8c4 9000 	str.w	r9, [r4]
  404b40:	f8c4 8004 	str.w	r8, [r4, #4]
  404b44:	ddf0      	ble.n	404b28 <_svfprintf_r+0xdec>
  404b46:	4650      	mov	r0, sl
  404b48:	4631      	mov	r1, r6
  404b4a:	aa23      	add	r2, sp, #140	; 0x8c
  404b4c:	f002 fd78 	bl	407640 <__ssprint_r>
  404b50:	2800      	cmp	r0, #0
  404b52:	f47f a9b9 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404b56:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404b58:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b5a:	463c      	mov	r4, r7
  404b5c:	e7e5      	b.n	404b2a <_svfprintf_r+0xdee>
  404b5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b60:	9818      	ldr	r0, [sp, #96]	; 0x60
  404b62:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404b64:	6021      	str	r1, [r4, #0]
  404b66:	3201      	adds	r2, #1
  404b68:	4483      	add	fp, r0
  404b6a:	2a07      	cmp	r2, #7
  404b6c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b70:	6060      	str	r0, [r4, #4]
  404b72:	9224      	str	r2, [sp, #144]	; 0x90
  404b74:	f300 820a 	bgt.w	404f8c <_svfprintf_r+0x1250>
  404b78:	3408      	adds	r4, #8
  404b7a:	e7ac      	b.n	404ad6 <_svfprintf_r+0xd9a>
  404b7c:	9b07      	ldr	r3, [sp, #28]
  404b7e:	07d9      	lsls	r1, r3, #31
  404b80:	f53f addc 	bmi.w	40473c <_svfprintf_r+0xa00>
  404b84:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404b86:	6023      	str	r3, [r4, #0]
  404b88:	3501      	adds	r5, #1
  404b8a:	f10b 0b01 	add.w	fp, fp, #1
  404b8e:	2301      	movs	r3, #1
  404b90:	2d07      	cmp	r5, #7
  404b92:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b96:	9524      	str	r5, [sp, #144]	; 0x90
  404b98:	6063      	str	r3, [r4, #4]
  404b9a:	f77f ae01 	ble.w	4047a0 <_svfprintf_r+0xa64>
  404b9e:	e70d      	b.n	4049bc <_svfprintf_r+0xc80>
  404ba0:	9808      	ldr	r0, [sp, #32]
  404ba2:	4631      	mov	r1, r6
  404ba4:	aa23      	add	r2, sp, #140	; 0x8c
  404ba6:	f002 fd4b 	bl	407640 <__ssprint_r>
  404baa:	2800      	cmp	r0, #0
  404bac:	f47f a98c 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404bb0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404bb2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bb4:	463c      	mov	r4, r7
  404bb6:	e5ce      	b.n	404756 <_svfprintf_r+0xa1a>
  404bb8:	9808      	ldr	r0, [sp, #32]
  404bba:	4631      	mov	r1, r6
  404bbc:	aa23      	add	r2, sp, #140	; 0x8c
  404bbe:	f002 fd3f 	bl	407640 <__ssprint_r>
  404bc2:	2800      	cmp	r0, #0
  404bc4:	f47f a980 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404bc8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404bcc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bce:	463c      	mov	r4, r7
  404bd0:	e5cf      	b.n	404772 <_svfprintf_r+0xa36>
  404bd2:	9808      	ldr	r0, [sp, #32]
  404bd4:	4631      	mov	r1, r6
  404bd6:	aa23      	add	r2, sp, #140	; 0x8c
  404bd8:	f002 fd32 	bl	407640 <__ssprint_r>
  404bdc:	2800      	cmp	r0, #0
  404bde:	f47f a973 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404be2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404be6:	463c      	mov	r4, r7
  404be8:	f7ff ba4c 	b.w	404084 <_svfprintf_r+0x348>
  404bec:	f002 fcea 	bl	4075c4 <__fpclassifyd>
  404bf0:	2800      	cmp	r0, #0
  404bf2:	f040 80c7 	bne.w	404d84 <_svfprintf_r+0x1048>
  404bf6:	4686      	mov	lr, r0
  404bf8:	4ab2      	ldr	r2, [pc, #712]	; (404ec4 <_svfprintf_r+0x1188>)
  404bfa:	4bb3      	ldr	r3, [pc, #716]	; (404ec8 <_svfprintf_r+0x118c>)
  404bfc:	9011      	str	r0, [sp, #68]	; 0x44
  404bfe:	9807      	ldr	r0, [sp, #28]
  404c00:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404c04:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  404c08:	2103      	movs	r1, #3
  404c0a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  404c0e:	2d47      	cmp	r5, #71	; 0x47
  404c10:	bfd8      	it	le
  404c12:	461a      	movle	r2, r3
  404c14:	9109      	str	r1, [sp, #36]	; 0x24
  404c16:	9007      	str	r0, [sp, #28]
  404c18:	9210      	str	r2, [sp, #64]	; 0x40
  404c1a:	910d      	str	r1, [sp, #52]	; 0x34
  404c1c:	f7ff b9ae 	b.w	403f7c <_svfprintf_r+0x240>
  404c20:	9b07      	ldr	r3, [sp, #28]
  404c22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c24:	f013 0f40 	tst.w	r3, #64	; 0x40
  404c28:	4613      	mov	r3, r2
  404c2a:	f43f ac2e 	beq.w	40448a <_svfprintf_r+0x74e>
  404c2e:	3304      	adds	r3, #4
  404c30:	f8b2 8000 	ldrh.w	r8, [r2]
  404c34:	930e      	str	r3, [sp, #56]	; 0x38
  404c36:	f04f 0900 	mov.w	r9, #0
  404c3a:	f7ff bb37 	b.w	4042ac <_svfprintf_r+0x570>
  404c3e:	9b07      	ldr	r3, [sp, #28]
  404c40:	06db      	lsls	r3, r3, #27
  404c42:	d40b      	bmi.n	404c5c <_svfprintf_r+0xf20>
  404c44:	9b07      	ldr	r3, [sp, #28]
  404c46:	065d      	lsls	r5, r3, #25
  404c48:	d508      	bpl.n	404c5c <_svfprintf_r+0xf20>
  404c4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c4c:	6813      	ldr	r3, [r2, #0]
  404c4e:	3204      	adds	r2, #4
  404c50:	920e      	str	r2, [sp, #56]	; 0x38
  404c52:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404c56:	801a      	strh	r2, [r3, #0]
  404c58:	f7ff b895 	b.w	403d86 <_svfprintf_r+0x4a>
  404c5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c5e:	6813      	ldr	r3, [r2, #0]
  404c60:	3204      	adds	r2, #4
  404c62:	920e      	str	r2, [sp, #56]	; 0x38
  404c64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404c66:	601a      	str	r2, [r3, #0]
  404c68:	f7ff b88d 	b.w	403d86 <_svfprintf_r+0x4a>
  404c6c:	4693      	mov	fp, r2
  404c6e:	3301      	adds	r3, #1
  404c70:	44ab      	add	fp, r5
  404c72:	2b07      	cmp	r3, #7
  404c74:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404c78:	9324      	str	r3, [sp, #144]	; 0x90
  404c7a:	f8c4 9000 	str.w	r9, [r4]
  404c7e:	6065      	str	r5, [r4, #4]
  404c80:	f73f af13 	bgt.w	404aaa <_svfprintf_r+0xd6e>
  404c84:	3408      	adds	r4, #8
  404c86:	e71b      	b.n	404ac0 <_svfprintf_r+0xd84>
  404c88:	9808      	ldr	r0, [sp, #32]
  404c8a:	4631      	mov	r1, r6
  404c8c:	aa23      	add	r2, sp, #140	; 0x8c
  404c8e:	f002 fcd7 	bl	407640 <__ssprint_r>
  404c92:	2800      	cmp	r0, #0
  404c94:	f47f a918 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404c98:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404c9c:	463c      	mov	r4, r7
  404c9e:	e4c0      	b.n	404622 <_svfprintf_r+0x8e6>
  404ca0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ca2:	4a8a      	ldr	r2, [pc, #552]	; (404ecc <_svfprintf_r+0x1190>)
  404ca4:	6022      	str	r2, [r4, #0]
  404ca6:	3301      	adds	r3, #1
  404ca8:	f10b 0b01 	add.w	fp, fp, #1
  404cac:	2201      	movs	r2, #1
  404cae:	2b07      	cmp	r3, #7
  404cb0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404cb4:	9324      	str	r3, [sp, #144]	; 0x90
  404cb6:	6062      	str	r2, [r4, #4]
  404cb8:	f300 80f4 	bgt.w	404ea4 <_svfprintf_r+0x1168>
  404cbc:	3408      	adds	r4, #8
  404cbe:	b92d      	cbnz	r5, 404ccc <_svfprintf_r+0xf90>
  404cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cc2:	b91b      	cbnz	r3, 404ccc <_svfprintf_r+0xf90>
  404cc4:	9b07      	ldr	r3, [sp, #28]
  404cc6:	07db      	lsls	r3, r3, #31
  404cc8:	f57f aa32 	bpl.w	404130 <_svfprintf_r+0x3f4>
  404ccc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cce:	9818      	ldr	r0, [sp, #96]	; 0x60
  404cd0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404cd2:	6022      	str	r2, [r4, #0]
  404cd4:	3301      	adds	r3, #1
  404cd6:	eb0b 0100 	add.w	r1, fp, r0
  404cda:	2b07      	cmp	r3, #7
  404cdc:	9125      	str	r1, [sp, #148]	; 0x94
  404cde:	6060      	str	r0, [r4, #4]
  404ce0:	9324      	str	r3, [sp, #144]	; 0x90
  404ce2:	f300 81f3 	bgt.w	4050cc <_svfprintf_r+0x1390>
  404ce6:	f104 0208 	add.w	r2, r4, #8
  404cea:	426d      	negs	r5, r5
  404cec:	2d00      	cmp	r5, #0
  404cee:	f340 80fc 	ble.w	404eea <_svfprintf_r+0x11ae>
  404cf2:	2d10      	cmp	r5, #16
  404cf4:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 404ed0 <_svfprintf_r+0x1194>
  404cf8:	f340 813d 	ble.w	404f76 <_svfprintf_r+0x123a>
  404cfc:	2410      	movs	r4, #16
  404cfe:	f8dd 8020 	ldr.w	r8, [sp, #32]
  404d02:	e004      	b.n	404d0e <_svfprintf_r+0xfd2>
  404d04:	3208      	adds	r2, #8
  404d06:	3d10      	subs	r5, #16
  404d08:	2d10      	cmp	r5, #16
  404d0a:	f340 8134 	ble.w	404f76 <_svfprintf_r+0x123a>
  404d0e:	3301      	adds	r3, #1
  404d10:	3110      	adds	r1, #16
  404d12:	2b07      	cmp	r3, #7
  404d14:	9125      	str	r1, [sp, #148]	; 0x94
  404d16:	9324      	str	r3, [sp, #144]	; 0x90
  404d18:	f8c2 9000 	str.w	r9, [r2]
  404d1c:	6054      	str	r4, [r2, #4]
  404d1e:	ddf1      	ble.n	404d04 <_svfprintf_r+0xfc8>
  404d20:	4640      	mov	r0, r8
  404d22:	4631      	mov	r1, r6
  404d24:	aa23      	add	r2, sp, #140	; 0x8c
  404d26:	f002 fc8b 	bl	407640 <__ssprint_r>
  404d2a:	2800      	cmp	r0, #0
  404d2c:	f47f a8cc 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404d30:	9925      	ldr	r1, [sp, #148]	; 0x94
  404d32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d34:	463a      	mov	r2, r7
  404d36:	e7e6      	b.n	404d06 <_svfprintf_r+0xfca>
  404d38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d3a:	46b1      	mov	r9, r6
  404d3c:	2b00      	cmp	r3, #0
  404d3e:	f43f a8c4 	beq.w	403eca <_svfprintf_r+0x18e>
  404d42:	9808      	ldr	r0, [sp, #32]
  404d44:	4631      	mov	r1, r6
  404d46:	aa23      	add	r2, sp, #140	; 0x8c
  404d48:	f002 fc7a 	bl	407640 <__ssprint_r>
  404d4c:	f7ff b8bd 	b.w	403eca <_svfprintf_r+0x18e>
  404d50:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d52:	910e      	str	r1, [sp, #56]	; 0x38
  404d54:	4240      	negs	r0, r0
  404d56:	900c      	str	r0, [sp, #48]	; 0x30
  404d58:	4619      	mov	r1, r3
  404d5a:	f7ff ba3f 	b.w	4041dc <_svfprintf_r+0x4a0>
  404d5e:	f041 0120 	orr.w	r1, r1, #32
  404d62:	9107      	str	r1, [sp, #28]
  404d64:	785d      	ldrb	r5, [r3, #1]
  404d66:	1c59      	adds	r1, r3, #1
  404d68:	f7ff b83b 	b.w	403de2 <_svfprintf_r+0xa6>
  404d6c:	9808      	ldr	r0, [sp, #32]
  404d6e:	4631      	mov	r1, r6
  404d70:	aa23      	add	r2, sp, #140	; 0x8c
  404d72:	f002 fc65 	bl	407640 <__ssprint_r>
  404d76:	2800      	cmp	r0, #0
  404d78:	f47f a8a6 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404d7c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404d80:	463c      	mov	r4, r7
  404d82:	e464      	b.n	40464e <_svfprintf_r+0x912>
  404d84:	f025 0320 	bic.w	r3, r5, #32
  404d88:	f1ba 3fff 	cmp.w	sl, #4294967295
  404d8c:	930d      	str	r3, [sp, #52]	; 0x34
  404d8e:	f000 8096 	beq.w	404ebe <_svfprintf_r+0x1182>
  404d92:	2b47      	cmp	r3, #71	; 0x47
  404d94:	d105      	bne.n	404da2 <_svfprintf_r+0x1066>
  404d96:	f1ba 0f00 	cmp.w	sl, #0
  404d9a:	bf14      	ite	ne
  404d9c:	46d3      	movne	fp, sl
  404d9e:	f04f 0b01 	moveq.w	fp, #1
  404da2:	9b07      	ldr	r3, [sp, #28]
  404da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404da8:	9311      	str	r3, [sp, #68]	; 0x44
  404daa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404dac:	f1b3 0a00 	subs.w	sl, r3, #0
  404db0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404db2:	9309      	str	r3, [sp, #36]	; 0x24
  404db4:	bfbb      	ittet	lt
  404db6:	4653      	movlt	r3, sl
  404db8:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  404dbc:	2300      	movge	r3, #0
  404dbe:	232d      	movlt	r3, #45	; 0x2d
  404dc0:	2d66      	cmp	r5, #102	; 0x66
  404dc2:	930f      	str	r3, [sp, #60]	; 0x3c
  404dc4:	f000 80ac 	beq.w	404f20 <_svfprintf_r+0x11e4>
  404dc8:	2d46      	cmp	r5, #70	; 0x46
  404dca:	f000 80a9 	beq.w	404f20 <_svfprintf_r+0x11e4>
  404dce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404dd2:	2b45      	cmp	r3, #69	; 0x45
  404dd4:	bf0c      	ite	eq
  404dd6:	f10b 0901 	addeq.w	r9, fp, #1
  404dda:	46d9      	movne	r9, fp
  404ddc:	2002      	movs	r0, #2
  404dde:	a91d      	add	r1, sp, #116	; 0x74
  404de0:	e88d 0201 	stmia.w	sp, {r0, r9}
  404de4:	9102      	str	r1, [sp, #8]
  404de6:	a81e      	add	r0, sp, #120	; 0x78
  404de8:	a921      	add	r1, sp, #132	; 0x84
  404dea:	9003      	str	r0, [sp, #12]
  404dec:	4653      	mov	r3, sl
  404dee:	9104      	str	r1, [sp, #16]
  404df0:	9808      	ldr	r0, [sp, #32]
  404df2:	f000 fa95 	bl	405320 <_dtoa_r>
  404df6:	2d67      	cmp	r5, #103	; 0x67
  404df8:	9010      	str	r0, [sp, #64]	; 0x40
  404dfa:	d002      	beq.n	404e02 <_svfprintf_r+0x10c6>
  404dfc:	2d47      	cmp	r5, #71	; 0x47
  404dfe:	f040 809f 	bne.w	404f40 <_svfprintf_r+0x1204>
  404e02:	9b07      	ldr	r3, [sp, #28]
  404e04:	07db      	lsls	r3, r3, #31
  404e06:	f140 8189 	bpl.w	40511c <_svfprintf_r+0x13e0>
  404e0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404e0c:	eb03 0809 	add.w	r8, r3, r9
  404e10:	9809      	ldr	r0, [sp, #36]	; 0x24
  404e12:	4651      	mov	r1, sl
  404e14:	2200      	movs	r2, #0
  404e16:	2300      	movs	r3, #0
  404e18:	f002 fd6c 	bl	4078f4 <__aeabi_dcmpeq>
  404e1c:	2800      	cmp	r0, #0
  404e1e:	f040 80fd 	bne.w	40501c <_svfprintf_r+0x12e0>
  404e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e24:	4598      	cmp	r8, r3
  404e26:	d906      	bls.n	404e36 <_svfprintf_r+0x10fa>
  404e28:	2130      	movs	r1, #48	; 0x30
  404e2a:	1c5a      	adds	r2, r3, #1
  404e2c:	9221      	str	r2, [sp, #132]	; 0x84
  404e2e:	7019      	strb	r1, [r3, #0]
  404e30:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e32:	4598      	cmp	r8, r3
  404e34:	d8f9      	bhi.n	404e2a <_svfprintf_r+0x10ee>
  404e36:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404e38:	1a9b      	subs	r3, r3, r2
  404e3a:	9313      	str	r3, [sp, #76]	; 0x4c
  404e3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404e3e:	2b47      	cmp	r3, #71	; 0x47
  404e40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e42:	f000 80de 	beq.w	405002 <_svfprintf_r+0x12c6>
  404e46:	2d65      	cmp	r5, #101	; 0x65
  404e48:	f340 80f8 	ble.w	40503c <_svfprintf_r+0x1300>
  404e4c:	2d66      	cmp	r5, #102	; 0x66
  404e4e:	9312      	str	r3, [sp, #72]	; 0x48
  404e50:	f000 8157 	beq.w	405102 <_svfprintf_r+0x13c6>
  404e54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404e58:	4293      	cmp	r3, r2
  404e5a:	f300 8144 	bgt.w	4050e6 <_svfprintf_r+0x13aa>
  404e5e:	9b07      	ldr	r3, [sp, #28]
  404e60:	07d9      	lsls	r1, r3, #31
  404e62:	f100 8173 	bmi.w	40514c <_svfprintf_r+0x1410>
  404e66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404e6a:	920d      	str	r2, [sp, #52]	; 0x34
  404e6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e6e:	2a00      	cmp	r2, #0
  404e70:	f040 80bc 	bne.w	404fec <_svfprintf_r+0x12b0>
  404e74:	9309      	str	r3, [sp, #36]	; 0x24
  404e76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e78:	9307      	str	r3, [sp, #28]
  404e7a:	9211      	str	r2, [sp, #68]	; 0x44
  404e7c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404e80:	f7ff b87c 	b.w	403f7c <_svfprintf_r+0x240>
  404e84:	9808      	ldr	r0, [sp, #32]
  404e86:	2140      	movs	r1, #64	; 0x40
  404e88:	f001 fad4 	bl	406434 <_malloc_r>
  404e8c:	f8c9 0000 	str.w	r0, [r9]
  404e90:	f8c9 0010 	str.w	r0, [r9, #16]
  404e94:	2800      	cmp	r0, #0
  404e96:	f000 818c 	beq.w	4051b2 <_svfprintf_r+0x1476>
  404e9a:	2340      	movs	r3, #64	; 0x40
  404e9c:	f8c9 3014 	str.w	r3, [r9, #20]
  404ea0:	f7fe bf64 	b.w	403d6c <_svfprintf_r+0x30>
  404ea4:	9808      	ldr	r0, [sp, #32]
  404ea6:	4631      	mov	r1, r6
  404ea8:	aa23      	add	r2, sp, #140	; 0x8c
  404eaa:	f002 fbc9 	bl	407640 <__ssprint_r>
  404eae:	2800      	cmp	r0, #0
  404eb0:	f47f a80a 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404eb4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404eb6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404eba:	463c      	mov	r4, r7
  404ebc:	e6ff      	b.n	404cbe <_svfprintf_r+0xf82>
  404ebe:	f04f 0b06 	mov.w	fp, #6
  404ec2:	e76e      	b.n	404da2 <_svfprintf_r+0x1066>
  404ec4:	00408f14 	.word	0x00408f14
  404ec8:	00408f10 	.word	0x00408f10
  404ecc:	00408f48 	.word	0x00408f48
  404ed0:	00408ee8 	.word	0x00408ee8
  404ed4:	9808      	ldr	r0, [sp, #32]
  404ed6:	4631      	mov	r1, r6
  404ed8:	aa23      	add	r2, sp, #140	; 0x8c
  404eda:	f002 fbb1 	bl	407640 <__ssprint_r>
  404ede:	2800      	cmp	r0, #0
  404ee0:	f47e aff2 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404ee4:	9925      	ldr	r1, [sp, #148]	; 0x94
  404ee6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ee8:	463a      	mov	r2, r7
  404eea:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  404eec:	6054      	str	r4, [r2, #4]
  404eee:	3301      	adds	r3, #1
  404ef0:	eb01 0b04 	add.w	fp, r1, r4
  404ef4:	2b07      	cmp	r3, #7
  404ef6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ef8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404efc:	9324      	str	r3, [sp, #144]	; 0x90
  404efe:	6011      	str	r1, [r2, #0]
  404f00:	f73f ac5b 	bgt.w	4047ba <_svfprintf_r+0xa7e>
  404f04:	f102 0408 	add.w	r4, r2, #8
  404f08:	f7ff b912 	b.w	404130 <_svfprintf_r+0x3f4>
  404f0c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  404f10:	f7fe fee6 	bl	403ce0 <strlen>
  404f14:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404f18:	900d      	str	r0, [sp, #52]	; 0x34
  404f1a:	4603      	mov	r3, r0
  404f1c:	f7ff ba1b 	b.w	404356 <_svfprintf_r+0x61a>
  404f20:	2003      	movs	r0, #3
  404f22:	a91d      	add	r1, sp, #116	; 0x74
  404f24:	e88d 0801 	stmia.w	sp, {r0, fp}
  404f28:	9102      	str	r1, [sp, #8]
  404f2a:	a81e      	add	r0, sp, #120	; 0x78
  404f2c:	a921      	add	r1, sp, #132	; 0x84
  404f2e:	9003      	str	r0, [sp, #12]
  404f30:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f32:	9104      	str	r1, [sp, #16]
  404f34:	4653      	mov	r3, sl
  404f36:	9808      	ldr	r0, [sp, #32]
  404f38:	f000 f9f2 	bl	405320 <_dtoa_r>
  404f3c:	46d9      	mov	r9, fp
  404f3e:	9010      	str	r0, [sp, #64]	; 0x40
  404f40:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f42:	eb03 0809 	add.w	r8, r3, r9
  404f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f48:	2b46      	cmp	r3, #70	; 0x46
  404f4a:	f47f af61 	bne.w	404e10 <_svfprintf_r+0x10d4>
  404f4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f50:	781b      	ldrb	r3, [r3, #0]
  404f52:	2b30      	cmp	r3, #48	; 0x30
  404f54:	f000 80e4 	beq.w	405120 <_svfprintf_r+0x13e4>
  404f58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f5a:	4498      	add	r8, r3
  404f5c:	e758      	b.n	404e10 <_svfprintf_r+0x10d4>
  404f5e:	9808      	ldr	r0, [sp, #32]
  404f60:	4631      	mov	r1, r6
  404f62:	aa23      	add	r2, sp, #140	; 0x8c
  404f64:	f002 fb6c 	bl	407640 <__ssprint_r>
  404f68:	2800      	cmp	r0, #0
  404f6a:	f47e afad 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404f6e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404f72:	463c      	mov	r4, r7
  404f74:	e4a7      	b.n	4048c6 <_svfprintf_r+0xb8a>
  404f76:	3301      	adds	r3, #1
  404f78:	4429      	add	r1, r5
  404f7a:	2b07      	cmp	r3, #7
  404f7c:	9125      	str	r1, [sp, #148]	; 0x94
  404f7e:	9324      	str	r3, [sp, #144]	; 0x90
  404f80:	f8c2 9000 	str.w	r9, [r2]
  404f84:	6055      	str	r5, [r2, #4]
  404f86:	dca5      	bgt.n	404ed4 <_svfprintf_r+0x1198>
  404f88:	3208      	adds	r2, #8
  404f8a:	e7ae      	b.n	404eea <_svfprintf_r+0x11ae>
  404f8c:	9808      	ldr	r0, [sp, #32]
  404f8e:	4631      	mov	r1, r6
  404f90:	aa23      	add	r2, sp, #140	; 0x8c
  404f92:	f002 fb55 	bl	407640 <__ssprint_r>
  404f96:	2800      	cmp	r0, #0
  404f98:	f47e af96 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404f9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f9e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404fa2:	463c      	mov	r4, r7
  404fa4:	e597      	b.n	404ad6 <_svfprintf_r+0xd9a>
  404fa6:	4653      	mov	r3, sl
  404fa8:	2b06      	cmp	r3, #6
  404faa:	bf28      	it	cs
  404fac:	2306      	movcs	r3, #6
  404fae:	930d      	str	r3, [sp, #52]	; 0x34
  404fb0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fb4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404fb8:	9309      	str	r3, [sp, #36]	; 0x24
  404fba:	4b83      	ldr	r3, [pc, #524]	; (4051c8 <_svfprintf_r+0x148c>)
  404fbc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404fc0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  404fc4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404fc8:	9310      	str	r3, [sp, #64]	; 0x40
  404fca:	f7fe bfd7 	b.w	403f7c <_svfprintf_r+0x240>
  404fce:	9808      	ldr	r0, [sp, #32]
  404fd0:	4631      	mov	r1, r6
  404fd2:	aa23      	add	r2, sp, #140	; 0x8c
  404fd4:	f002 fb34 	bl	407640 <__ssprint_r>
  404fd8:	2800      	cmp	r0, #0
  404fda:	f47e af75 	bne.w	403ec8 <_svfprintf_r+0x18c>
  404fde:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404fe0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404fe2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404fe6:	1ad3      	subs	r3, r2, r3
  404fe8:	463c      	mov	r4, r7
  404fea:	e58a      	b.n	404b02 <_svfprintf_r+0xdc6>
  404fec:	9309      	str	r3, [sp, #36]	; 0x24
  404fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ff0:	9307      	str	r3, [sp, #28]
  404ff2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  404ff6:	2300      	movs	r3, #0
  404ff8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404ffc:	9311      	str	r3, [sp, #68]	; 0x44
  404ffe:	f7fe bfc0 	b.w	403f82 <_svfprintf_r+0x246>
  405002:	1cda      	adds	r2, r3, #3
  405004:	db19      	blt.n	40503a <_svfprintf_r+0x12fe>
  405006:	459b      	cmp	fp, r3
  405008:	db17      	blt.n	40503a <_svfprintf_r+0x12fe>
  40500a:	9312      	str	r3, [sp, #72]	; 0x48
  40500c:	2567      	movs	r5, #103	; 0x67
  40500e:	e721      	b.n	404e54 <_svfprintf_r+0x1118>
  405010:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405014:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405018:	f7ff ba98 	b.w	40454c <_svfprintf_r+0x810>
  40501c:	4643      	mov	r3, r8
  40501e:	e70a      	b.n	404e36 <_svfprintf_r+0x10fa>
  405020:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  405024:	9011      	str	r0, [sp, #68]	; 0x44
  405026:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40502a:	9012      	str	r0, [sp, #72]	; 0x48
  40502c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405030:	9309      	str	r3, [sp, #36]	; 0x24
  405032:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405036:	f7fe bfa1 	b.w	403f7c <_svfprintf_r+0x240>
  40503a:	3d02      	subs	r5, #2
  40503c:	3b01      	subs	r3, #1
  40503e:	2b00      	cmp	r3, #0
  405040:	931d      	str	r3, [sp, #116]	; 0x74
  405042:	bfba      	itte	lt
  405044:	425b      	neglt	r3, r3
  405046:	222d      	movlt	r2, #45	; 0x2d
  405048:	222b      	movge	r2, #43	; 0x2b
  40504a:	2b09      	cmp	r3, #9
  40504c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  405050:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405054:	dd72      	ble.n	40513c <_svfprintf_r+0x1400>
  405056:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40505a:	4670      	mov	r0, lr
  40505c:	4a5b      	ldr	r2, [pc, #364]	; (4051cc <_svfprintf_r+0x1490>)
  40505e:	fb82 2103 	smull	r2, r1, r2, r3
  405062:	17da      	asrs	r2, r3, #31
  405064:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405068:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40506c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  405070:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405074:	2a09      	cmp	r2, #9
  405076:	4613      	mov	r3, r2
  405078:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40507c:	dcee      	bgt.n	40505c <_svfprintf_r+0x1320>
  40507e:	4602      	mov	r2, r0
  405080:	3330      	adds	r3, #48	; 0x30
  405082:	b2d9      	uxtb	r1, r3
  405084:	f802 1d01 	strb.w	r1, [r2, #-1]!
  405088:	4596      	cmp	lr, r2
  40508a:	f240 8099 	bls.w	4051c0 <_svfprintf_r+0x1484>
  40508e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405092:	4603      	mov	r3, r0
  405094:	e001      	b.n	40509a <_svfprintf_r+0x135e>
  405096:	f813 1b01 	ldrb.w	r1, [r3], #1
  40509a:	f802 1b01 	strb.w	r1, [r2], #1
  40509e:	4573      	cmp	r3, lr
  4050a0:	d1f9      	bne.n	405096 <_svfprintf_r+0x135a>
  4050a2:	ab23      	add	r3, sp, #140	; 0x8c
  4050a4:	1a1b      	subs	r3, r3, r0
  4050a6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4050aa:	4413      	add	r3, r2
  4050ac:	aa1f      	add	r2, sp, #124	; 0x7c
  4050ae:	1a9b      	subs	r3, r3, r2
  4050b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4050b2:	9319      	str	r3, [sp, #100]	; 0x64
  4050b4:	2a01      	cmp	r2, #1
  4050b6:	4413      	add	r3, r2
  4050b8:	930d      	str	r3, [sp, #52]	; 0x34
  4050ba:	dd6b      	ble.n	405194 <_svfprintf_r+0x1458>
  4050bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050be:	2200      	movs	r2, #0
  4050c0:	3301      	adds	r3, #1
  4050c2:	930d      	str	r3, [sp, #52]	; 0x34
  4050c4:	9212      	str	r2, [sp, #72]	; 0x48
  4050c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4050ca:	e6cf      	b.n	404e6c <_svfprintf_r+0x1130>
  4050cc:	9808      	ldr	r0, [sp, #32]
  4050ce:	4631      	mov	r1, r6
  4050d0:	aa23      	add	r2, sp, #140	; 0x8c
  4050d2:	f002 fab5 	bl	407640 <__ssprint_r>
  4050d6:	2800      	cmp	r0, #0
  4050d8:	f47e aef6 	bne.w	403ec8 <_svfprintf_r+0x18c>
  4050dc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4050de:	9925      	ldr	r1, [sp, #148]	; 0x94
  4050e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050e2:	463a      	mov	r2, r7
  4050e4:	e601      	b.n	404cea <_svfprintf_r+0xfae>
  4050e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	bfd8      	it	le
  4050ec:	f1c3 0802 	rsble	r8, r3, #2
  4050f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4050f2:	bfc8      	it	gt
  4050f4:	f04f 0801 	movgt.w	r8, #1
  4050f8:	4443      	add	r3, r8
  4050fa:	930d      	str	r3, [sp, #52]	; 0x34
  4050fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405100:	e6b4      	b.n	404e6c <_svfprintf_r+0x1130>
  405102:	2b00      	cmp	r3, #0
  405104:	dd30      	ble.n	405168 <_svfprintf_r+0x142c>
  405106:	f1bb 0f00 	cmp.w	fp, #0
  40510a:	d125      	bne.n	405158 <_svfprintf_r+0x141c>
  40510c:	9b07      	ldr	r3, [sp, #28]
  40510e:	07db      	lsls	r3, r3, #31
  405110:	d422      	bmi.n	405158 <_svfprintf_r+0x141c>
  405112:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405114:	920d      	str	r2, [sp, #52]	; 0x34
  405116:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40511a:	e6a7      	b.n	404e6c <_svfprintf_r+0x1130>
  40511c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40511e:	e68a      	b.n	404e36 <_svfprintf_r+0x10fa>
  405120:	9809      	ldr	r0, [sp, #36]	; 0x24
  405122:	4651      	mov	r1, sl
  405124:	2200      	movs	r2, #0
  405126:	2300      	movs	r3, #0
  405128:	f002 fbe4 	bl	4078f4 <__aeabi_dcmpeq>
  40512c:	2800      	cmp	r0, #0
  40512e:	f47f af13 	bne.w	404f58 <_svfprintf_r+0x121c>
  405132:	f1c9 0301 	rsb	r3, r9, #1
  405136:	931d      	str	r3, [sp, #116]	; 0x74
  405138:	4498      	add	r8, r3
  40513a:	e669      	b.n	404e10 <_svfprintf_r+0x10d4>
  40513c:	3330      	adds	r3, #48	; 0x30
  40513e:	2230      	movs	r2, #48	; 0x30
  405140:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405144:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405148:	ab20      	add	r3, sp, #128	; 0x80
  40514a:	e7af      	b.n	4050ac <_svfprintf_r+0x1370>
  40514c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40514e:	3301      	adds	r3, #1
  405150:	930d      	str	r3, [sp, #52]	; 0x34
  405152:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405156:	e689      	b.n	404e6c <_svfprintf_r+0x1130>
  405158:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40515a:	f10b 0801 	add.w	r8, fp, #1
  40515e:	4443      	add	r3, r8
  405160:	930d      	str	r3, [sp, #52]	; 0x34
  405162:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405166:	e681      	b.n	404e6c <_svfprintf_r+0x1130>
  405168:	f1bb 0f00 	cmp.w	fp, #0
  40516c:	d11b      	bne.n	4051a6 <_svfprintf_r+0x146a>
  40516e:	9b07      	ldr	r3, [sp, #28]
  405170:	07d8      	lsls	r0, r3, #31
  405172:	d418      	bmi.n	4051a6 <_svfprintf_r+0x146a>
  405174:	2301      	movs	r3, #1
  405176:	930d      	str	r3, [sp, #52]	; 0x34
  405178:	e678      	b.n	404e6c <_svfprintf_r+0x1130>
  40517a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40517c:	f8d5 a000 	ldr.w	sl, [r5]
  405180:	4628      	mov	r0, r5
  405182:	3004      	adds	r0, #4
  405184:	f1ba 0f00 	cmp.w	sl, #0
  405188:	785d      	ldrb	r5, [r3, #1]
  40518a:	900e      	str	r0, [sp, #56]	; 0x38
  40518c:	f6be ae29 	bge.w	403de2 <_svfprintf_r+0xa6>
  405190:	f7fe be25 	b.w	403dde <_svfprintf_r+0xa2>
  405194:	9b07      	ldr	r3, [sp, #28]
  405196:	f013 0301 	ands.w	r3, r3, #1
  40519a:	d18f      	bne.n	4050bc <_svfprintf_r+0x1380>
  40519c:	9312      	str	r3, [sp, #72]	; 0x48
  40519e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4051a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051a4:	e662      	b.n	404e6c <_svfprintf_r+0x1130>
  4051a6:	f10b 0302 	add.w	r3, fp, #2
  4051aa:	930d      	str	r3, [sp, #52]	; 0x34
  4051ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051b0:	e65c      	b.n	404e6c <_svfprintf_r+0x1130>
  4051b2:	9a08      	ldr	r2, [sp, #32]
  4051b4:	230c      	movs	r3, #12
  4051b6:	6013      	str	r3, [r2, #0]
  4051b8:	f04f 30ff 	mov.w	r0, #4294967295
  4051bc:	f7fe be8e 	b.w	403edc <_svfprintf_r+0x1a0>
  4051c0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4051c4:	e772      	b.n	4050ac <_svfprintf_r+0x1370>
  4051c6:	bf00      	nop
  4051c8:	00408f40 	.word	0x00408f40
  4051cc:	66666667 	.word	0x66666667

004051d0 <register_fini>:
  4051d0:	4b02      	ldr	r3, [pc, #8]	; (4051dc <register_fini+0xc>)
  4051d2:	b113      	cbz	r3, 4051da <register_fini+0xa>
  4051d4:	4802      	ldr	r0, [pc, #8]	; (4051e0 <register_fini+0x10>)
  4051d6:	f000 b805 	b.w	4051e4 <atexit>
  4051da:	4770      	bx	lr
  4051dc:	00000000 	.word	0x00000000
  4051e0:	004061b5 	.word	0x004061b5

004051e4 <atexit>:
  4051e4:	4601      	mov	r1, r0
  4051e6:	2000      	movs	r0, #0
  4051e8:	4602      	mov	r2, r0
  4051ea:	4603      	mov	r3, r0
  4051ec:	f002 baaa 	b.w	407744 <__register_exitproc>

004051f0 <quorem>:
  4051f0:	6902      	ldr	r2, [r0, #16]
  4051f2:	690b      	ldr	r3, [r1, #16]
  4051f4:	4293      	cmp	r3, r2
  4051f6:	f300 808f 	bgt.w	405318 <quorem+0x128>
  4051fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051fe:	f103 38ff 	add.w	r8, r3, #4294967295
  405202:	f101 0714 	add.w	r7, r1, #20
  405206:	f100 0b14 	add.w	fp, r0, #20
  40520a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40520e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405212:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405216:	b083      	sub	sp, #12
  405218:	3201      	adds	r2, #1
  40521a:	fbb3 f9f2 	udiv	r9, r3, r2
  40521e:	eb0b 0304 	add.w	r3, fp, r4
  405222:	9400      	str	r4, [sp, #0]
  405224:	eb07 0a04 	add.w	sl, r7, r4
  405228:	9301      	str	r3, [sp, #4]
  40522a:	f1b9 0f00 	cmp.w	r9, #0
  40522e:	d03b      	beq.n	4052a8 <quorem+0xb8>
  405230:	2600      	movs	r6, #0
  405232:	4632      	mov	r2, r6
  405234:	46bc      	mov	ip, r7
  405236:	46de      	mov	lr, fp
  405238:	4634      	mov	r4, r6
  40523a:	f85c 6b04 	ldr.w	r6, [ip], #4
  40523e:	f8de 5000 	ldr.w	r5, [lr]
  405242:	b2b3      	uxth	r3, r6
  405244:	0c36      	lsrs	r6, r6, #16
  405246:	fb03 4409 	mla	r4, r3, r9, r4
  40524a:	fb06 f609 	mul.w	r6, r6, r9
  40524e:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  405252:	b2a3      	uxth	r3, r4
  405254:	1ad3      	subs	r3, r2, r3
  405256:	b2b4      	uxth	r4, r6
  405258:	fa13 f385 	uxtah	r3, r3, r5
  40525c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  405260:	eb04 4423 	add.w	r4, r4, r3, asr #16
  405264:	b29b      	uxth	r3, r3
  405266:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40526a:	45e2      	cmp	sl, ip
  40526c:	ea4f 4224 	mov.w	r2, r4, asr #16
  405270:	f84e 3b04 	str.w	r3, [lr], #4
  405274:	ea4f 4416 	mov.w	r4, r6, lsr #16
  405278:	d2df      	bcs.n	40523a <quorem+0x4a>
  40527a:	9b00      	ldr	r3, [sp, #0]
  40527c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405280:	b993      	cbnz	r3, 4052a8 <quorem+0xb8>
  405282:	9c01      	ldr	r4, [sp, #4]
  405284:	1f23      	subs	r3, r4, #4
  405286:	459b      	cmp	fp, r3
  405288:	d20c      	bcs.n	4052a4 <quorem+0xb4>
  40528a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40528e:	b94b      	cbnz	r3, 4052a4 <quorem+0xb4>
  405290:	f1a4 0308 	sub.w	r3, r4, #8
  405294:	e002      	b.n	40529c <quorem+0xac>
  405296:	681a      	ldr	r2, [r3, #0]
  405298:	3b04      	subs	r3, #4
  40529a:	b91a      	cbnz	r2, 4052a4 <quorem+0xb4>
  40529c:	459b      	cmp	fp, r3
  40529e:	f108 38ff 	add.w	r8, r8, #4294967295
  4052a2:	d3f8      	bcc.n	405296 <quorem+0xa6>
  4052a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4052a8:	4604      	mov	r4, r0
  4052aa:	f001 feab 	bl	407004 <__mcmp>
  4052ae:	2800      	cmp	r0, #0
  4052b0:	db2e      	blt.n	405310 <quorem+0x120>
  4052b2:	f109 0901 	add.w	r9, r9, #1
  4052b6:	465d      	mov	r5, fp
  4052b8:	2300      	movs	r3, #0
  4052ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4052be:	6828      	ldr	r0, [r5, #0]
  4052c0:	b28a      	uxth	r2, r1
  4052c2:	1a9a      	subs	r2, r3, r2
  4052c4:	0c09      	lsrs	r1, r1, #16
  4052c6:	fa12 f280 	uxtah	r2, r2, r0
  4052ca:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4052ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4052d2:	b291      	uxth	r1, r2
  4052d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4052d8:	45ba      	cmp	sl, r7
  4052da:	f845 1b04 	str.w	r1, [r5], #4
  4052de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4052e2:	d2ea      	bcs.n	4052ba <quorem+0xca>
  4052e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4052e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4052ec:	b982      	cbnz	r2, 405310 <quorem+0x120>
  4052ee:	1f1a      	subs	r2, r3, #4
  4052f0:	4593      	cmp	fp, r2
  4052f2:	d20b      	bcs.n	40530c <quorem+0x11c>
  4052f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4052f8:	b942      	cbnz	r2, 40530c <quorem+0x11c>
  4052fa:	3b08      	subs	r3, #8
  4052fc:	e002      	b.n	405304 <quorem+0x114>
  4052fe:	681a      	ldr	r2, [r3, #0]
  405300:	3b04      	subs	r3, #4
  405302:	b91a      	cbnz	r2, 40530c <quorem+0x11c>
  405304:	459b      	cmp	fp, r3
  405306:	f108 38ff 	add.w	r8, r8, #4294967295
  40530a:	d3f8      	bcc.n	4052fe <quorem+0x10e>
  40530c:	f8c4 8010 	str.w	r8, [r4, #16]
  405310:	4648      	mov	r0, r9
  405312:	b003      	add	sp, #12
  405314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405318:	2000      	movs	r0, #0
  40531a:	4770      	bx	lr
  40531c:	0000      	movs	r0, r0
	...

00405320 <_dtoa_r>:
  405320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405324:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405326:	b097      	sub	sp, #92	; 0x5c
  405328:	4604      	mov	r4, r0
  40532a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  40532c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405330:	b141      	cbz	r1, 405344 <_dtoa_r+0x24>
  405332:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405334:	604a      	str	r2, [r1, #4]
  405336:	2301      	movs	r3, #1
  405338:	4093      	lsls	r3, r2
  40533a:	608b      	str	r3, [r1, #8]
  40533c:	f001 fc7e 	bl	406c3c <_Bfree>
  405340:	2300      	movs	r3, #0
  405342:	6423      	str	r3, [r4, #64]	; 0x40
  405344:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405348:	2b00      	cmp	r3, #0
  40534a:	4699      	mov	r9, r3
  40534c:	db36      	blt.n	4053bc <_dtoa_r+0x9c>
  40534e:	2300      	movs	r3, #0
  405350:	602b      	str	r3, [r5, #0]
  405352:	4ba5      	ldr	r3, [pc, #660]	; (4055e8 <_dtoa_r+0x2c8>)
  405354:	461a      	mov	r2, r3
  405356:	ea09 0303 	and.w	r3, r9, r3
  40535a:	4293      	cmp	r3, r2
  40535c:	d017      	beq.n	40538e <_dtoa_r+0x6e>
  40535e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405362:	2200      	movs	r2, #0
  405364:	4630      	mov	r0, r6
  405366:	4639      	mov	r1, r7
  405368:	2300      	movs	r3, #0
  40536a:	f002 fac3 	bl	4078f4 <__aeabi_dcmpeq>
  40536e:	4680      	mov	r8, r0
  405370:	2800      	cmp	r0, #0
  405372:	d02b      	beq.n	4053cc <_dtoa_r+0xac>
  405374:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405376:	2301      	movs	r3, #1
  405378:	6013      	str	r3, [r2, #0]
  40537a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40537c:	2b00      	cmp	r3, #0
  40537e:	f000 80cb 	beq.w	405518 <_dtoa_r+0x1f8>
  405382:	489a      	ldr	r0, [pc, #616]	; (4055ec <_dtoa_r+0x2cc>)
  405384:	6018      	str	r0, [r3, #0]
  405386:	3801      	subs	r0, #1
  405388:	b017      	add	sp, #92	; 0x5c
  40538a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40538e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405390:	f242 730f 	movw	r3, #9999	; 0x270f
  405394:	6013      	str	r3, [r2, #0]
  405396:	9b02      	ldr	r3, [sp, #8]
  405398:	2b00      	cmp	r3, #0
  40539a:	f000 80a6 	beq.w	4054ea <_dtoa_r+0x1ca>
  40539e:	4894      	ldr	r0, [pc, #592]	; (4055f0 <_dtoa_r+0x2d0>)
  4053a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053a2:	2b00      	cmp	r3, #0
  4053a4:	d0f0      	beq.n	405388 <_dtoa_r+0x68>
  4053a6:	78c3      	ldrb	r3, [r0, #3]
  4053a8:	2b00      	cmp	r3, #0
  4053aa:	f000 80b7 	beq.w	40551c <_dtoa_r+0x1fc>
  4053ae:	f100 0308 	add.w	r3, r0, #8
  4053b2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4053b4:	6013      	str	r3, [r2, #0]
  4053b6:	b017      	add	sp, #92	; 0x5c
  4053b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053bc:	9a03      	ldr	r2, [sp, #12]
  4053be:	2301      	movs	r3, #1
  4053c0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4053c4:	602b      	str	r3, [r5, #0]
  4053c6:	f8cd 900c 	str.w	r9, [sp, #12]
  4053ca:	e7c2      	b.n	405352 <_dtoa_r+0x32>
  4053cc:	aa15      	add	r2, sp, #84	; 0x54
  4053ce:	ab14      	add	r3, sp, #80	; 0x50
  4053d0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4053d4:	4620      	mov	r0, r4
  4053d6:	4632      	mov	r2, r6
  4053d8:	463b      	mov	r3, r7
  4053da:	f001 fea1 	bl	407120 <__d2b>
  4053de:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4053e2:	4683      	mov	fp, r0
  4053e4:	f040 808a 	bne.w	4054fc <_dtoa_r+0x1dc>
  4053e8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4053ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4053ee:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4053f2:	4445      	add	r5, r8
  4053f4:	429d      	cmp	r5, r3
  4053f6:	f2c0 8297 	blt.w	405928 <_dtoa_r+0x608>
  4053fa:	4a7e      	ldr	r2, [pc, #504]	; (4055f4 <_dtoa_r+0x2d4>)
  4053fc:	1b52      	subs	r2, r2, r5
  4053fe:	fa09 f902 	lsl.w	r9, r9, r2
  405402:	9a02      	ldr	r2, [sp, #8]
  405404:	f205 4312 	addw	r3, r5, #1042	; 0x412
  405408:	fa22 f003 	lsr.w	r0, r2, r3
  40540c:	ea49 0000 	orr.w	r0, r9, r0
  405410:	f7fd fdd8 	bl	402fc4 <__aeabi_ui2d>
  405414:	2301      	movs	r3, #1
  405416:	3d01      	subs	r5, #1
  405418:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40541c:	930d      	str	r3, [sp, #52]	; 0x34
  40541e:	2200      	movs	r2, #0
  405420:	4b75      	ldr	r3, [pc, #468]	; (4055f8 <_dtoa_r+0x2d8>)
  405422:	f7fd fc91 	bl	402d48 <__aeabi_dsub>
  405426:	a36a      	add	r3, pc, #424	; (adr r3, 4055d0 <_dtoa_r+0x2b0>)
  405428:	e9d3 2300 	ldrd	r2, r3, [r3]
  40542c:	f7fd fe40 	bl	4030b0 <__aeabi_dmul>
  405430:	a369      	add	r3, pc, #420	; (adr r3, 4055d8 <_dtoa_r+0x2b8>)
  405432:	e9d3 2300 	ldrd	r2, r3, [r3]
  405436:	f7fd fc89 	bl	402d4c <__adddf3>
  40543a:	4606      	mov	r6, r0
  40543c:	4628      	mov	r0, r5
  40543e:	460f      	mov	r7, r1
  405440:	f7fd fdd0 	bl	402fe4 <__aeabi_i2d>
  405444:	a366      	add	r3, pc, #408	; (adr r3, 4055e0 <_dtoa_r+0x2c0>)
  405446:	e9d3 2300 	ldrd	r2, r3, [r3]
  40544a:	f7fd fe31 	bl	4030b0 <__aeabi_dmul>
  40544e:	4602      	mov	r2, r0
  405450:	460b      	mov	r3, r1
  405452:	4630      	mov	r0, r6
  405454:	4639      	mov	r1, r7
  405456:	f7fd fc79 	bl	402d4c <__adddf3>
  40545a:	4606      	mov	r6, r0
  40545c:	460f      	mov	r7, r1
  40545e:	f002 fa7b 	bl	407958 <__aeabi_d2iz>
  405462:	4639      	mov	r1, r7
  405464:	9004      	str	r0, [sp, #16]
  405466:	2200      	movs	r2, #0
  405468:	4630      	mov	r0, r6
  40546a:	2300      	movs	r3, #0
  40546c:	f002 fa4c 	bl	407908 <__aeabi_dcmplt>
  405470:	2800      	cmp	r0, #0
  405472:	f040 81a6 	bne.w	4057c2 <_dtoa_r+0x4a2>
  405476:	9b04      	ldr	r3, [sp, #16]
  405478:	2b16      	cmp	r3, #22
  40547a:	f200 819f 	bhi.w	4057bc <_dtoa_r+0x49c>
  40547e:	9a04      	ldr	r2, [sp, #16]
  405480:	4b5e      	ldr	r3, [pc, #376]	; (4055fc <_dtoa_r+0x2dc>)
  405482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405486:	e9d3 0100 	ldrd	r0, r1, [r3]
  40548a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40548e:	f002 fa59 	bl	407944 <__aeabi_dcmpgt>
  405492:	2800      	cmp	r0, #0
  405494:	f000 824e 	beq.w	405934 <_dtoa_r+0x614>
  405498:	9b04      	ldr	r3, [sp, #16]
  40549a:	3b01      	subs	r3, #1
  40549c:	9304      	str	r3, [sp, #16]
  40549e:	2300      	movs	r3, #0
  4054a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4054a2:	ebc5 0508 	rsb	r5, r5, r8
  4054a6:	f1b5 0a01 	subs.w	sl, r5, #1
  4054aa:	f100 81a1 	bmi.w	4057f0 <_dtoa_r+0x4d0>
  4054ae:	2300      	movs	r3, #0
  4054b0:	9305      	str	r3, [sp, #20]
  4054b2:	9b04      	ldr	r3, [sp, #16]
  4054b4:	2b00      	cmp	r3, #0
  4054b6:	f2c0 8192 	blt.w	4057de <_dtoa_r+0x4be>
  4054ba:	449a      	add	sl, r3
  4054bc:	930a      	str	r3, [sp, #40]	; 0x28
  4054be:	2300      	movs	r3, #0
  4054c0:	9308      	str	r3, [sp, #32]
  4054c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054c4:	2b09      	cmp	r3, #9
  4054c6:	d82b      	bhi.n	405520 <_dtoa_r+0x200>
  4054c8:	2b05      	cmp	r3, #5
  4054ca:	f340 8670 	ble.w	4061ae <_dtoa_r+0xe8e>
  4054ce:	3b04      	subs	r3, #4
  4054d0:	9320      	str	r3, [sp, #128]	; 0x80
  4054d2:	2500      	movs	r5, #0
  4054d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054d6:	3b02      	subs	r3, #2
  4054d8:	2b03      	cmp	r3, #3
  4054da:	f200 864e 	bhi.w	40617a <_dtoa_r+0xe5a>
  4054de:	e8df f013 	tbh	[pc, r3, lsl #1]
  4054e2:	03cc      	.short	0x03cc
  4054e4:	02b203be 	.word	0x02b203be
  4054e8:	0663      	.short	0x0663
  4054ea:	4b41      	ldr	r3, [pc, #260]	; (4055f0 <_dtoa_r+0x2d0>)
  4054ec:	4a44      	ldr	r2, [pc, #272]	; (405600 <_dtoa_r+0x2e0>)
  4054ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4054f2:	2800      	cmp	r0, #0
  4054f4:	bf14      	ite	ne
  4054f6:	4618      	movne	r0, r3
  4054f8:	4610      	moveq	r0, r2
  4054fa:	e751      	b.n	4053a0 <_dtoa_r+0x80>
  4054fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
  405500:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405504:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  405508:	4630      	mov	r0, r6
  40550a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40550e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405512:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  405516:	e782      	b.n	40541e <_dtoa_r+0xfe>
  405518:	483a      	ldr	r0, [pc, #232]	; (405604 <_dtoa_r+0x2e4>)
  40551a:	e735      	b.n	405388 <_dtoa_r+0x68>
  40551c:	1cc3      	adds	r3, r0, #3
  40551e:	e748      	b.n	4053b2 <_dtoa_r+0x92>
  405520:	2100      	movs	r1, #0
  405522:	6461      	str	r1, [r4, #68]	; 0x44
  405524:	4620      	mov	r0, r4
  405526:	9120      	str	r1, [sp, #128]	; 0x80
  405528:	f001 fb62 	bl	406bf0 <_Balloc>
  40552c:	f04f 33ff 	mov.w	r3, #4294967295
  405530:	9306      	str	r3, [sp, #24]
  405532:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405534:	930c      	str	r3, [sp, #48]	; 0x30
  405536:	2301      	movs	r3, #1
  405538:	9007      	str	r0, [sp, #28]
  40553a:	9221      	str	r2, [sp, #132]	; 0x84
  40553c:	6420      	str	r0, [r4, #64]	; 0x40
  40553e:	9309      	str	r3, [sp, #36]	; 0x24
  405540:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405542:	2b00      	cmp	r3, #0
  405544:	f2c0 80d2 	blt.w	4056ec <_dtoa_r+0x3cc>
  405548:	9a04      	ldr	r2, [sp, #16]
  40554a:	2a0e      	cmp	r2, #14
  40554c:	f300 80ce 	bgt.w	4056ec <_dtoa_r+0x3cc>
  405550:	4b2a      	ldr	r3, [pc, #168]	; (4055fc <_dtoa_r+0x2dc>)
  405552:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405556:	e9d3 8900 	ldrd	r8, r9, [r3]
  40555a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40555c:	2b00      	cmp	r3, #0
  40555e:	f2c0 838f 	blt.w	405c80 <_dtoa_r+0x960>
  405562:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405566:	4642      	mov	r2, r8
  405568:	464b      	mov	r3, r9
  40556a:	4630      	mov	r0, r6
  40556c:	4639      	mov	r1, r7
  40556e:	f7fd fec9 	bl	403304 <__aeabi_ddiv>
  405572:	f002 f9f1 	bl	407958 <__aeabi_d2iz>
  405576:	4682      	mov	sl, r0
  405578:	f7fd fd34 	bl	402fe4 <__aeabi_i2d>
  40557c:	4642      	mov	r2, r8
  40557e:	464b      	mov	r3, r9
  405580:	f7fd fd96 	bl	4030b0 <__aeabi_dmul>
  405584:	460b      	mov	r3, r1
  405586:	4602      	mov	r2, r0
  405588:	4639      	mov	r1, r7
  40558a:	4630      	mov	r0, r6
  40558c:	f7fd fbdc 	bl	402d48 <__aeabi_dsub>
  405590:	9d07      	ldr	r5, [sp, #28]
  405592:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  405596:	702b      	strb	r3, [r5, #0]
  405598:	9b06      	ldr	r3, [sp, #24]
  40559a:	2b01      	cmp	r3, #1
  40559c:	4606      	mov	r6, r0
  40559e:	460f      	mov	r7, r1
  4055a0:	f105 0501 	add.w	r5, r5, #1
  4055a4:	d062      	beq.n	40566c <_dtoa_r+0x34c>
  4055a6:	2200      	movs	r2, #0
  4055a8:	4b17      	ldr	r3, [pc, #92]	; (405608 <_dtoa_r+0x2e8>)
  4055aa:	f7fd fd81 	bl	4030b0 <__aeabi_dmul>
  4055ae:	2200      	movs	r2, #0
  4055b0:	2300      	movs	r3, #0
  4055b2:	4606      	mov	r6, r0
  4055b4:	460f      	mov	r7, r1
  4055b6:	f002 f99d 	bl	4078f4 <__aeabi_dcmpeq>
  4055ba:	2800      	cmp	r0, #0
  4055bc:	f040 8083 	bne.w	4056c6 <_dtoa_r+0x3a6>
  4055c0:	f8cd b008 	str.w	fp, [sp, #8]
  4055c4:	9405      	str	r4, [sp, #20]
  4055c6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4055ca:	9c06      	ldr	r4, [sp, #24]
  4055cc:	e029      	b.n	405622 <_dtoa_r+0x302>
  4055ce:	bf00      	nop
  4055d0:	636f4361 	.word	0x636f4361
  4055d4:	3fd287a7 	.word	0x3fd287a7
  4055d8:	8b60c8b3 	.word	0x8b60c8b3
  4055dc:	3fc68a28 	.word	0x3fc68a28
  4055e0:	509f79fb 	.word	0x509f79fb
  4055e4:	3fd34413 	.word	0x3fd34413
  4055e8:	7ff00000 	.word	0x7ff00000
  4055ec:	00408f49 	.word	0x00408f49
  4055f0:	00408f58 	.word	0x00408f58
  4055f4:	fffffc0e 	.word	0xfffffc0e
  4055f8:	3ff80000 	.word	0x3ff80000
  4055fc:	00408f68 	.word	0x00408f68
  405600:	00408f4c 	.word	0x00408f4c
  405604:	00408f48 	.word	0x00408f48
  405608:	40240000 	.word	0x40240000
  40560c:	f7fd fd50 	bl	4030b0 <__aeabi_dmul>
  405610:	2200      	movs	r2, #0
  405612:	2300      	movs	r3, #0
  405614:	4606      	mov	r6, r0
  405616:	460f      	mov	r7, r1
  405618:	f002 f96c 	bl	4078f4 <__aeabi_dcmpeq>
  40561c:	2800      	cmp	r0, #0
  40561e:	f040 83de 	bne.w	405dde <_dtoa_r+0xabe>
  405622:	4642      	mov	r2, r8
  405624:	464b      	mov	r3, r9
  405626:	4630      	mov	r0, r6
  405628:	4639      	mov	r1, r7
  40562a:	f7fd fe6b 	bl	403304 <__aeabi_ddiv>
  40562e:	f002 f993 	bl	407958 <__aeabi_d2iz>
  405632:	4682      	mov	sl, r0
  405634:	f7fd fcd6 	bl	402fe4 <__aeabi_i2d>
  405638:	4642      	mov	r2, r8
  40563a:	464b      	mov	r3, r9
  40563c:	f7fd fd38 	bl	4030b0 <__aeabi_dmul>
  405640:	4602      	mov	r2, r0
  405642:	460b      	mov	r3, r1
  405644:	4630      	mov	r0, r6
  405646:	4639      	mov	r1, r7
  405648:	f7fd fb7e 	bl	402d48 <__aeabi_dsub>
  40564c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  405650:	f805 eb01 	strb.w	lr, [r5], #1
  405654:	ebcb 0e05 	rsb	lr, fp, r5
  405658:	4574      	cmp	r4, lr
  40565a:	4606      	mov	r6, r0
  40565c:	460f      	mov	r7, r1
  40565e:	f04f 0200 	mov.w	r2, #0
  405662:	4bb5      	ldr	r3, [pc, #724]	; (405938 <_dtoa_r+0x618>)
  405664:	d1d2      	bne.n	40560c <_dtoa_r+0x2ec>
  405666:	f8dd b008 	ldr.w	fp, [sp, #8]
  40566a:	9c05      	ldr	r4, [sp, #20]
  40566c:	4632      	mov	r2, r6
  40566e:	463b      	mov	r3, r7
  405670:	4630      	mov	r0, r6
  405672:	4639      	mov	r1, r7
  405674:	f7fd fb6a 	bl	402d4c <__adddf3>
  405678:	4606      	mov	r6, r0
  40567a:	460f      	mov	r7, r1
  40567c:	4640      	mov	r0, r8
  40567e:	4649      	mov	r1, r9
  405680:	4632      	mov	r2, r6
  405682:	463b      	mov	r3, r7
  405684:	f002 f940 	bl	407908 <__aeabi_dcmplt>
  405688:	b948      	cbnz	r0, 40569e <_dtoa_r+0x37e>
  40568a:	4640      	mov	r0, r8
  40568c:	4649      	mov	r1, r9
  40568e:	4632      	mov	r2, r6
  405690:	463b      	mov	r3, r7
  405692:	f002 f92f 	bl	4078f4 <__aeabi_dcmpeq>
  405696:	b1b0      	cbz	r0, 4056c6 <_dtoa_r+0x3a6>
  405698:	f01a 0f01 	tst.w	sl, #1
  40569c:	d013      	beq.n	4056c6 <_dtoa_r+0x3a6>
  40569e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056a2:	9907      	ldr	r1, [sp, #28]
  4056a4:	1e6b      	subs	r3, r5, #1
  4056a6:	e004      	b.n	4056b2 <_dtoa_r+0x392>
  4056a8:	428b      	cmp	r3, r1
  4056aa:	f000 8440 	beq.w	405f2e <_dtoa_r+0xc0e>
  4056ae:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4056b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4056b6:	f103 0501 	add.w	r5, r3, #1
  4056ba:	461a      	mov	r2, r3
  4056bc:	d0f4      	beq.n	4056a8 <_dtoa_r+0x388>
  4056be:	f108 0301 	add.w	r3, r8, #1
  4056c2:	b2db      	uxtb	r3, r3
  4056c4:	7013      	strb	r3, [r2, #0]
  4056c6:	4620      	mov	r0, r4
  4056c8:	4659      	mov	r1, fp
  4056ca:	f001 fab7 	bl	406c3c <_Bfree>
  4056ce:	2200      	movs	r2, #0
  4056d0:	9b04      	ldr	r3, [sp, #16]
  4056d2:	702a      	strb	r2, [r5, #0]
  4056d4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4056d6:	3301      	adds	r3, #1
  4056d8:	6013      	str	r3, [r2, #0]
  4056da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056dc:	2b00      	cmp	r3, #0
  4056de:	f000 8345 	beq.w	405d6c <_dtoa_r+0xa4c>
  4056e2:	9807      	ldr	r0, [sp, #28]
  4056e4:	601d      	str	r5, [r3, #0]
  4056e6:	b017      	add	sp, #92	; 0x5c
  4056e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4056ee:	2a00      	cmp	r2, #0
  4056f0:	f000 8084 	beq.w	4057fc <_dtoa_r+0x4dc>
  4056f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4056f6:	2a01      	cmp	r2, #1
  4056f8:	f340 8304 	ble.w	405d04 <_dtoa_r+0x9e4>
  4056fc:	9b06      	ldr	r3, [sp, #24]
  4056fe:	1e5f      	subs	r7, r3, #1
  405700:	9b08      	ldr	r3, [sp, #32]
  405702:	42bb      	cmp	r3, r7
  405704:	f2c0 83a9 	blt.w	405e5a <_dtoa_r+0xb3a>
  405708:	1bdf      	subs	r7, r3, r7
  40570a:	9b06      	ldr	r3, [sp, #24]
  40570c:	2b00      	cmp	r3, #0
  40570e:	f2c0 849c 	blt.w	40604a <_dtoa_r+0xd2a>
  405712:	9d05      	ldr	r5, [sp, #20]
  405714:	9b06      	ldr	r3, [sp, #24]
  405716:	9a05      	ldr	r2, [sp, #20]
  405718:	4620      	mov	r0, r4
  40571a:	441a      	add	r2, r3
  40571c:	2101      	movs	r1, #1
  40571e:	9205      	str	r2, [sp, #20]
  405720:	449a      	add	sl, r3
  405722:	f001 fb25 	bl	406d70 <__i2b>
  405726:	4606      	mov	r6, r0
  405728:	b165      	cbz	r5, 405744 <_dtoa_r+0x424>
  40572a:	f1ba 0f00 	cmp.w	sl, #0
  40572e:	dd09      	ble.n	405744 <_dtoa_r+0x424>
  405730:	45aa      	cmp	sl, r5
  405732:	9a05      	ldr	r2, [sp, #20]
  405734:	4653      	mov	r3, sl
  405736:	bfa8      	it	ge
  405738:	462b      	movge	r3, r5
  40573a:	1ad2      	subs	r2, r2, r3
  40573c:	9205      	str	r2, [sp, #20]
  40573e:	1aed      	subs	r5, r5, r3
  405740:	ebc3 0a0a 	rsb	sl, r3, sl
  405744:	9b08      	ldr	r3, [sp, #32]
  405746:	2b00      	cmp	r3, #0
  405748:	dd1a      	ble.n	405780 <_dtoa_r+0x460>
  40574a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40574c:	2b00      	cmp	r3, #0
  40574e:	f000 837d 	beq.w	405e4c <_dtoa_r+0xb2c>
  405752:	2f00      	cmp	r7, #0
  405754:	dd10      	ble.n	405778 <_dtoa_r+0x458>
  405756:	4631      	mov	r1, r6
  405758:	463a      	mov	r2, r7
  40575a:	4620      	mov	r0, r4
  40575c:	f001 fbac 	bl	406eb8 <__pow5mult>
  405760:	4606      	mov	r6, r0
  405762:	465a      	mov	r2, fp
  405764:	4631      	mov	r1, r6
  405766:	4620      	mov	r0, r4
  405768:	f001 fb0c 	bl	406d84 <__multiply>
  40576c:	4659      	mov	r1, fp
  40576e:	4680      	mov	r8, r0
  405770:	4620      	mov	r0, r4
  405772:	f001 fa63 	bl	406c3c <_Bfree>
  405776:	46c3      	mov	fp, r8
  405778:	9b08      	ldr	r3, [sp, #32]
  40577a:	1bda      	subs	r2, r3, r7
  40577c:	f040 82a2 	bne.w	405cc4 <_dtoa_r+0x9a4>
  405780:	4620      	mov	r0, r4
  405782:	2101      	movs	r1, #1
  405784:	f001 faf4 	bl	406d70 <__i2b>
  405788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40578a:	2b00      	cmp	r3, #0
  40578c:	4680      	mov	r8, r0
  40578e:	dd39      	ble.n	405804 <_dtoa_r+0x4e4>
  405790:	4601      	mov	r1, r0
  405792:	461a      	mov	r2, r3
  405794:	4620      	mov	r0, r4
  405796:	f001 fb8f 	bl	406eb8 <__pow5mult>
  40579a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40579c:	2b01      	cmp	r3, #1
  40579e:	4680      	mov	r8, r0
  4057a0:	f340 8296 	ble.w	405cd0 <_dtoa_r+0x9b0>
  4057a4:	f04f 0900 	mov.w	r9, #0
  4057a8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4057ac:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4057b0:	6918      	ldr	r0, [r3, #16]
  4057b2:	f001 fa8f 	bl	406cd4 <__hi0bits>
  4057b6:	f1c0 0020 	rsb	r0, r0, #32
  4057ba:	e02d      	b.n	405818 <_dtoa_r+0x4f8>
  4057bc:	2301      	movs	r3, #1
  4057be:	930b      	str	r3, [sp, #44]	; 0x2c
  4057c0:	e66f      	b.n	4054a2 <_dtoa_r+0x182>
  4057c2:	9804      	ldr	r0, [sp, #16]
  4057c4:	f7fd fc0e 	bl	402fe4 <__aeabi_i2d>
  4057c8:	4632      	mov	r2, r6
  4057ca:	463b      	mov	r3, r7
  4057cc:	f002 f892 	bl	4078f4 <__aeabi_dcmpeq>
  4057d0:	2800      	cmp	r0, #0
  4057d2:	f47f ae50 	bne.w	405476 <_dtoa_r+0x156>
  4057d6:	9b04      	ldr	r3, [sp, #16]
  4057d8:	3b01      	subs	r3, #1
  4057da:	9304      	str	r3, [sp, #16]
  4057dc:	e64b      	b.n	405476 <_dtoa_r+0x156>
  4057de:	9a05      	ldr	r2, [sp, #20]
  4057e0:	9b04      	ldr	r3, [sp, #16]
  4057e2:	1ad2      	subs	r2, r2, r3
  4057e4:	425b      	negs	r3, r3
  4057e6:	9308      	str	r3, [sp, #32]
  4057e8:	2300      	movs	r3, #0
  4057ea:	9205      	str	r2, [sp, #20]
  4057ec:	930a      	str	r3, [sp, #40]	; 0x28
  4057ee:	e668      	b.n	4054c2 <_dtoa_r+0x1a2>
  4057f0:	f1ca 0300 	rsb	r3, sl, #0
  4057f4:	9305      	str	r3, [sp, #20]
  4057f6:	f04f 0a00 	mov.w	sl, #0
  4057fa:	e65a      	b.n	4054b2 <_dtoa_r+0x192>
  4057fc:	9f08      	ldr	r7, [sp, #32]
  4057fe:	9d05      	ldr	r5, [sp, #20]
  405800:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405802:	e791      	b.n	405728 <_dtoa_r+0x408>
  405804:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405806:	2b01      	cmp	r3, #1
  405808:	f340 82b3 	ble.w	405d72 <_dtoa_r+0xa52>
  40580c:	f04f 0900 	mov.w	r9, #0
  405810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405812:	2b00      	cmp	r3, #0
  405814:	d1c8      	bne.n	4057a8 <_dtoa_r+0x488>
  405816:	2001      	movs	r0, #1
  405818:	4450      	add	r0, sl
  40581a:	f010 001f 	ands.w	r0, r0, #31
  40581e:	f000 8081 	beq.w	405924 <_dtoa_r+0x604>
  405822:	f1c0 0320 	rsb	r3, r0, #32
  405826:	2b04      	cmp	r3, #4
  405828:	f340 84b8 	ble.w	40619c <_dtoa_r+0xe7c>
  40582c:	f1c0 001c 	rsb	r0, r0, #28
  405830:	9b05      	ldr	r3, [sp, #20]
  405832:	4403      	add	r3, r0
  405834:	9305      	str	r3, [sp, #20]
  405836:	4405      	add	r5, r0
  405838:	4482      	add	sl, r0
  40583a:	9b05      	ldr	r3, [sp, #20]
  40583c:	2b00      	cmp	r3, #0
  40583e:	dd05      	ble.n	40584c <_dtoa_r+0x52c>
  405840:	4659      	mov	r1, fp
  405842:	461a      	mov	r2, r3
  405844:	4620      	mov	r0, r4
  405846:	f001 fb87 	bl	406f58 <__lshift>
  40584a:	4683      	mov	fp, r0
  40584c:	f1ba 0f00 	cmp.w	sl, #0
  405850:	dd05      	ble.n	40585e <_dtoa_r+0x53e>
  405852:	4641      	mov	r1, r8
  405854:	4652      	mov	r2, sl
  405856:	4620      	mov	r0, r4
  405858:	f001 fb7e 	bl	406f58 <__lshift>
  40585c:	4680      	mov	r8, r0
  40585e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405860:	2b00      	cmp	r3, #0
  405862:	f040 8268 	bne.w	405d36 <_dtoa_r+0xa16>
  405866:	9b06      	ldr	r3, [sp, #24]
  405868:	2b00      	cmp	r3, #0
  40586a:	f340 8295 	ble.w	405d98 <_dtoa_r+0xa78>
  40586e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405870:	2b00      	cmp	r3, #0
  405872:	d171      	bne.n	405958 <_dtoa_r+0x638>
  405874:	f8dd 901c 	ldr.w	r9, [sp, #28]
  405878:	9f06      	ldr	r7, [sp, #24]
  40587a:	464d      	mov	r5, r9
  40587c:	e002      	b.n	405884 <_dtoa_r+0x564>
  40587e:	f001 f9e7 	bl	406c50 <__multadd>
  405882:	4683      	mov	fp, r0
  405884:	4641      	mov	r1, r8
  405886:	4658      	mov	r0, fp
  405888:	f7ff fcb2 	bl	4051f0 <quorem>
  40588c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  405890:	f805 cb01 	strb.w	ip, [r5], #1
  405894:	ebc9 0305 	rsb	r3, r9, r5
  405898:	42bb      	cmp	r3, r7
  40589a:	4620      	mov	r0, r4
  40589c:	4659      	mov	r1, fp
  40589e:	f04f 020a 	mov.w	r2, #10
  4058a2:	f04f 0300 	mov.w	r3, #0
  4058a6:	dbea      	blt.n	40587e <_dtoa_r+0x55e>
  4058a8:	9b07      	ldr	r3, [sp, #28]
  4058aa:	9a06      	ldr	r2, [sp, #24]
  4058ac:	2a01      	cmp	r2, #1
  4058ae:	bfac      	ite	ge
  4058b0:	189b      	addge	r3, r3, r2
  4058b2:	3301      	addlt	r3, #1
  4058b4:	461d      	mov	r5, r3
  4058b6:	f04f 0a00 	mov.w	sl, #0
  4058ba:	4659      	mov	r1, fp
  4058bc:	2201      	movs	r2, #1
  4058be:	4620      	mov	r0, r4
  4058c0:	f8cd c008 	str.w	ip, [sp, #8]
  4058c4:	f001 fb48 	bl	406f58 <__lshift>
  4058c8:	4641      	mov	r1, r8
  4058ca:	4683      	mov	fp, r0
  4058cc:	f001 fb9a 	bl	407004 <__mcmp>
  4058d0:	2800      	cmp	r0, #0
  4058d2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4058d6:	f340 82f6 	ble.w	405ec6 <_dtoa_r+0xba6>
  4058da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4058de:	9907      	ldr	r1, [sp, #28]
  4058e0:	1e6b      	subs	r3, r5, #1
  4058e2:	e004      	b.n	4058ee <_dtoa_r+0x5ce>
  4058e4:	428b      	cmp	r3, r1
  4058e6:	f000 8273 	beq.w	405dd0 <_dtoa_r+0xab0>
  4058ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4058ee:	2a39      	cmp	r2, #57	; 0x39
  4058f0:	f103 0501 	add.w	r5, r3, #1
  4058f4:	d0f6      	beq.n	4058e4 <_dtoa_r+0x5c4>
  4058f6:	3201      	adds	r2, #1
  4058f8:	701a      	strb	r2, [r3, #0]
  4058fa:	4641      	mov	r1, r8
  4058fc:	4620      	mov	r0, r4
  4058fe:	f001 f99d 	bl	406c3c <_Bfree>
  405902:	2e00      	cmp	r6, #0
  405904:	f43f aedf 	beq.w	4056c6 <_dtoa_r+0x3a6>
  405908:	f1ba 0f00 	cmp.w	sl, #0
  40590c:	d005      	beq.n	40591a <_dtoa_r+0x5fa>
  40590e:	45b2      	cmp	sl, r6
  405910:	d003      	beq.n	40591a <_dtoa_r+0x5fa>
  405912:	4651      	mov	r1, sl
  405914:	4620      	mov	r0, r4
  405916:	f001 f991 	bl	406c3c <_Bfree>
  40591a:	4631      	mov	r1, r6
  40591c:	4620      	mov	r0, r4
  40591e:	f001 f98d 	bl	406c3c <_Bfree>
  405922:	e6d0      	b.n	4056c6 <_dtoa_r+0x3a6>
  405924:	201c      	movs	r0, #28
  405926:	e783      	b.n	405830 <_dtoa_r+0x510>
  405928:	4b04      	ldr	r3, [pc, #16]	; (40593c <_dtoa_r+0x61c>)
  40592a:	9a02      	ldr	r2, [sp, #8]
  40592c:	1b5b      	subs	r3, r3, r5
  40592e:	fa02 f003 	lsl.w	r0, r2, r3
  405932:	e56d      	b.n	405410 <_dtoa_r+0xf0>
  405934:	900b      	str	r0, [sp, #44]	; 0x2c
  405936:	e5b4      	b.n	4054a2 <_dtoa_r+0x182>
  405938:	40240000 	.word	0x40240000
  40593c:	fffffbee 	.word	0xfffffbee
  405940:	4631      	mov	r1, r6
  405942:	2300      	movs	r3, #0
  405944:	4620      	mov	r0, r4
  405946:	220a      	movs	r2, #10
  405948:	f001 f982 	bl	406c50 <__multadd>
  40594c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40594e:	2b00      	cmp	r3, #0
  405950:	4606      	mov	r6, r0
  405952:	f340 840c 	ble.w	40616e <_dtoa_r+0xe4e>
  405956:	9306      	str	r3, [sp, #24]
  405958:	2d00      	cmp	r5, #0
  40595a:	dd05      	ble.n	405968 <_dtoa_r+0x648>
  40595c:	4631      	mov	r1, r6
  40595e:	462a      	mov	r2, r5
  405960:	4620      	mov	r0, r4
  405962:	f001 faf9 	bl	406f58 <__lshift>
  405966:	4606      	mov	r6, r0
  405968:	f1b9 0f00 	cmp.w	r9, #0
  40596c:	f040 82e9 	bne.w	405f42 <_dtoa_r+0xc22>
  405970:	46b1      	mov	r9, r6
  405972:	9b06      	ldr	r3, [sp, #24]
  405974:	9a07      	ldr	r2, [sp, #28]
  405976:	3b01      	subs	r3, #1
  405978:	18d3      	adds	r3, r2, r3
  40597a:	9308      	str	r3, [sp, #32]
  40597c:	9b02      	ldr	r3, [sp, #8]
  40597e:	f003 0301 	and.w	r3, r3, #1
  405982:	9309      	str	r3, [sp, #36]	; 0x24
  405984:	4617      	mov	r7, r2
  405986:	4641      	mov	r1, r8
  405988:	4658      	mov	r0, fp
  40598a:	f7ff fc31 	bl	4051f0 <quorem>
  40598e:	4631      	mov	r1, r6
  405990:	4605      	mov	r5, r0
  405992:	4658      	mov	r0, fp
  405994:	f001 fb36 	bl	407004 <__mcmp>
  405998:	464a      	mov	r2, r9
  40599a:	4682      	mov	sl, r0
  40599c:	4641      	mov	r1, r8
  40599e:	4620      	mov	r0, r4
  4059a0:	f001 fb54 	bl	40704c <__mdiff>
  4059a4:	68c2      	ldr	r2, [r0, #12]
  4059a6:	4603      	mov	r3, r0
  4059a8:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  4059ac:	2a00      	cmp	r2, #0
  4059ae:	f040 81b8 	bne.w	405d22 <_dtoa_r+0xa02>
  4059b2:	4619      	mov	r1, r3
  4059b4:	4658      	mov	r0, fp
  4059b6:	f8cd c018 	str.w	ip, [sp, #24]
  4059ba:	9305      	str	r3, [sp, #20]
  4059bc:	f001 fb22 	bl	407004 <__mcmp>
  4059c0:	9b05      	ldr	r3, [sp, #20]
  4059c2:	9002      	str	r0, [sp, #8]
  4059c4:	4619      	mov	r1, r3
  4059c6:	4620      	mov	r0, r4
  4059c8:	f001 f938 	bl	406c3c <_Bfree>
  4059cc:	9a02      	ldr	r2, [sp, #8]
  4059ce:	f8dd c018 	ldr.w	ip, [sp, #24]
  4059d2:	b92a      	cbnz	r2, 4059e0 <_dtoa_r+0x6c0>
  4059d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4059d6:	b91b      	cbnz	r3, 4059e0 <_dtoa_r+0x6c0>
  4059d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059da:	2b00      	cmp	r3, #0
  4059dc:	f000 83a7 	beq.w	40612e <_dtoa_r+0xe0e>
  4059e0:	f1ba 0f00 	cmp.w	sl, #0
  4059e4:	f2c0 8251 	blt.w	405e8a <_dtoa_r+0xb6a>
  4059e8:	d105      	bne.n	4059f6 <_dtoa_r+0x6d6>
  4059ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4059ec:	b91b      	cbnz	r3, 4059f6 <_dtoa_r+0x6d6>
  4059ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059f0:	2b00      	cmp	r3, #0
  4059f2:	f000 824a 	beq.w	405e8a <_dtoa_r+0xb6a>
  4059f6:	2a00      	cmp	r2, #0
  4059f8:	f300 82b7 	bgt.w	405f6a <_dtoa_r+0xc4a>
  4059fc:	9b08      	ldr	r3, [sp, #32]
  4059fe:	f887 c000 	strb.w	ip, [r7]
  405a02:	f107 0a01 	add.w	sl, r7, #1
  405a06:	429f      	cmp	r7, r3
  405a08:	4655      	mov	r5, sl
  405a0a:	f000 82ba 	beq.w	405f82 <_dtoa_r+0xc62>
  405a0e:	4659      	mov	r1, fp
  405a10:	220a      	movs	r2, #10
  405a12:	2300      	movs	r3, #0
  405a14:	4620      	mov	r0, r4
  405a16:	f001 f91b 	bl	406c50 <__multadd>
  405a1a:	454e      	cmp	r6, r9
  405a1c:	4683      	mov	fp, r0
  405a1e:	4631      	mov	r1, r6
  405a20:	4620      	mov	r0, r4
  405a22:	f04f 020a 	mov.w	r2, #10
  405a26:	f04f 0300 	mov.w	r3, #0
  405a2a:	f000 8174 	beq.w	405d16 <_dtoa_r+0x9f6>
  405a2e:	f001 f90f 	bl	406c50 <__multadd>
  405a32:	4649      	mov	r1, r9
  405a34:	4606      	mov	r6, r0
  405a36:	220a      	movs	r2, #10
  405a38:	4620      	mov	r0, r4
  405a3a:	2300      	movs	r3, #0
  405a3c:	f001 f908 	bl	406c50 <__multadd>
  405a40:	4657      	mov	r7, sl
  405a42:	4681      	mov	r9, r0
  405a44:	e79f      	b.n	405986 <_dtoa_r+0x666>
  405a46:	2301      	movs	r3, #1
  405a48:	9309      	str	r3, [sp, #36]	; 0x24
  405a4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405a4c:	2b00      	cmp	r3, #0
  405a4e:	f340 8213 	ble.w	405e78 <_dtoa_r+0xb58>
  405a52:	461f      	mov	r7, r3
  405a54:	461e      	mov	r6, r3
  405a56:	930c      	str	r3, [sp, #48]	; 0x30
  405a58:	9306      	str	r3, [sp, #24]
  405a5a:	2100      	movs	r1, #0
  405a5c:	2f17      	cmp	r7, #23
  405a5e:	6461      	str	r1, [r4, #68]	; 0x44
  405a60:	d90a      	bls.n	405a78 <_dtoa_r+0x758>
  405a62:	2201      	movs	r2, #1
  405a64:	2304      	movs	r3, #4
  405a66:	005b      	lsls	r3, r3, #1
  405a68:	f103 0014 	add.w	r0, r3, #20
  405a6c:	4287      	cmp	r7, r0
  405a6e:	4611      	mov	r1, r2
  405a70:	f102 0201 	add.w	r2, r2, #1
  405a74:	d2f7      	bcs.n	405a66 <_dtoa_r+0x746>
  405a76:	6461      	str	r1, [r4, #68]	; 0x44
  405a78:	4620      	mov	r0, r4
  405a7a:	f001 f8b9 	bl	406bf0 <_Balloc>
  405a7e:	2e0e      	cmp	r6, #14
  405a80:	9007      	str	r0, [sp, #28]
  405a82:	6420      	str	r0, [r4, #64]	; 0x40
  405a84:	f63f ad5c 	bhi.w	405540 <_dtoa_r+0x220>
  405a88:	2d00      	cmp	r5, #0
  405a8a:	f43f ad59 	beq.w	405540 <_dtoa_r+0x220>
  405a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405a92:	9904      	ldr	r1, [sp, #16]
  405a94:	2900      	cmp	r1, #0
  405a96:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405a9a:	f340 8221 	ble.w	405ee0 <_dtoa_r+0xbc0>
  405a9e:	4bb7      	ldr	r3, [pc, #732]	; (405d7c <_dtoa_r+0xa5c>)
  405aa0:	f001 020f 	and.w	r2, r1, #15
  405aa4:	110d      	asrs	r5, r1, #4
  405aa6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405aaa:	06e9      	lsls	r1, r5, #27
  405aac:	e9d3 6700 	ldrd	r6, r7, [r3]
  405ab0:	f140 81db 	bpl.w	405e6a <_dtoa_r+0xb4a>
  405ab4:	4bb2      	ldr	r3, [pc, #712]	; (405d80 <_dtoa_r+0xa60>)
  405ab6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405aba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405abe:	f7fd fc21 	bl	403304 <__aeabi_ddiv>
  405ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405ac6:	f005 050f 	and.w	r5, r5, #15
  405aca:	f04f 0803 	mov.w	r8, #3
  405ace:	b18d      	cbz	r5, 405af4 <_dtoa_r+0x7d4>
  405ad0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 405d80 <_dtoa_r+0xa60>
  405ad4:	4630      	mov	r0, r6
  405ad6:	4639      	mov	r1, r7
  405ad8:	07ea      	lsls	r2, r5, #31
  405ada:	d505      	bpl.n	405ae8 <_dtoa_r+0x7c8>
  405adc:	e9d9 2300 	ldrd	r2, r3, [r9]
  405ae0:	f108 0801 	add.w	r8, r8, #1
  405ae4:	f7fd fae4 	bl	4030b0 <__aeabi_dmul>
  405ae8:	106d      	asrs	r5, r5, #1
  405aea:	f109 0908 	add.w	r9, r9, #8
  405aee:	d1f3      	bne.n	405ad8 <_dtoa_r+0x7b8>
  405af0:	4606      	mov	r6, r0
  405af2:	460f      	mov	r7, r1
  405af4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405af8:	4632      	mov	r2, r6
  405afa:	463b      	mov	r3, r7
  405afc:	f7fd fc02 	bl	403304 <__aeabi_ddiv>
  405b00:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405b04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b06:	b143      	cbz	r3, 405b1a <_dtoa_r+0x7fa>
  405b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b0c:	2200      	movs	r2, #0
  405b0e:	4b9d      	ldr	r3, [pc, #628]	; (405d84 <_dtoa_r+0xa64>)
  405b10:	f001 fefa 	bl	407908 <__aeabi_dcmplt>
  405b14:	2800      	cmp	r0, #0
  405b16:	f040 82ac 	bne.w	406072 <_dtoa_r+0xd52>
  405b1a:	4640      	mov	r0, r8
  405b1c:	f7fd fa62 	bl	402fe4 <__aeabi_i2d>
  405b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405b24:	f7fd fac4 	bl	4030b0 <__aeabi_dmul>
  405b28:	4b97      	ldr	r3, [pc, #604]	; (405d88 <_dtoa_r+0xa68>)
  405b2a:	2200      	movs	r2, #0
  405b2c:	f7fd f90e 	bl	402d4c <__adddf3>
  405b30:	9b06      	ldr	r3, [sp, #24]
  405b32:	4606      	mov	r6, r0
  405b34:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405b38:	2b00      	cmp	r3, #0
  405b3a:	f000 8162 	beq.w	405e02 <_dtoa_r+0xae2>
  405b3e:	9b04      	ldr	r3, [sp, #16]
  405b40:	f8dd 9018 	ldr.w	r9, [sp, #24]
  405b44:	9312      	str	r3, [sp, #72]	; 0x48
  405b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b48:	2b00      	cmp	r3, #0
  405b4a:	f000 8221 	beq.w	405f90 <_dtoa_r+0xc70>
  405b4e:	4b8b      	ldr	r3, [pc, #556]	; (405d7c <_dtoa_r+0xa5c>)
  405b50:	498e      	ldr	r1, [pc, #568]	; (405d8c <_dtoa_r+0xa6c>)
  405b52:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  405b56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405b5a:	2000      	movs	r0, #0
  405b5c:	f7fd fbd2 	bl	403304 <__aeabi_ddiv>
  405b60:	4632      	mov	r2, r6
  405b62:	463b      	mov	r3, r7
  405b64:	f7fd f8f0 	bl	402d48 <__aeabi_dsub>
  405b68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405b6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405b70:	4639      	mov	r1, r7
  405b72:	4630      	mov	r0, r6
  405b74:	f001 fef0 	bl	407958 <__aeabi_d2iz>
  405b78:	4605      	mov	r5, r0
  405b7a:	f7fd fa33 	bl	402fe4 <__aeabi_i2d>
  405b7e:	3530      	adds	r5, #48	; 0x30
  405b80:	4602      	mov	r2, r0
  405b82:	460b      	mov	r3, r1
  405b84:	4630      	mov	r0, r6
  405b86:	4639      	mov	r1, r7
  405b88:	f7fd f8de 	bl	402d48 <__aeabi_dsub>
  405b8c:	fa5f f885 	uxtb.w	r8, r5
  405b90:	9d07      	ldr	r5, [sp, #28]
  405b92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405b96:	f885 8000 	strb.w	r8, [r5]
  405b9a:	4606      	mov	r6, r0
  405b9c:	460f      	mov	r7, r1
  405b9e:	3501      	adds	r5, #1
  405ba0:	f001 feb2 	bl	407908 <__aeabi_dcmplt>
  405ba4:	2800      	cmp	r0, #0
  405ba6:	f040 82b2 	bne.w	40610e <_dtoa_r+0xdee>
  405baa:	4632      	mov	r2, r6
  405bac:	463b      	mov	r3, r7
  405bae:	2000      	movs	r0, #0
  405bb0:	4974      	ldr	r1, [pc, #464]	; (405d84 <_dtoa_r+0xa64>)
  405bb2:	f7fd f8c9 	bl	402d48 <__aeabi_dsub>
  405bb6:	4602      	mov	r2, r0
  405bb8:	460b      	mov	r3, r1
  405bba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405bbe:	f001 fec1 	bl	407944 <__aeabi_dcmpgt>
  405bc2:	2800      	cmp	r0, #0
  405bc4:	f040 82ac 	bne.w	406120 <_dtoa_r+0xe00>
  405bc8:	f1b9 0f01 	cmp.w	r9, #1
  405bcc:	f340 8138 	ble.w	405e40 <_dtoa_r+0xb20>
  405bd0:	9b07      	ldr	r3, [sp, #28]
  405bd2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  405bd6:	f8cd b008 	str.w	fp, [sp, #8]
  405bda:	4499      	add	r9, r3
  405bdc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405be0:	46a0      	mov	r8, r4
  405be2:	e00d      	b.n	405c00 <_dtoa_r+0x8e0>
  405be4:	2000      	movs	r0, #0
  405be6:	4967      	ldr	r1, [pc, #412]	; (405d84 <_dtoa_r+0xa64>)
  405be8:	f7fd f8ae 	bl	402d48 <__aeabi_dsub>
  405bec:	4652      	mov	r2, sl
  405bee:	465b      	mov	r3, fp
  405bf0:	f001 fe8a 	bl	407908 <__aeabi_dcmplt>
  405bf4:	2800      	cmp	r0, #0
  405bf6:	f040 828e 	bne.w	406116 <_dtoa_r+0xdf6>
  405bfa:	454d      	cmp	r5, r9
  405bfc:	f000 811b 	beq.w	405e36 <_dtoa_r+0xb16>
  405c00:	4650      	mov	r0, sl
  405c02:	4659      	mov	r1, fp
  405c04:	2200      	movs	r2, #0
  405c06:	4b62      	ldr	r3, [pc, #392]	; (405d90 <_dtoa_r+0xa70>)
  405c08:	f7fd fa52 	bl	4030b0 <__aeabi_dmul>
  405c0c:	2200      	movs	r2, #0
  405c0e:	4b60      	ldr	r3, [pc, #384]	; (405d90 <_dtoa_r+0xa70>)
  405c10:	4682      	mov	sl, r0
  405c12:	468b      	mov	fp, r1
  405c14:	4630      	mov	r0, r6
  405c16:	4639      	mov	r1, r7
  405c18:	f7fd fa4a 	bl	4030b0 <__aeabi_dmul>
  405c1c:	460f      	mov	r7, r1
  405c1e:	4606      	mov	r6, r0
  405c20:	f001 fe9a 	bl	407958 <__aeabi_d2iz>
  405c24:	4604      	mov	r4, r0
  405c26:	f7fd f9dd 	bl	402fe4 <__aeabi_i2d>
  405c2a:	4602      	mov	r2, r0
  405c2c:	460b      	mov	r3, r1
  405c2e:	4630      	mov	r0, r6
  405c30:	4639      	mov	r1, r7
  405c32:	f7fd f889 	bl	402d48 <__aeabi_dsub>
  405c36:	3430      	adds	r4, #48	; 0x30
  405c38:	b2e4      	uxtb	r4, r4
  405c3a:	4652      	mov	r2, sl
  405c3c:	465b      	mov	r3, fp
  405c3e:	f805 4b01 	strb.w	r4, [r5], #1
  405c42:	4606      	mov	r6, r0
  405c44:	460f      	mov	r7, r1
  405c46:	f001 fe5f 	bl	407908 <__aeabi_dcmplt>
  405c4a:	4632      	mov	r2, r6
  405c4c:	463b      	mov	r3, r7
  405c4e:	2800      	cmp	r0, #0
  405c50:	d0c8      	beq.n	405be4 <_dtoa_r+0x8c4>
  405c52:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c54:	f8dd b008 	ldr.w	fp, [sp, #8]
  405c58:	9304      	str	r3, [sp, #16]
  405c5a:	4644      	mov	r4, r8
  405c5c:	e533      	b.n	4056c6 <_dtoa_r+0x3a6>
  405c5e:	2300      	movs	r3, #0
  405c60:	9309      	str	r3, [sp, #36]	; 0x24
  405c62:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405c64:	9a04      	ldr	r2, [sp, #16]
  405c66:	4413      	add	r3, r2
  405c68:	930c      	str	r3, [sp, #48]	; 0x30
  405c6a:	3301      	adds	r3, #1
  405c6c:	2b00      	cmp	r3, #0
  405c6e:	9306      	str	r3, [sp, #24]
  405c70:	f340 8109 	ble.w	405e86 <_dtoa_r+0xb66>
  405c74:	9e06      	ldr	r6, [sp, #24]
  405c76:	4637      	mov	r7, r6
  405c78:	e6ef      	b.n	405a5a <_dtoa_r+0x73a>
  405c7a:	2300      	movs	r3, #0
  405c7c:	9309      	str	r3, [sp, #36]	; 0x24
  405c7e:	e6e4      	b.n	405a4a <_dtoa_r+0x72a>
  405c80:	9b06      	ldr	r3, [sp, #24]
  405c82:	2b00      	cmp	r3, #0
  405c84:	f73f ac6d 	bgt.w	405562 <_dtoa_r+0x242>
  405c88:	f040 8262 	bne.w	406150 <_dtoa_r+0xe30>
  405c8c:	4640      	mov	r0, r8
  405c8e:	2200      	movs	r2, #0
  405c90:	4b40      	ldr	r3, [pc, #256]	; (405d94 <_dtoa_r+0xa74>)
  405c92:	4649      	mov	r1, r9
  405c94:	f7fd fa0c 	bl	4030b0 <__aeabi_dmul>
  405c98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405c9c:	f001 fe48 	bl	407930 <__aeabi_dcmpge>
  405ca0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405ca4:	4646      	mov	r6, r8
  405ca6:	2800      	cmp	r0, #0
  405ca8:	f000 808a 	beq.w	405dc0 <_dtoa_r+0xaa0>
  405cac:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405cae:	9d07      	ldr	r5, [sp, #28]
  405cb0:	43db      	mvns	r3, r3
  405cb2:	9304      	str	r3, [sp, #16]
  405cb4:	4641      	mov	r1, r8
  405cb6:	4620      	mov	r0, r4
  405cb8:	f000 ffc0 	bl	406c3c <_Bfree>
  405cbc:	2e00      	cmp	r6, #0
  405cbe:	f47f ae2c 	bne.w	40591a <_dtoa_r+0x5fa>
  405cc2:	e500      	b.n	4056c6 <_dtoa_r+0x3a6>
  405cc4:	4659      	mov	r1, fp
  405cc6:	4620      	mov	r0, r4
  405cc8:	f001 f8f6 	bl	406eb8 <__pow5mult>
  405ccc:	4683      	mov	fp, r0
  405cce:	e557      	b.n	405780 <_dtoa_r+0x460>
  405cd0:	9b02      	ldr	r3, [sp, #8]
  405cd2:	2b00      	cmp	r3, #0
  405cd4:	f47f ad66 	bne.w	4057a4 <_dtoa_r+0x484>
  405cd8:	9b03      	ldr	r3, [sp, #12]
  405cda:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405cde:	2b00      	cmp	r3, #0
  405ce0:	f47f ad94 	bne.w	40580c <_dtoa_r+0x4ec>
  405ce4:	9b03      	ldr	r3, [sp, #12]
  405ce6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  405cea:	0d3f      	lsrs	r7, r7, #20
  405cec:	053f      	lsls	r7, r7, #20
  405cee:	2f00      	cmp	r7, #0
  405cf0:	f000 821a 	beq.w	406128 <_dtoa_r+0xe08>
  405cf4:	9b05      	ldr	r3, [sp, #20]
  405cf6:	3301      	adds	r3, #1
  405cf8:	9305      	str	r3, [sp, #20]
  405cfa:	f10a 0a01 	add.w	sl, sl, #1
  405cfe:	f04f 0901 	mov.w	r9, #1
  405d02:	e585      	b.n	405810 <_dtoa_r+0x4f0>
  405d04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d06:	2a00      	cmp	r2, #0
  405d08:	f000 81a5 	beq.w	406056 <_dtoa_r+0xd36>
  405d0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405d10:	9f08      	ldr	r7, [sp, #32]
  405d12:	9d05      	ldr	r5, [sp, #20]
  405d14:	e4ff      	b.n	405716 <_dtoa_r+0x3f6>
  405d16:	f000 ff9b 	bl	406c50 <__multadd>
  405d1a:	4657      	mov	r7, sl
  405d1c:	4606      	mov	r6, r0
  405d1e:	4681      	mov	r9, r0
  405d20:	e631      	b.n	405986 <_dtoa_r+0x666>
  405d22:	4601      	mov	r1, r0
  405d24:	4620      	mov	r0, r4
  405d26:	f8cd c008 	str.w	ip, [sp, #8]
  405d2a:	f000 ff87 	bl	406c3c <_Bfree>
  405d2e:	2201      	movs	r2, #1
  405d30:	f8dd c008 	ldr.w	ip, [sp, #8]
  405d34:	e654      	b.n	4059e0 <_dtoa_r+0x6c0>
  405d36:	4658      	mov	r0, fp
  405d38:	4641      	mov	r1, r8
  405d3a:	f001 f963 	bl	407004 <__mcmp>
  405d3e:	2800      	cmp	r0, #0
  405d40:	f6bf ad91 	bge.w	405866 <_dtoa_r+0x546>
  405d44:	9f04      	ldr	r7, [sp, #16]
  405d46:	4659      	mov	r1, fp
  405d48:	2300      	movs	r3, #0
  405d4a:	4620      	mov	r0, r4
  405d4c:	220a      	movs	r2, #10
  405d4e:	3f01      	subs	r7, #1
  405d50:	9704      	str	r7, [sp, #16]
  405d52:	f000 ff7d 	bl	406c50 <__multadd>
  405d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d58:	4683      	mov	fp, r0
  405d5a:	2b00      	cmp	r3, #0
  405d5c:	f47f adf0 	bne.w	405940 <_dtoa_r+0x620>
  405d60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d62:	2b00      	cmp	r3, #0
  405d64:	f340 81f8 	ble.w	406158 <_dtoa_r+0xe38>
  405d68:	9306      	str	r3, [sp, #24]
  405d6a:	e583      	b.n	405874 <_dtoa_r+0x554>
  405d6c:	9807      	ldr	r0, [sp, #28]
  405d6e:	f7ff bb0b 	b.w	405388 <_dtoa_r+0x68>
  405d72:	9b02      	ldr	r3, [sp, #8]
  405d74:	2b00      	cmp	r3, #0
  405d76:	f47f ad49 	bne.w	40580c <_dtoa_r+0x4ec>
  405d7a:	e7ad      	b.n	405cd8 <_dtoa_r+0x9b8>
  405d7c:	00408f68 	.word	0x00408f68
  405d80:	00409040 	.word	0x00409040
  405d84:	3ff00000 	.word	0x3ff00000
  405d88:	401c0000 	.word	0x401c0000
  405d8c:	3fe00000 	.word	0x3fe00000
  405d90:	40240000 	.word	0x40240000
  405d94:	40140000 	.word	0x40140000
  405d98:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405d9a:	2b02      	cmp	r3, #2
  405d9c:	f77f ad67 	ble.w	40586e <_dtoa_r+0x54e>
  405da0:	9b06      	ldr	r3, [sp, #24]
  405da2:	2b00      	cmp	r3, #0
  405da4:	d182      	bne.n	405cac <_dtoa_r+0x98c>
  405da6:	4641      	mov	r1, r8
  405da8:	2205      	movs	r2, #5
  405daa:	4620      	mov	r0, r4
  405dac:	f000 ff50 	bl	406c50 <__multadd>
  405db0:	4680      	mov	r8, r0
  405db2:	4641      	mov	r1, r8
  405db4:	4658      	mov	r0, fp
  405db6:	f001 f925 	bl	407004 <__mcmp>
  405dba:	2800      	cmp	r0, #0
  405dbc:	f77f af76 	ble.w	405cac <_dtoa_r+0x98c>
  405dc0:	9a04      	ldr	r2, [sp, #16]
  405dc2:	9907      	ldr	r1, [sp, #28]
  405dc4:	2331      	movs	r3, #49	; 0x31
  405dc6:	3201      	adds	r2, #1
  405dc8:	9204      	str	r2, [sp, #16]
  405dca:	700b      	strb	r3, [r1, #0]
  405dcc:	1c4d      	adds	r5, r1, #1
  405dce:	e771      	b.n	405cb4 <_dtoa_r+0x994>
  405dd0:	9a04      	ldr	r2, [sp, #16]
  405dd2:	3201      	adds	r2, #1
  405dd4:	9204      	str	r2, [sp, #16]
  405dd6:	9a07      	ldr	r2, [sp, #28]
  405dd8:	2331      	movs	r3, #49	; 0x31
  405dda:	7013      	strb	r3, [r2, #0]
  405ddc:	e58d      	b.n	4058fa <_dtoa_r+0x5da>
  405dde:	f8dd b008 	ldr.w	fp, [sp, #8]
  405de2:	9c05      	ldr	r4, [sp, #20]
  405de4:	e46f      	b.n	4056c6 <_dtoa_r+0x3a6>
  405de6:	4640      	mov	r0, r8
  405de8:	f7fd f8fc 	bl	402fe4 <__aeabi_i2d>
  405dec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405df0:	f7fd f95e 	bl	4030b0 <__aeabi_dmul>
  405df4:	2200      	movs	r2, #0
  405df6:	4bbc      	ldr	r3, [pc, #752]	; (4060e8 <_dtoa_r+0xdc8>)
  405df8:	f7fc ffa8 	bl	402d4c <__adddf3>
  405dfc:	4606      	mov	r6, r0
  405dfe:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405e02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e06:	2200      	movs	r2, #0
  405e08:	4bb8      	ldr	r3, [pc, #736]	; (4060ec <_dtoa_r+0xdcc>)
  405e0a:	f7fc ff9d 	bl	402d48 <__aeabi_dsub>
  405e0e:	4632      	mov	r2, r6
  405e10:	463b      	mov	r3, r7
  405e12:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405e16:	f001 fd95 	bl	407944 <__aeabi_dcmpgt>
  405e1a:	4680      	mov	r8, r0
  405e1c:	2800      	cmp	r0, #0
  405e1e:	f040 80b3 	bne.w	405f88 <_dtoa_r+0xc68>
  405e22:	4632      	mov	r2, r6
  405e24:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  405e28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e2c:	f001 fd6c 	bl	407908 <__aeabi_dcmplt>
  405e30:	b130      	cbz	r0, 405e40 <_dtoa_r+0xb20>
  405e32:	4646      	mov	r6, r8
  405e34:	e73a      	b.n	405cac <_dtoa_r+0x98c>
  405e36:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  405e3a:	f8dd b008 	ldr.w	fp, [sp, #8]
  405e3e:	4644      	mov	r4, r8
  405e40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405e44:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405e48:	f7ff bb7a 	b.w	405540 <_dtoa_r+0x220>
  405e4c:	4659      	mov	r1, fp
  405e4e:	9a08      	ldr	r2, [sp, #32]
  405e50:	4620      	mov	r0, r4
  405e52:	f001 f831 	bl	406eb8 <__pow5mult>
  405e56:	4683      	mov	fp, r0
  405e58:	e492      	b.n	405780 <_dtoa_r+0x460>
  405e5a:	9b08      	ldr	r3, [sp, #32]
  405e5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e5e:	9708      	str	r7, [sp, #32]
  405e60:	1afb      	subs	r3, r7, r3
  405e62:	441a      	add	r2, r3
  405e64:	920a      	str	r2, [sp, #40]	; 0x28
  405e66:	2700      	movs	r7, #0
  405e68:	e44f      	b.n	40570a <_dtoa_r+0x3ea>
  405e6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405e6e:	f04f 0802 	mov.w	r8, #2
  405e72:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405e76:	e62a      	b.n	405ace <_dtoa_r+0x7ae>
  405e78:	2601      	movs	r6, #1
  405e7a:	9621      	str	r6, [sp, #132]	; 0x84
  405e7c:	960c      	str	r6, [sp, #48]	; 0x30
  405e7e:	9606      	str	r6, [sp, #24]
  405e80:	2100      	movs	r1, #0
  405e82:	6461      	str	r1, [r4, #68]	; 0x44
  405e84:	e5f8      	b.n	405a78 <_dtoa_r+0x758>
  405e86:	461e      	mov	r6, r3
  405e88:	e7fa      	b.n	405e80 <_dtoa_r+0xb60>
  405e8a:	2a00      	cmp	r2, #0
  405e8c:	dd15      	ble.n	405eba <_dtoa_r+0xb9a>
  405e8e:	4659      	mov	r1, fp
  405e90:	2201      	movs	r2, #1
  405e92:	4620      	mov	r0, r4
  405e94:	f8cd c008 	str.w	ip, [sp, #8]
  405e98:	f001 f85e 	bl	406f58 <__lshift>
  405e9c:	4641      	mov	r1, r8
  405e9e:	4683      	mov	fp, r0
  405ea0:	f001 f8b0 	bl	407004 <__mcmp>
  405ea4:	2800      	cmp	r0, #0
  405ea6:	f8dd c008 	ldr.w	ip, [sp, #8]
  405eaa:	f340 814a 	ble.w	406142 <_dtoa_r+0xe22>
  405eae:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405eb2:	f000 8106 	beq.w	4060c2 <_dtoa_r+0xda2>
  405eb6:	f10c 0c01 	add.w	ip, ip, #1
  405eba:	46b2      	mov	sl, r6
  405ebc:	f887 c000 	strb.w	ip, [r7]
  405ec0:	1c7d      	adds	r5, r7, #1
  405ec2:	464e      	mov	r6, r9
  405ec4:	e519      	b.n	4058fa <_dtoa_r+0x5da>
  405ec6:	d104      	bne.n	405ed2 <_dtoa_r+0xbb2>
  405ec8:	f01c 0f01 	tst.w	ip, #1
  405ecc:	d001      	beq.n	405ed2 <_dtoa_r+0xbb2>
  405ece:	e504      	b.n	4058da <_dtoa_r+0x5ba>
  405ed0:	4615      	mov	r5, r2
  405ed2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405ed6:	2b30      	cmp	r3, #48	; 0x30
  405ed8:	f105 32ff 	add.w	r2, r5, #4294967295
  405edc:	d0f8      	beq.n	405ed0 <_dtoa_r+0xbb0>
  405ede:	e50c      	b.n	4058fa <_dtoa_r+0x5da>
  405ee0:	9b04      	ldr	r3, [sp, #16]
  405ee2:	425d      	negs	r5, r3
  405ee4:	2d00      	cmp	r5, #0
  405ee6:	f000 80bd 	beq.w	406064 <_dtoa_r+0xd44>
  405eea:	4b81      	ldr	r3, [pc, #516]	; (4060f0 <_dtoa_r+0xdd0>)
  405eec:	f005 020f 	and.w	r2, r5, #15
  405ef0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
  405ef8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405efc:	f7fd f8d8 	bl	4030b0 <__aeabi_dmul>
  405f00:	112d      	asrs	r5, r5, #4
  405f02:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f06:	f000 812c 	beq.w	406162 <_dtoa_r+0xe42>
  405f0a:	4e7a      	ldr	r6, [pc, #488]	; (4060f4 <_dtoa_r+0xdd4>)
  405f0c:	f04f 0802 	mov.w	r8, #2
  405f10:	07eb      	lsls	r3, r5, #31
  405f12:	d505      	bpl.n	405f20 <_dtoa_r+0xc00>
  405f14:	e9d6 2300 	ldrd	r2, r3, [r6]
  405f18:	f108 0801 	add.w	r8, r8, #1
  405f1c:	f7fd f8c8 	bl	4030b0 <__aeabi_dmul>
  405f20:	106d      	asrs	r5, r5, #1
  405f22:	f106 0608 	add.w	r6, r6, #8
  405f26:	d1f3      	bne.n	405f10 <_dtoa_r+0xbf0>
  405f28:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f2c:	e5ea      	b.n	405b04 <_dtoa_r+0x7e4>
  405f2e:	9a04      	ldr	r2, [sp, #16]
  405f30:	3201      	adds	r2, #1
  405f32:	9204      	str	r2, [sp, #16]
  405f34:	9a07      	ldr	r2, [sp, #28]
  405f36:	2330      	movs	r3, #48	; 0x30
  405f38:	7013      	strb	r3, [r2, #0]
  405f3a:	2331      	movs	r3, #49	; 0x31
  405f3c:	7013      	strb	r3, [r2, #0]
  405f3e:	f7ff bbc2 	b.w	4056c6 <_dtoa_r+0x3a6>
  405f42:	6871      	ldr	r1, [r6, #4]
  405f44:	4620      	mov	r0, r4
  405f46:	f000 fe53 	bl	406bf0 <_Balloc>
  405f4a:	6933      	ldr	r3, [r6, #16]
  405f4c:	1c9a      	adds	r2, r3, #2
  405f4e:	4605      	mov	r5, r0
  405f50:	0092      	lsls	r2, r2, #2
  405f52:	f106 010c 	add.w	r1, r6, #12
  405f56:	300c      	adds	r0, #12
  405f58:	f000 fd48 	bl	4069ec <memcpy>
  405f5c:	4620      	mov	r0, r4
  405f5e:	4629      	mov	r1, r5
  405f60:	2201      	movs	r2, #1
  405f62:	f000 fff9 	bl	406f58 <__lshift>
  405f66:	4681      	mov	r9, r0
  405f68:	e503      	b.n	405972 <_dtoa_r+0x652>
  405f6a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405f6e:	f000 80a8 	beq.w	4060c2 <_dtoa_r+0xda2>
  405f72:	f10c 0c01 	add.w	ip, ip, #1
  405f76:	46b2      	mov	sl, r6
  405f78:	f887 c000 	strb.w	ip, [r7]
  405f7c:	1c7d      	adds	r5, r7, #1
  405f7e:	464e      	mov	r6, r9
  405f80:	e4bb      	b.n	4058fa <_dtoa_r+0x5da>
  405f82:	46b2      	mov	sl, r6
  405f84:	464e      	mov	r6, r9
  405f86:	e498      	b.n	4058ba <_dtoa_r+0x59a>
  405f88:	f04f 0800 	mov.w	r8, #0
  405f8c:	4646      	mov	r6, r8
  405f8e:	e717      	b.n	405dc0 <_dtoa_r+0xaa0>
  405f90:	4957      	ldr	r1, [pc, #348]	; (4060f0 <_dtoa_r+0xdd0>)
  405f92:	f109 33ff 	add.w	r3, r9, #4294967295
  405f96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405f9a:	4632      	mov	r2, r6
  405f9c:	9313      	str	r3, [sp, #76]	; 0x4c
  405f9e:	e9d1 0100 	ldrd	r0, r1, [r1]
  405fa2:	463b      	mov	r3, r7
  405fa4:	f7fd f884 	bl	4030b0 <__aeabi_dmul>
  405fa8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405fac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405fb0:	4639      	mov	r1, r7
  405fb2:	4630      	mov	r0, r6
  405fb4:	f001 fcd0 	bl	407958 <__aeabi_d2iz>
  405fb8:	4605      	mov	r5, r0
  405fba:	f7fd f813 	bl	402fe4 <__aeabi_i2d>
  405fbe:	4602      	mov	r2, r0
  405fc0:	460b      	mov	r3, r1
  405fc2:	4630      	mov	r0, r6
  405fc4:	4639      	mov	r1, r7
  405fc6:	f7fc febf 	bl	402d48 <__aeabi_dsub>
  405fca:	9a07      	ldr	r2, [sp, #28]
  405fcc:	3530      	adds	r5, #48	; 0x30
  405fce:	f1b9 0f01 	cmp.w	r9, #1
  405fd2:	7015      	strb	r5, [r2, #0]
  405fd4:	4606      	mov	r6, r0
  405fd6:	460f      	mov	r7, r1
  405fd8:	f102 0501 	add.w	r5, r2, #1
  405fdc:	d023      	beq.n	406026 <_dtoa_r+0xd06>
  405fde:	9b07      	ldr	r3, [sp, #28]
  405fe0:	f8cd a008 	str.w	sl, [sp, #8]
  405fe4:	444b      	add	r3, r9
  405fe6:	465e      	mov	r6, fp
  405fe8:	469a      	mov	sl, r3
  405fea:	46ab      	mov	fp, r5
  405fec:	2200      	movs	r2, #0
  405fee:	4b42      	ldr	r3, [pc, #264]	; (4060f8 <_dtoa_r+0xdd8>)
  405ff0:	f7fd f85e 	bl	4030b0 <__aeabi_dmul>
  405ff4:	4689      	mov	r9, r1
  405ff6:	4680      	mov	r8, r0
  405ff8:	f001 fcae 	bl	407958 <__aeabi_d2iz>
  405ffc:	4607      	mov	r7, r0
  405ffe:	f7fc fff1 	bl	402fe4 <__aeabi_i2d>
  406002:	3730      	adds	r7, #48	; 0x30
  406004:	4602      	mov	r2, r0
  406006:	460b      	mov	r3, r1
  406008:	4640      	mov	r0, r8
  40600a:	4649      	mov	r1, r9
  40600c:	f7fc fe9c 	bl	402d48 <__aeabi_dsub>
  406010:	f80b 7b01 	strb.w	r7, [fp], #1
  406014:	45d3      	cmp	fp, sl
  406016:	d1e9      	bne.n	405fec <_dtoa_r+0xccc>
  406018:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40601a:	f8dd a008 	ldr.w	sl, [sp, #8]
  40601e:	46b3      	mov	fp, r6
  406020:	460f      	mov	r7, r1
  406022:	4606      	mov	r6, r0
  406024:	441d      	add	r5, r3
  406026:	2200      	movs	r2, #0
  406028:	4b34      	ldr	r3, [pc, #208]	; (4060fc <_dtoa_r+0xddc>)
  40602a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40602e:	f7fc fe8d 	bl	402d4c <__adddf3>
  406032:	4632      	mov	r2, r6
  406034:	463b      	mov	r3, r7
  406036:	f001 fc67 	bl	407908 <__aeabi_dcmplt>
  40603a:	2800      	cmp	r0, #0
  40603c:	d047      	beq.n	4060ce <_dtoa_r+0xdae>
  40603e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406040:	9304      	str	r3, [sp, #16]
  406042:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406046:	f7ff bb2c 	b.w	4056a2 <_dtoa_r+0x382>
  40604a:	9b05      	ldr	r3, [sp, #20]
  40604c:	9a06      	ldr	r2, [sp, #24]
  40604e:	1a9d      	subs	r5, r3, r2
  406050:	2300      	movs	r3, #0
  406052:	f7ff bb60 	b.w	405716 <_dtoa_r+0x3f6>
  406056:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406058:	9f08      	ldr	r7, [sp, #32]
  40605a:	9d05      	ldr	r5, [sp, #20]
  40605c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406060:	f7ff bb59 	b.w	405716 <_dtoa_r+0x3f6>
  406064:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406068:	f04f 0802 	mov.w	r8, #2
  40606c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406070:	e548      	b.n	405b04 <_dtoa_r+0x7e4>
  406072:	9b06      	ldr	r3, [sp, #24]
  406074:	2b00      	cmp	r3, #0
  406076:	f43f aeb6 	beq.w	405de6 <_dtoa_r+0xac6>
  40607a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40607c:	2d00      	cmp	r5, #0
  40607e:	f77f aedf 	ble.w	405e40 <_dtoa_r+0xb20>
  406082:	2200      	movs	r2, #0
  406084:	4b1c      	ldr	r3, [pc, #112]	; (4060f8 <_dtoa_r+0xdd8>)
  406086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40608a:	f7fd f811 	bl	4030b0 <__aeabi_dmul>
  40608e:	4606      	mov	r6, r0
  406090:	460f      	mov	r7, r1
  406092:	f108 0001 	add.w	r0, r8, #1
  406096:	e9cd 6702 	strd	r6, r7, [sp, #8]
  40609a:	f7fc ffa3 	bl	402fe4 <__aeabi_i2d>
  40609e:	4602      	mov	r2, r0
  4060a0:	460b      	mov	r3, r1
  4060a2:	4630      	mov	r0, r6
  4060a4:	4639      	mov	r1, r7
  4060a6:	f7fd f803 	bl	4030b0 <__aeabi_dmul>
  4060aa:	4b0f      	ldr	r3, [pc, #60]	; (4060e8 <_dtoa_r+0xdc8>)
  4060ac:	2200      	movs	r2, #0
  4060ae:	f7fc fe4d 	bl	402d4c <__adddf3>
  4060b2:	9b04      	ldr	r3, [sp, #16]
  4060b4:	3b01      	subs	r3, #1
  4060b6:	4606      	mov	r6, r0
  4060b8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4060bc:	9312      	str	r3, [sp, #72]	; 0x48
  4060be:	46a9      	mov	r9, r5
  4060c0:	e541      	b.n	405b46 <_dtoa_r+0x826>
  4060c2:	2239      	movs	r2, #57	; 0x39
  4060c4:	46b2      	mov	sl, r6
  4060c6:	703a      	strb	r2, [r7, #0]
  4060c8:	464e      	mov	r6, r9
  4060ca:	1c7d      	adds	r5, r7, #1
  4060cc:	e407      	b.n	4058de <_dtoa_r+0x5be>
  4060ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4060d2:	2000      	movs	r0, #0
  4060d4:	4909      	ldr	r1, [pc, #36]	; (4060fc <_dtoa_r+0xddc>)
  4060d6:	f7fc fe37 	bl	402d48 <__aeabi_dsub>
  4060da:	4632      	mov	r2, r6
  4060dc:	463b      	mov	r3, r7
  4060de:	f001 fc31 	bl	407944 <__aeabi_dcmpgt>
  4060e2:	b970      	cbnz	r0, 406102 <_dtoa_r+0xde2>
  4060e4:	e6ac      	b.n	405e40 <_dtoa_r+0xb20>
  4060e6:	bf00      	nop
  4060e8:	401c0000 	.word	0x401c0000
  4060ec:	40140000 	.word	0x40140000
  4060f0:	00408f68 	.word	0x00408f68
  4060f4:	00409040 	.word	0x00409040
  4060f8:	40240000 	.word	0x40240000
  4060fc:	3fe00000 	.word	0x3fe00000
  406100:	4615      	mov	r5, r2
  406102:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406106:	2b30      	cmp	r3, #48	; 0x30
  406108:	f105 32ff 	add.w	r2, r5, #4294967295
  40610c:	d0f8      	beq.n	406100 <_dtoa_r+0xde0>
  40610e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406110:	9304      	str	r3, [sp, #16]
  406112:	f7ff bad8 	b.w	4056c6 <_dtoa_r+0x3a6>
  406116:	4643      	mov	r3, r8
  406118:	f8dd b008 	ldr.w	fp, [sp, #8]
  40611c:	46a0      	mov	r8, r4
  40611e:	461c      	mov	r4, r3
  406120:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406122:	9304      	str	r3, [sp, #16]
  406124:	f7ff babd 	b.w	4056a2 <_dtoa_r+0x382>
  406128:	46b9      	mov	r9, r7
  40612a:	f7ff bb71 	b.w	405810 <_dtoa_r+0x4f0>
  40612e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406132:	d0c6      	beq.n	4060c2 <_dtoa_r+0xda2>
  406134:	f1ba 0f00 	cmp.w	sl, #0
  406138:	f77f aebf 	ble.w	405eba <_dtoa_r+0xb9a>
  40613c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  406140:	e6bb      	b.n	405eba <_dtoa_r+0xb9a>
  406142:	f47f aeba 	bne.w	405eba <_dtoa_r+0xb9a>
  406146:	f01c 0f01 	tst.w	ip, #1
  40614a:	f43f aeb6 	beq.w	405eba <_dtoa_r+0xb9a>
  40614e:	e6ae      	b.n	405eae <_dtoa_r+0xb8e>
  406150:	f04f 0800 	mov.w	r8, #0
  406154:	4646      	mov	r6, r8
  406156:	e5a9      	b.n	405cac <_dtoa_r+0x98c>
  406158:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40615a:	2b02      	cmp	r3, #2
  40615c:	dc04      	bgt.n	406168 <_dtoa_r+0xe48>
  40615e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406160:	e602      	b.n	405d68 <_dtoa_r+0xa48>
  406162:	f04f 0802 	mov.w	r8, #2
  406166:	e4cd      	b.n	405b04 <_dtoa_r+0x7e4>
  406168:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40616a:	9306      	str	r3, [sp, #24]
  40616c:	e618      	b.n	405da0 <_dtoa_r+0xa80>
  40616e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406170:	2b02      	cmp	r3, #2
  406172:	dcf9      	bgt.n	406168 <_dtoa_r+0xe48>
  406174:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406176:	f7ff bbee 	b.w	405956 <_dtoa_r+0x636>
  40617a:	2500      	movs	r5, #0
  40617c:	6465      	str	r5, [r4, #68]	; 0x44
  40617e:	4629      	mov	r1, r5
  406180:	4620      	mov	r0, r4
  406182:	f000 fd35 	bl	406bf0 <_Balloc>
  406186:	f04f 33ff 	mov.w	r3, #4294967295
  40618a:	9306      	str	r3, [sp, #24]
  40618c:	930c      	str	r3, [sp, #48]	; 0x30
  40618e:	2301      	movs	r3, #1
  406190:	9007      	str	r0, [sp, #28]
  406192:	9521      	str	r5, [sp, #132]	; 0x84
  406194:	6420      	str	r0, [r4, #64]	; 0x40
  406196:	9309      	str	r3, [sp, #36]	; 0x24
  406198:	f7ff b9d2 	b.w	405540 <_dtoa_r+0x220>
  40619c:	f43f ab4d 	beq.w	40583a <_dtoa_r+0x51a>
  4061a0:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4061a4:	f7ff bb44 	b.w	405830 <_dtoa_r+0x510>
  4061a8:	2301      	movs	r3, #1
  4061aa:	9309      	str	r3, [sp, #36]	; 0x24
  4061ac:	e559      	b.n	405c62 <_dtoa_r+0x942>
  4061ae:	2501      	movs	r5, #1
  4061b0:	f7ff b990 	b.w	4054d4 <_dtoa_r+0x1b4>

004061b4 <__libc_fini_array>:
  4061b4:	b538      	push	{r3, r4, r5, lr}
  4061b6:	4b08      	ldr	r3, [pc, #32]	; (4061d8 <__libc_fini_array+0x24>)
  4061b8:	4d08      	ldr	r5, [pc, #32]	; (4061dc <__libc_fini_array+0x28>)
  4061ba:	1aed      	subs	r5, r5, r3
  4061bc:	10ac      	asrs	r4, r5, #2
  4061be:	bf18      	it	ne
  4061c0:	18ed      	addne	r5, r5, r3
  4061c2:	d005      	beq.n	4061d0 <__libc_fini_array+0x1c>
  4061c4:	3c01      	subs	r4, #1
  4061c6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4061ca:	4798      	blx	r3
  4061cc:	2c00      	cmp	r4, #0
  4061ce:	d1f9      	bne.n	4061c4 <__libc_fini_array+0x10>
  4061d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4061d4:	f002 bf52 	b.w	40907c <_fini>
  4061d8:	00409088 	.word	0x00409088
  4061dc:	0040908c 	.word	0x0040908c

004061e0 <_malloc_trim_r>:
  4061e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4061e2:	4f23      	ldr	r7, [pc, #140]	; (406270 <_malloc_trim_r+0x90>)
  4061e4:	460c      	mov	r4, r1
  4061e6:	4606      	mov	r6, r0
  4061e8:	f000 fcfe 	bl	406be8 <__malloc_lock>
  4061ec:	68bb      	ldr	r3, [r7, #8]
  4061ee:	685d      	ldr	r5, [r3, #4]
  4061f0:	f025 0503 	bic.w	r5, r5, #3
  4061f4:	1b29      	subs	r1, r5, r4
  4061f6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4061fa:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4061fe:	f021 010f 	bic.w	r1, r1, #15
  406202:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406206:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40620a:	db07      	blt.n	40621c <_malloc_trim_r+0x3c>
  40620c:	4630      	mov	r0, r6
  40620e:	2100      	movs	r1, #0
  406210:	f001 fa04 	bl	40761c <_sbrk_r>
  406214:	68bb      	ldr	r3, [r7, #8]
  406216:	442b      	add	r3, r5
  406218:	4298      	cmp	r0, r3
  40621a:	d004      	beq.n	406226 <_malloc_trim_r+0x46>
  40621c:	4630      	mov	r0, r6
  40621e:	f000 fce5 	bl	406bec <__malloc_unlock>
  406222:	2000      	movs	r0, #0
  406224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406226:	4630      	mov	r0, r6
  406228:	4261      	negs	r1, r4
  40622a:	f001 f9f7 	bl	40761c <_sbrk_r>
  40622e:	3001      	adds	r0, #1
  406230:	d00d      	beq.n	40624e <_malloc_trim_r+0x6e>
  406232:	4b10      	ldr	r3, [pc, #64]	; (406274 <_malloc_trim_r+0x94>)
  406234:	68ba      	ldr	r2, [r7, #8]
  406236:	6819      	ldr	r1, [r3, #0]
  406238:	1b2d      	subs	r5, r5, r4
  40623a:	f045 0501 	orr.w	r5, r5, #1
  40623e:	4630      	mov	r0, r6
  406240:	1b09      	subs	r1, r1, r4
  406242:	6055      	str	r5, [r2, #4]
  406244:	6019      	str	r1, [r3, #0]
  406246:	f000 fcd1 	bl	406bec <__malloc_unlock>
  40624a:	2001      	movs	r0, #1
  40624c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40624e:	4630      	mov	r0, r6
  406250:	2100      	movs	r1, #0
  406252:	f001 f9e3 	bl	40761c <_sbrk_r>
  406256:	68ba      	ldr	r2, [r7, #8]
  406258:	1a83      	subs	r3, r0, r2
  40625a:	2b0f      	cmp	r3, #15
  40625c:	ddde      	ble.n	40621c <_malloc_trim_r+0x3c>
  40625e:	4c06      	ldr	r4, [pc, #24]	; (406278 <_malloc_trim_r+0x98>)
  406260:	4904      	ldr	r1, [pc, #16]	; (406274 <_malloc_trim_r+0x94>)
  406262:	6824      	ldr	r4, [r4, #0]
  406264:	f043 0301 	orr.w	r3, r3, #1
  406268:	1b00      	subs	r0, r0, r4
  40626a:	6053      	str	r3, [r2, #4]
  40626c:	6008      	str	r0, [r1, #0]
  40626e:	e7d5      	b.n	40621c <_malloc_trim_r+0x3c>
  406270:	20000474 	.word	0x20000474
  406274:	20000cf0 	.word	0x20000cf0
  406278:	20000880 	.word	0x20000880

0040627c <_free_r>:
  40627c:	2900      	cmp	r1, #0
  40627e:	d04e      	beq.n	40631e <_free_r+0xa2>
  406280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406284:	460c      	mov	r4, r1
  406286:	4680      	mov	r8, r0
  406288:	f000 fcae 	bl	406be8 <__malloc_lock>
  40628c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  406290:	4962      	ldr	r1, [pc, #392]	; (40641c <_free_r+0x1a0>)
  406292:	f027 0201 	bic.w	r2, r7, #1
  406296:	f1a4 0508 	sub.w	r5, r4, #8
  40629a:	18ab      	adds	r3, r5, r2
  40629c:	688e      	ldr	r6, [r1, #8]
  40629e:	6858      	ldr	r0, [r3, #4]
  4062a0:	429e      	cmp	r6, r3
  4062a2:	f020 0003 	bic.w	r0, r0, #3
  4062a6:	d05a      	beq.n	40635e <_free_r+0xe2>
  4062a8:	07fe      	lsls	r6, r7, #31
  4062aa:	6058      	str	r0, [r3, #4]
  4062ac:	d40b      	bmi.n	4062c6 <_free_r+0x4a>
  4062ae:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4062b2:	1bed      	subs	r5, r5, r7
  4062b4:	f101 0e08 	add.w	lr, r1, #8
  4062b8:	68ac      	ldr	r4, [r5, #8]
  4062ba:	4574      	cmp	r4, lr
  4062bc:	443a      	add	r2, r7
  4062be:	d067      	beq.n	406390 <_free_r+0x114>
  4062c0:	68ef      	ldr	r7, [r5, #12]
  4062c2:	60e7      	str	r7, [r4, #12]
  4062c4:	60bc      	str	r4, [r7, #8]
  4062c6:	181c      	adds	r4, r3, r0
  4062c8:	6864      	ldr	r4, [r4, #4]
  4062ca:	07e4      	lsls	r4, r4, #31
  4062cc:	d40c      	bmi.n	4062e8 <_free_r+0x6c>
  4062ce:	4f54      	ldr	r7, [pc, #336]	; (406420 <_free_r+0x1a4>)
  4062d0:	689c      	ldr	r4, [r3, #8]
  4062d2:	42bc      	cmp	r4, r7
  4062d4:	4402      	add	r2, r0
  4062d6:	d07c      	beq.n	4063d2 <_free_r+0x156>
  4062d8:	68d8      	ldr	r0, [r3, #12]
  4062da:	60e0      	str	r0, [r4, #12]
  4062dc:	f042 0301 	orr.w	r3, r2, #1
  4062e0:	6084      	str	r4, [r0, #8]
  4062e2:	606b      	str	r3, [r5, #4]
  4062e4:	50aa      	str	r2, [r5, r2]
  4062e6:	e003      	b.n	4062f0 <_free_r+0x74>
  4062e8:	f042 0301 	orr.w	r3, r2, #1
  4062ec:	606b      	str	r3, [r5, #4]
  4062ee:	50aa      	str	r2, [r5, r2]
  4062f0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4062f4:	d214      	bcs.n	406320 <_free_r+0xa4>
  4062f6:	08d2      	lsrs	r2, r2, #3
  4062f8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4062fc:	6848      	ldr	r0, [r1, #4]
  4062fe:	689f      	ldr	r7, [r3, #8]
  406300:	60af      	str	r7, [r5, #8]
  406302:	1092      	asrs	r2, r2, #2
  406304:	2401      	movs	r4, #1
  406306:	fa04 f202 	lsl.w	r2, r4, r2
  40630a:	4310      	orrs	r0, r2
  40630c:	60eb      	str	r3, [r5, #12]
  40630e:	6048      	str	r0, [r1, #4]
  406310:	609d      	str	r5, [r3, #8]
  406312:	60fd      	str	r5, [r7, #12]
  406314:	4640      	mov	r0, r8
  406316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40631a:	f000 bc67 	b.w	406bec <__malloc_unlock>
  40631e:	4770      	bx	lr
  406320:	0a53      	lsrs	r3, r2, #9
  406322:	2b04      	cmp	r3, #4
  406324:	d847      	bhi.n	4063b6 <_free_r+0x13a>
  406326:	0993      	lsrs	r3, r2, #6
  406328:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40632c:	0060      	lsls	r0, r4, #1
  40632e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  406332:	493a      	ldr	r1, [pc, #232]	; (40641c <_free_r+0x1a0>)
  406334:	6883      	ldr	r3, [r0, #8]
  406336:	4283      	cmp	r3, r0
  406338:	d043      	beq.n	4063c2 <_free_r+0x146>
  40633a:	6859      	ldr	r1, [r3, #4]
  40633c:	f021 0103 	bic.w	r1, r1, #3
  406340:	4291      	cmp	r1, r2
  406342:	d902      	bls.n	40634a <_free_r+0xce>
  406344:	689b      	ldr	r3, [r3, #8]
  406346:	4298      	cmp	r0, r3
  406348:	d1f7      	bne.n	40633a <_free_r+0xbe>
  40634a:	68da      	ldr	r2, [r3, #12]
  40634c:	60ea      	str	r2, [r5, #12]
  40634e:	60ab      	str	r3, [r5, #8]
  406350:	4640      	mov	r0, r8
  406352:	6095      	str	r5, [r2, #8]
  406354:	60dd      	str	r5, [r3, #12]
  406356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40635a:	f000 bc47 	b.w	406bec <__malloc_unlock>
  40635e:	07ff      	lsls	r7, r7, #31
  406360:	4402      	add	r2, r0
  406362:	d407      	bmi.n	406374 <_free_r+0xf8>
  406364:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406368:	1aed      	subs	r5, r5, r3
  40636a:	441a      	add	r2, r3
  40636c:	68a8      	ldr	r0, [r5, #8]
  40636e:	68eb      	ldr	r3, [r5, #12]
  406370:	60c3      	str	r3, [r0, #12]
  406372:	6098      	str	r0, [r3, #8]
  406374:	4b2b      	ldr	r3, [pc, #172]	; (406424 <_free_r+0x1a8>)
  406376:	681b      	ldr	r3, [r3, #0]
  406378:	f042 0001 	orr.w	r0, r2, #1
  40637c:	429a      	cmp	r2, r3
  40637e:	6068      	str	r0, [r5, #4]
  406380:	608d      	str	r5, [r1, #8]
  406382:	d3c7      	bcc.n	406314 <_free_r+0x98>
  406384:	4b28      	ldr	r3, [pc, #160]	; (406428 <_free_r+0x1ac>)
  406386:	4640      	mov	r0, r8
  406388:	6819      	ldr	r1, [r3, #0]
  40638a:	f7ff ff29 	bl	4061e0 <_malloc_trim_r>
  40638e:	e7c1      	b.n	406314 <_free_r+0x98>
  406390:	1819      	adds	r1, r3, r0
  406392:	6849      	ldr	r1, [r1, #4]
  406394:	07c9      	lsls	r1, r1, #31
  406396:	d409      	bmi.n	4063ac <_free_r+0x130>
  406398:	68d9      	ldr	r1, [r3, #12]
  40639a:	689b      	ldr	r3, [r3, #8]
  40639c:	4402      	add	r2, r0
  40639e:	f042 0001 	orr.w	r0, r2, #1
  4063a2:	60d9      	str	r1, [r3, #12]
  4063a4:	608b      	str	r3, [r1, #8]
  4063a6:	6068      	str	r0, [r5, #4]
  4063a8:	50aa      	str	r2, [r5, r2]
  4063aa:	e7b3      	b.n	406314 <_free_r+0x98>
  4063ac:	f042 0301 	orr.w	r3, r2, #1
  4063b0:	606b      	str	r3, [r5, #4]
  4063b2:	50aa      	str	r2, [r5, r2]
  4063b4:	e7ae      	b.n	406314 <_free_r+0x98>
  4063b6:	2b14      	cmp	r3, #20
  4063b8:	d814      	bhi.n	4063e4 <_free_r+0x168>
  4063ba:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4063be:	0060      	lsls	r0, r4, #1
  4063c0:	e7b5      	b.n	40632e <_free_r+0xb2>
  4063c2:	684a      	ldr	r2, [r1, #4]
  4063c4:	10a4      	asrs	r4, r4, #2
  4063c6:	2001      	movs	r0, #1
  4063c8:	40a0      	lsls	r0, r4
  4063ca:	4302      	orrs	r2, r0
  4063cc:	604a      	str	r2, [r1, #4]
  4063ce:	461a      	mov	r2, r3
  4063d0:	e7bc      	b.n	40634c <_free_r+0xd0>
  4063d2:	f042 0301 	orr.w	r3, r2, #1
  4063d6:	614d      	str	r5, [r1, #20]
  4063d8:	610d      	str	r5, [r1, #16]
  4063da:	60ec      	str	r4, [r5, #12]
  4063dc:	60ac      	str	r4, [r5, #8]
  4063de:	606b      	str	r3, [r5, #4]
  4063e0:	50aa      	str	r2, [r5, r2]
  4063e2:	e797      	b.n	406314 <_free_r+0x98>
  4063e4:	2b54      	cmp	r3, #84	; 0x54
  4063e6:	d804      	bhi.n	4063f2 <_free_r+0x176>
  4063e8:	0b13      	lsrs	r3, r2, #12
  4063ea:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4063ee:	0060      	lsls	r0, r4, #1
  4063f0:	e79d      	b.n	40632e <_free_r+0xb2>
  4063f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4063f6:	d804      	bhi.n	406402 <_free_r+0x186>
  4063f8:	0bd3      	lsrs	r3, r2, #15
  4063fa:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4063fe:	0060      	lsls	r0, r4, #1
  406400:	e795      	b.n	40632e <_free_r+0xb2>
  406402:	f240 5054 	movw	r0, #1364	; 0x554
  406406:	4283      	cmp	r3, r0
  406408:	d804      	bhi.n	406414 <_free_r+0x198>
  40640a:	0c93      	lsrs	r3, r2, #18
  40640c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406410:	0060      	lsls	r0, r4, #1
  406412:	e78c      	b.n	40632e <_free_r+0xb2>
  406414:	20fc      	movs	r0, #252	; 0xfc
  406416:	247e      	movs	r4, #126	; 0x7e
  406418:	e789      	b.n	40632e <_free_r+0xb2>
  40641a:	bf00      	nop
  40641c:	20000474 	.word	0x20000474
  406420:	2000047c 	.word	0x2000047c
  406424:	2000087c 	.word	0x2000087c
  406428:	20000cec 	.word	0x20000cec

0040642c <_localeconv_r>:
  40642c:	4800      	ldr	r0, [pc, #0]	; (406430 <_localeconv_r+0x4>)
  40642e:	4770      	bx	lr
  406430:	2000043c 	.word	0x2000043c

00406434 <_malloc_r>:
  406434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406438:	f101 050b 	add.w	r5, r1, #11
  40643c:	2d16      	cmp	r5, #22
  40643e:	b083      	sub	sp, #12
  406440:	4606      	mov	r6, r0
  406442:	d927      	bls.n	406494 <_malloc_r+0x60>
  406444:	f035 0507 	bics.w	r5, r5, #7
  406448:	f100 80b6 	bmi.w	4065b8 <_malloc_r+0x184>
  40644c:	42a9      	cmp	r1, r5
  40644e:	f200 80b3 	bhi.w	4065b8 <_malloc_r+0x184>
  406452:	f000 fbc9 	bl	406be8 <__malloc_lock>
  406456:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40645a:	d222      	bcs.n	4064a2 <_malloc_r+0x6e>
  40645c:	4fc2      	ldr	r7, [pc, #776]	; (406768 <_malloc_r+0x334>)
  40645e:	08e8      	lsrs	r0, r5, #3
  406460:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  406464:	68dc      	ldr	r4, [r3, #12]
  406466:	429c      	cmp	r4, r3
  406468:	f000 81c8 	beq.w	4067fc <_malloc_r+0x3c8>
  40646c:	6863      	ldr	r3, [r4, #4]
  40646e:	68e1      	ldr	r1, [r4, #12]
  406470:	68a5      	ldr	r5, [r4, #8]
  406472:	f023 0303 	bic.w	r3, r3, #3
  406476:	4423      	add	r3, r4
  406478:	4630      	mov	r0, r6
  40647a:	685a      	ldr	r2, [r3, #4]
  40647c:	60e9      	str	r1, [r5, #12]
  40647e:	f042 0201 	orr.w	r2, r2, #1
  406482:	608d      	str	r5, [r1, #8]
  406484:	605a      	str	r2, [r3, #4]
  406486:	f000 fbb1 	bl	406bec <__malloc_unlock>
  40648a:	3408      	adds	r4, #8
  40648c:	4620      	mov	r0, r4
  40648e:	b003      	add	sp, #12
  406490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406494:	2910      	cmp	r1, #16
  406496:	f200 808f 	bhi.w	4065b8 <_malloc_r+0x184>
  40649a:	f000 fba5 	bl	406be8 <__malloc_lock>
  40649e:	2510      	movs	r5, #16
  4064a0:	e7dc      	b.n	40645c <_malloc_r+0x28>
  4064a2:	0a68      	lsrs	r0, r5, #9
  4064a4:	f000 808f 	beq.w	4065c6 <_malloc_r+0x192>
  4064a8:	2804      	cmp	r0, #4
  4064aa:	f200 8154 	bhi.w	406756 <_malloc_r+0x322>
  4064ae:	09a8      	lsrs	r0, r5, #6
  4064b0:	3038      	adds	r0, #56	; 0x38
  4064b2:	0041      	lsls	r1, r0, #1
  4064b4:	4fac      	ldr	r7, [pc, #688]	; (406768 <_malloc_r+0x334>)
  4064b6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4064ba:	68cc      	ldr	r4, [r1, #12]
  4064bc:	42a1      	cmp	r1, r4
  4064be:	d106      	bne.n	4064ce <_malloc_r+0x9a>
  4064c0:	e00c      	b.n	4064dc <_malloc_r+0xa8>
  4064c2:	2a00      	cmp	r2, #0
  4064c4:	f280 8082 	bge.w	4065cc <_malloc_r+0x198>
  4064c8:	68e4      	ldr	r4, [r4, #12]
  4064ca:	42a1      	cmp	r1, r4
  4064cc:	d006      	beq.n	4064dc <_malloc_r+0xa8>
  4064ce:	6863      	ldr	r3, [r4, #4]
  4064d0:	f023 0303 	bic.w	r3, r3, #3
  4064d4:	1b5a      	subs	r2, r3, r5
  4064d6:	2a0f      	cmp	r2, #15
  4064d8:	ddf3      	ble.n	4064c2 <_malloc_r+0x8e>
  4064da:	3801      	subs	r0, #1
  4064dc:	3001      	adds	r0, #1
  4064de:	49a2      	ldr	r1, [pc, #648]	; (406768 <_malloc_r+0x334>)
  4064e0:	693c      	ldr	r4, [r7, #16]
  4064e2:	f101 0e08 	add.w	lr, r1, #8
  4064e6:	4574      	cmp	r4, lr
  4064e8:	f000 817d 	beq.w	4067e6 <_malloc_r+0x3b2>
  4064ec:	6863      	ldr	r3, [r4, #4]
  4064ee:	f023 0303 	bic.w	r3, r3, #3
  4064f2:	1b5a      	subs	r2, r3, r5
  4064f4:	2a0f      	cmp	r2, #15
  4064f6:	f300 8163 	bgt.w	4067c0 <_malloc_r+0x38c>
  4064fa:	2a00      	cmp	r2, #0
  4064fc:	f8c1 e014 	str.w	lr, [r1, #20]
  406500:	f8c1 e010 	str.w	lr, [r1, #16]
  406504:	da73      	bge.n	4065ee <_malloc_r+0x1ba>
  406506:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40650a:	f080 8139 	bcs.w	406780 <_malloc_r+0x34c>
  40650e:	08db      	lsrs	r3, r3, #3
  406510:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  406514:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  406518:	684a      	ldr	r2, [r1, #4]
  40651a:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40651e:	f8c4 9008 	str.w	r9, [r4, #8]
  406522:	2301      	movs	r3, #1
  406524:	fa03 f30c 	lsl.w	r3, r3, ip
  406528:	4313      	orrs	r3, r2
  40652a:	f8c4 800c 	str.w	r8, [r4, #12]
  40652e:	604b      	str	r3, [r1, #4]
  406530:	f8c8 4008 	str.w	r4, [r8, #8]
  406534:	f8c9 400c 	str.w	r4, [r9, #12]
  406538:	1082      	asrs	r2, r0, #2
  40653a:	2401      	movs	r4, #1
  40653c:	4094      	lsls	r4, r2
  40653e:	429c      	cmp	r4, r3
  406540:	d862      	bhi.n	406608 <_malloc_r+0x1d4>
  406542:	4223      	tst	r3, r4
  406544:	d106      	bne.n	406554 <_malloc_r+0x120>
  406546:	f020 0003 	bic.w	r0, r0, #3
  40654a:	0064      	lsls	r4, r4, #1
  40654c:	4223      	tst	r3, r4
  40654e:	f100 0004 	add.w	r0, r0, #4
  406552:	d0fa      	beq.n	40654a <_malloc_r+0x116>
  406554:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  406558:	46c4      	mov	ip, r8
  40655a:	4681      	mov	r9, r0
  40655c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406560:	459c      	cmp	ip, r3
  406562:	d107      	bne.n	406574 <_malloc_r+0x140>
  406564:	e141      	b.n	4067ea <_malloc_r+0x3b6>
  406566:	2900      	cmp	r1, #0
  406568:	f280 8151 	bge.w	40680e <_malloc_r+0x3da>
  40656c:	68db      	ldr	r3, [r3, #12]
  40656e:	459c      	cmp	ip, r3
  406570:	f000 813b 	beq.w	4067ea <_malloc_r+0x3b6>
  406574:	685a      	ldr	r2, [r3, #4]
  406576:	f022 0203 	bic.w	r2, r2, #3
  40657a:	1b51      	subs	r1, r2, r5
  40657c:	290f      	cmp	r1, #15
  40657e:	ddf2      	ble.n	406566 <_malloc_r+0x132>
  406580:	461c      	mov	r4, r3
  406582:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406586:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40658a:	195a      	adds	r2, r3, r5
  40658c:	f045 0901 	orr.w	r9, r5, #1
  406590:	f041 0501 	orr.w	r5, r1, #1
  406594:	f8c3 9004 	str.w	r9, [r3, #4]
  406598:	4630      	mov	r0, r6
  40659a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40659e:	f8cc 8008 	str.w	r8, [ip, #8]
  4065a2:	617a      	str	r2, [r7, #20]
  4065a4:	613a      	str	r2, [r7, #16]
  4065a6:	f8c2 e00c 	str.w	lr, [r2, #12]
  4065aa:	f8c2 e008 	str.w	lr, [r2, #8]
  4065ae:	6055      	str	r5, [r2, #4]
  4065b0:	5051      	str	r1, [r2, r1]
  4065b2:	f000 fb1b 	bl	406bec <__malloc_unlock>
  4065b6:	e769      	b.n	40648c <_malloc_r+0x58>
  4065b8:	2400      	movs	r4, #0
  4065ba:	230c      	movs	r3, #12
  4065bc:	4620      	mov	r0, r4
  4065be:	6033      	str	r3, [r6, #0]
  4065c0:	b003      	add	sp, #12
  4065c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065c6:	217e      	movs	r1, #126	; 0x7e
  4065c8:	203f      	movs	r0, #63	; 0x3f
  4065ca:	e773      	b.n	4064b4 <_malloc_r+0x80>
  4065cc:	4423      	add	r3, r4
  4065ce:	68e1      	ldr	r1, [r4, #12]
  4065d0:	685a      	ldr	r2, [r3, #4]
  4065d2:	68a5      	ldr	r5, [r4, #8]
  4065d4:	f042 0201 	orr.w	r2, r2, #1
  4065d8:	60e9      	str	r1, [r5, #12]
  4065da:	4630      	mov	r0, r6
  4065dc:	608d      	str	r5, [r1, #8]
  4065de:	605a      	str	r2, [r3, #4]
  4065e0:	f000 fb04 	bl	406bec <__malloc_unlock>
  4065e4:	3408      	adds	r4, #8
  4065e6:	4620      	mov	r0, r4
  4065e8:	b003      	add	sp, #12
  4065ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065ee:	4423      	add	r3, r4
  4065f0:	4630      	mov	r0, r6
  4065f2:	685a      	ldr	r2, [r3, #4]
  4065f4:	f042 0201 	orr.w	r2, r2, #1
  4065f8:	605a      	str	r2, [r3, #4]
  4065fa:	f000 faf7 	bl	406bec <__malloc_unlock>
  4065fe:	3408      	adds	r4, #8
  406600:	4620      	mov	r0, r4
  406602:	b003      	add	sp, #12
  406604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406608:	68bc      	ldr	r4, [r7, #8]
  40660a:	6863      	ldr	r3, [r4, #4]
  40660c:	f023 0803 	bic.w	r8, r3, #3
  406610:	4545      	cmp	r5, r8
  406612:	d804      	bhi.n	40661e <_malloc_r+0x1ea>
  406614:	ebc5 0308 	rsb	r3, r5, r8
  406618:	2b0f      	cmp	r3, #15
  40661a:	f300 808c 	bgt.w	406736 <_malloc_r+0x302>
  40661e:	4b53      	ldr	r3, [pc, #332]	; (40676c <_malloc_r+0x338>)
  406620:	f8df a158 	ldr.w	sl, [pc, #344]	; 40677c <_malloc_r+0x348>
  406624:	681a      	ldr	r2, [r3, #0]
  406626:	f8da 3000 	ldr.w	r3, [sl]
  40662a:	3301      	adds	r3, #1
  40662c:	442a      	add	r2, r5
  40662e:	eb04 0b08 	add.w	fp, r4, r8
  406632:	f000 8150 	beq.w	4068d6 <_malloc_r+0x4a2>
  406636:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40663a:	320f      	adds	r2, #15
  40663c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  406640:	f022 020f 	bic.w	r2, r2, #15
  406644:	4611      	mov	r1, r2
  406646:	4630      	mov	r0, r6
  406648:	9201      	str	r2, [sp, #4]
  40664a:	f000 ffe7 	bl	40761c <_sbrk_r>
  40664e:	f1b0 3fff 	cmp.w	r0, #4294967295
  406652:	4681      	mov	r9, r0
  406654:	9a01      	ldr	r2, [sp, #4]
  406656:	f000 8147 	beq.w	4068e8 <_malloc_r+0x4b4>
  40665a:	4583      	cmp	fp, r0
  40665c:	f200 80ee 	bhi.w	40683c <_malloc_r+0x408>
  406660:	4b43      	ldr	r3, [pc, #268]	; (406770 <_malloc_r+0x33c>)
  406662:	6819      	ldr	r1, [r3, #0]
  406664:	45cb      	cmp	fp, r9
  406666:	4411      	add	r1, r2
  406668:	6019      	str	r1, [r3, #0]
  40666a:	f000 8142 	beq.w	4068f2 <_malloc_r+0x4be>
  40666e:	f8da 0000 	ldr.w	r0, [sl]
  406672:	f8df e108 	ldr.w	lr, [pc, #264]	; 40677c <_malloc_r+0x348>
  406676:	3001      	adds	r0, #1
  406678:	bf1b      	ittet	ne
  40667a:	ebcb 0b09 	rsbne	fp, fp, r9
  40667e:	4459      	addne	r1, fp
  406680:	f8ce 9000 	streq.w	r9, [lr]
  406684:	6019      	strne	r1, [r3, #0]
  406686:	f019 0107 	ands.w	r1, r9, #7
  40668a:	f000 8107 	beq.w	40689c <_malloc_r+0x468>
  40668e:	f1c1 0008 	rsb	r0, r1, #8
  406692:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406696:	4481      	add	r9, r0
  406698:	3108      	adds	r1, #8
  40669a:	444a      	add	r2, r9
  40669c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4066a0:	ebc2 0a01 	rsb	sl, r2, r1
  4066a4:	4651      	mov	r1, sl
  4066a6:	4630      	mov	r0, r6
  4066a8:	9301      	str	r3, [sp, #4]
  4066aa:	f000 ffb7 	bl	40761c <_sbrk_r>
  4066ae:	1c43      	adds	r3, r0, #1
  4066b0:	9b01      	ldr	r3, [sp, #4]
  4066b2:	f000 812c 	beq.w	40690e <_malloc_r+0x4da>
  4066b6:	ebc9 0200 	rsb	r2, r9, r0
  4066ba:	4452      	add	r2, sl
  4066bc:	f042 0201 	orr.w	r2, r2, #1
  4066c0:	6819      	ldr	r1, [r3, #0]
  4066c2:	f8c7 9008 	str.w	r9, [r7, #8]
  4066c6:	4451      	add	r1, sl
  4066c8:	42bc      	cmp	r4, r7
  4066ca:	f8c9 2004 	str.w	r2, [r9, #4]
  4066ce:	6019      	str	r1, [r3, #0]
  4066d0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 406770 <_malloc_r+0x33c>
  4066d4:	d016      	beq.n	406704 <_malloc_r+0x2d0>
  4066d6:	f1b8 0f0f 	cmp.w	r8, #15
  4066da:	f240 80ee 	bls.w	4068ba <_malloc_r+0x486>
  4066de:	6862      	ldr	r2, [r4, #4]
  4066e0:	f1a8 030c 	sub.w	r3, r8, #12
  4066e4:	f023 0307 	bic.w	r3, r3, #7
  4066e8:	18e0      	adds	r0, r4, r3
  4066ea:	f002 0201 	and.w	r2, r2, #1
  4066ee:	f04f 0e05 	mov.w	lr, #5
  4066f2:	431a      	orrs	r2, r3
  4066f4:	2b0f      	cmp	r3, #15
  4066f6:	6062      	str	r2, [r4, #4]
  4066f8:	f8c0 e004 	str.w	lr, [r0, #4]
  4066fc:	f8c0 e008 	str.w	lr, [r0, #8]
  406700:	f200 8109 	bhi.w	406916 <_malloc_r+0x4e2>
  406704:	4b1b      	ldr	r3, [pc, #108]	; (406774 <_malloc_r+0x340>)
  406706:	68bc      	ldr	r4, [r7, #8]
  406708:	681a      	ldr	r2, [r3, #0]
  40670a:	4291      	cmp	r1, r2
  40670c:	bf88      	it	hi
  40670e:	6019      	strhi	r1, [r3, #0]
  406710:	4b19      	ldr	r3, [pc, #100]	; (406778 <_malloc_r+0x344>)
  406712:	681a      	ldr	r2, [r3, #0]
  406714:	4291      	cmp	r1, r2
  406716:	6862      	ldr	r2, [r4, #4]
  406718:	bf88      	it	hi
  40671a:	6019      	strhi	r1, [r3, #0]
  40671c:	f022 0203 	bic.w	r2, r2, #3
  406720:	4295      	cmp	r5, r2
  406722:	eba2 0305 	sub.w	r3, r2, r5
  406726:	d801      	bhi.n	40672c <_malloc_r+0x2f8>
  406728:	2b0f      	cmp	r3, #15
  40672a:	dc04      	bgt.n	406736 <_malloc_r+0x302>
  40672c:	4630      	mov	r0, r6
  40672e:	f000 fa5d 	bl	406bec <__malloc_unlock>
  406732:	2400      	movs	r4, #0
  406734:	e6aa      	b.n	40648c <_malloc_r+0x58>
  406736:	1962      	adds	r2, r4, r5
  406738:	f043 0301 	orr.w	r3, r3, #1
  40673c:	f045 0501 	orr.w	r5, r5, #1
  406740:	6065      	str	r5, [r4, #4]
  406742:	4630      	mov	r0, r6
  406744:	60ba      	str	r2, [r7, #8]
  406746:	6053      	str	r3, [r2, #4]
  406748:	f000 fa50 	bl	406bec <__malloc_unlock>
  40674c:	3408      	adds	r4, #8
  40674e:	4620      	mov	r0, r4
  406750:	b003      	add	sp, #12
  406752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406756:	2814      	cmp	r0, #20
  406758:	d968      	bls.n	40682c <_malloc_r+0x3f8>
  40675a:	2854      	cmp	r0, #84	; 0x54
  40675c:	f200 8097 	bhi.w	40688e <_malloc_r+0x45a>
  406760:	0b28      	lsrs	r0, r5, #12
  406762:	306e      	adds	r0, #110	; 0x6e
  406764:	0041      	lsls	r1, r0, #1
  406766:	e6a5      	b.n	4064b4 <_malloc_r+0x80>
  406768:	20000474 	.word	0x20000474
  40676c:	20000cec 	.word	0x20000cec
  406770:	20000cf0 	.word	0x20000cf0
  406774:	20000ce8 	.word	0x20000ce8
  406778:	20000ce4 	.word	0x20000ce4
  40677c:	20000880 	.word	0x20000880
  406780:	0a5a      	lsrs	r2, r3, #9
  406782:	2a04      	cmp	r2, #4
  406784:	d955      	bls.n	406832 <_malloc_r+0x3fe>
  406786:	2a14      	cmp	r2, #20
  406788:	f200 80a7 	bhi.w	4068da <_malloc_r+0x4a6>
  40678c:	325b      	adds	r2, #91	; 0x5b
  40678e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406792:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  406796:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 406954 <_malloc_r+0x520>
  40679a:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40679e:	4561      	cmp	r1, ip
  4067a0:	d07f      	beq.n	4068a2 <_malloc_r+0x46e>
  4067a2:	684a      	ldr	r2, [r1, #4]
  4067a4:	f022 0203 	bic.w	r2, r2, #3
  4067a8:	4293      	cmp	r3, r2
  4067aa:	d202      	bcs.n	4067b2 <_malloc_r+0x37e>
  4067ac:	6889      	ldr	r1, [r1, #8]
  4067ae:	458c      	cmp	ip, r1
  4067b0:	d1f7      	bne.n	4067a2 <_malloc_r+0x36e>
  4067b2:	68ca      	ldr	r2, [r1, #12]
  4067b4:	687b      	ldr	r3, [r7, #4]
  4067b6:	60e2      	str	r2, [r4, #12]
  4067b8:	60a1      	str	r1, [r4, #8]
  4067ba:	6094      	str	r4, [r2, #8]
  4067bc:	60cc      	str	r4, [r1, #12]
  4067be:	e6bb      	b.n	406538 <_malloc_r+0x104>
  4067c0:	1963      	adds	r3, r4, r5
  4067c2:	f042 0701 	orr.w	r7, r2, #1
  4067c6:	f045 0501 	orr.w	r5, r5, #1
  4067ca:	6065      	str	r5, [r4, #4]
  4067cc:	4630      	mov	r0, r6
  4067ce:	614b      	str	r3, [r1, #20]
  4067d0:	610b      	str	r3, [r1, #16]
  4067d2:	f8c3 e00c 	str.w	lr, [r3, #12]
  4067d6:	f8c3 e008 	str.w	lr, [r3, #8]
  4067da:	605f      	str	r7, [r3, #4]
  4067dc:	509a      	str	r2, [r3, r2]
  4067de:	3408      	adds	r4, #8
  4067e0:	f000 fa04 	bl	406bec <__malloc_unlock>
  4067e4:	e652      	b.n	40648c <_malloc_r+0x58>
  4067e6:	684b      	ldr	r3, [r1, #4]
  4067e8:	e6a6      	b.n	406538 <_malloc_r+0x104>
  4067ea:	f109 0901 	add.w	r9, r9, #1
  4067ee:	f019 0f03 	tst.w	r9, #3
  4067f2:	f10c 0c08 	add.w	ip, ip, #8
  4067f6:	f47f aeb1 	bne.w	40655c <_malloc_r+0x128>
  4067fa:	e02c      	b.n	406856 <_malloc_r+0x422>
  4067fc:	f104 0308 	add.w	r3, r4, #8
  406800:	6964      	ldr	r4, [r4, #20]
  406802:	42a3      	cmp	r3, r4
  406804:	bf08      	it	eq
  406806:	3002      	addeq	r0, #2
  406808:	f43f ae69 	beq.w	4064de <_malloc_r+0xaa>
  40680c:	e62e      	b.n	40646c <_malloc_r+0x38>
  40680e:	441a      	add	r2, r3
  406810:	461c      	mov	r4, r3
  406812:	6851      	ldr	r1, [r2, #4]
  406814:	68db      	ldr	r3, [r3, #12]
  406816:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40681a:	f041 0101 	orr.w	r1, r1, #1
  40681e:	6051      	str	r1, [r2, #4]
  406820:	4630      	mov	r0, r6
  406822:	60eb      	str	r3, [r5, #12]
  406824:	609d      	str	r5, [r3, #8]
  406826:	f000 f9e1 	bl	406bec <__malloc_unlock>
  40682a:	e62f      	b.n	40648c <_malloc_r+0x58>
  40682c:	305b      	adds	r0, #91	; 0x5b
  40682e:	0041      	lsls	r1, r0, #1
  406830:	e640      	b.n	4064b4 <_malloc_r+0x80>
  406832:	099a      	lsrs	r2, r3, #6
  406834:	3238      	adds	r2, #56	; 0x38
  406836:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40683a:	e7aa      	b.n	406792 <_malloc_r+0x35e>
  40683c:	42bc      	cmp	r4, r7
  40683e:	4b45      	ldr	r3, [pc, #276]	; (406954 <_malloc_r+0x520>)
  406840:	f43f af0e 	beq.w	406660 <_malloc_r+0x22c>
  406844:	689c      	ldr	r4, [r3, #8]
  406846:	6862      	ldr	r2, [r4, #4]
  406848:	f022 0203 	bic.w	r2, r2, #3
  40684c:	e768      	b.n	406720 <_malloc_r+0x2ec>
  40684e:	f8d8 8000 	ldr.w	r8, [r8]
  406852:	4598      	cmp	r8, r3
  406854:	d17c      	bne.n	406950 <_malloc_r+0x51c>
  406856:	f010 0f03 	tst.w	r0, #3
  40685a:	f1a8 0308 	sub.w	r3, r8, #8
  40685e:	f100 30ff 	add.w	r0, r0, #4294967295
  406862:	d1f4      	bne.n	40684e <_malloc_r+0x41a>
  406864:	687b      	ldr	r3, [r7, #4]
  406866:	ea23 0304 	bic.w	r3, r3, r4
  40686a:	607b      	str	r3, [r7, #4]
  40686c:	0064      	lsls	r4, r4, #1
  40686e:	429c      	cmp	r4, r3
  406870:	f63f aeca 	bhi.w	406608 <_malloc_r+0x1d4>
  406874:	2c00      	cmp	r4, #0
  406876:	f43f aec7 	beq.w	406608 <_malloc_r+0x1d4>
  40687a:	4223      	tst	r3, r4
  40687c:	4648      	mov	r0, r9
  40687e:	f47f ae69 	bne.w	406554 <_malloc_r+0x120>
  406882:	0064      	lsls	r4, r4, #1
  406884:	4223      	tst	r3, r4
  406886:	f100 0004 	add.w	r0, r0, #4
  40688a:	d0fa      	beq.n	406882 <_malloc_r+0x44e>
  40688c:	e662      	b.n	406554 <_malloc_r+0x120>
  40688e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  406892:	d818      	bhi.n	4068c6 <_malloc_r+0x492>
  406894:	0be8      	lsrs	r0, r5, #15
  406896:	3077      	adds	r0, #119	; 0x77
  406898:	0041      	lsls	r1, r0, #1
  40689a:	e60b      	b.n	4064b4 <_malloc_r+0x80>
  40689c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4068a0:	e6fb      	b.n	40669a <_malloc_r+0x266>
  4068a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4068a6:	1092      	asrs	r2, r2, #2
  4068a8:	f04f 0c01 	mov.w	ip, #1
  4068ac:	fa0c f202 	lsl.w	r2, ip, r2
  4068b0:	4313      	orrs	r3, r2
  4068b2:	f8c8 3004 	str.w	r3, [r8, #4]
  4068b6:	460a      	mov	r2, r1
  4068b8:	e77d      	b.n	4067b6 <_malloc_r+0x382>
  4068ba:	2301      	movs	r3, #1
  4068bc:	f8c9 3004 	str.w	r3, [r9, #4]
  4068c0:	464c      	mov	r4, r9
  4068c2:	2200      	movs	r2, #0
  4068c4:	e72c      	b.n	406720 <_malloc_r+0x2ec>
  4068c6:	f240 5354 	movw	r3, #1364	; 0x554
  4068ca:	4298      	cmp	r0, r3
  4068cc:	d81c      	bhi.n	406908 <_malloc_r+0x4d4>
  4068ce:	0ca8      	lsrs	r0, r5, #18
  4068d0:	307c      	adds	r0, #124	; 0x7c
  4068d2:	0041      	lsls	r1, r0, #1
  4068d4:	e5ee      	b.n	4064b4 <_malloc_r+0x80>
  4068d6:	3210      	adds	r2, #16
  4068d8:	e6b4      	b.n	406644 <_malloc_r+0x210>
  4068da:	2a54      	cmp	r2, #84	; 0x54
  4068dc:	d823      	bhi.n	406926 <_malloc_r+0x4f2>
  4068de:	0b1a      	lsrs	r2, r3, #12
  4068e0:	326e      	adds	r2, #110	; 0x6e
  4068e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4068e6:	e754      	b.n	406792 <_malloc_r+0x35e>
  4068e8:	68bc      	ldr	r4, [r7, #8]
  4068ea:	6862      	ldr	r2, [r4, #4]
  4068ec:	f022 0203 	bic.w	r2, r2, #3
  4068f0:	e716      	b.n	406720 <_malloc_r+0x2ec>
  4068f2:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4068f6:	2800      	cmp	r0, #0
  4068f8:	f47f aeb9 	bne.w	40666e <_malloc_r+0x23a>
  4068fc:	4442      	add	r2, r8
  4068fe:	68bb      	ldr	r3, [r7, #8]
  406900:	f042 0201 	orr.w	r2, r2, #1
  406904:	605a      	str	r2, [r3, #4]
  406906:	e6fd      	b.n	406704 <_malloc_r+0x2d0>
  406908:	21fc      	movs	r1, #252	; 0xfc
  40690a:	207e      	movs	r0, #126	; 0x7e
  40690c:	e5d2      	b.n	4064b4 <_malloc_r+0x80>
  40690e:	2201      	movs	r2, #1
  406910:	f04f 0a00 	mov.w	sl, #0
  406914:	e6d4      	b.n	4066c0 <_malloc_r+0x28c>
  406916:	f104 0108 	add.w	r1, r4, #8
  40691a:	4630      	mov	r0, r6
  40691c:	f7ff fcae 	bl	40627c <_free_r>
  406920:	f8da 1000 	ldr.w	r1, [sl]
  406924:	e6ee      	b.n	406704 <_malloc_r+0x2d0>
  406926:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40692a:	d804      	bhi.n	406936 <_malloc_r+0x502>
  40692c:	0bda      	lsrs	r2, r3, #15
  40692e:	3277      	adds	r2, #119	; 0x77
  406930:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406934:	e72d      	b.n	406792 <_malloc_r+0x35e>
  406936:	f240 5154 	movw	r1, #1364	; 0x554
  40693a:	428a      	cmp	r2, r1
  40693c:	d804      	bhi.n	406948 <_malloc_r+0x514>
  40693e:	0c9a      	lsrs	r2, r3, #18
  406940:	327c      	adds	r2, #124	; 0x7c
  406942:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406946:	e724      	b.n	406792 <_malloc_r+0x35e>
  406948:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  40694c:	227e      	movs	r2, #126	; 0x7e
  40694e:	e720      	b.n	406792 <_malloc_r+0x35e>
  406950:	687b      	ldr	r3, [r7, #4]
  406952:	e78b      	b.n	40686c <_malloc_r+0x438>
  406954:	20000474 	.word	0x20000474

00406958 <memchr>:
  406958:	0783      	lsls	r3, r0, #30
  40695a:	b470      	push	{r4, r5, r6}
  40695c:	b2c9      	uxtb	r1, r1
  40695e:	d040      	beq.n	4069e2 <memchr+0x8a>
  406960:	1e54      	subs	r4, r2, #1
  406962:	2a00      	cmp	r2, #0
  406964:	d03f      	beq.n	4069e6 <memchr+0x8e>
  406966:	7803      	ldrb	r3, [r0, #0]
  406968:	428b      	cmp	r3, r1
  40696a:	bf18      	it	ne
  40696c:	1c43      	addne	r3, r0, #1
  40696e:	d106      	bne.n	40697e <memchr+0x26>
  406970:	e01d      	b.n	4069ae <memchr+0x56>
  406972:	b1f4      	cbz	r4, 4069b2 <memchr+0x5a>
  406974:	7802      	ldrb	r2, [r0, #0]
  406976:	428a      	cmp	r2, r1
  406978:	f104 34ff 	add.w	r4, r4, #4294967295
  40697c:	d017      	beq.n	4069ae <memchr+0x56>
  40697e:	f013 0f03 	tst.w	r3, #3
  406982:	4618      	mov	r0, r3
  406984:	f103 0301 	add.w	r3, r3, #1
  406988:	d1f3      	bne.n	406972 <memchr+0x1a>
  40698a:	2c03      	cmp	r4, #3
  40698c:	d814      	bhi.n	4069b8 <memchr+0x60>
  40698e:	b184      	cbz	r4, 4069b2 <memchr+0x5a>
  406990:	7803      	ldrb	r3, [r0, #0]
  406992:	428b      	cmp	r3, r1
  406994:	d00b      	beq.n	4069ae <memchr+0x56>
  406996:	1905      	adds	r5, r0, r4
  406998:	1c43      	adds	r3, r0, #1
  40699a:	e002      	b.n	4069a2 <memchr+0x4a>
  40699c:	7802      	ldrb	r2, [r0, #0]
  40699e:	428a      	cmp	r2, r1
  4069a0:	d005      	beq.n	4069ae <memchr+0x56>
  4069a2:	42ab      	cmp	r3, r5
  4069a4:	4618      	mov	r0, r3
  4069a6:	f103 0301 	add.w	r3, r3, #1
  4069aa:	d1f7      	bne.n	40699c <memchr+0x44>
  4069ac:	2000      	movs	r0, #0
  4069ae:	bc70      	pop	{r4, r5, r6}
  4069b0:	4770      	bx	lr
  4069b2:	4620      	mov	r0, r4
  4069b4:	bc70      	pop	{r4, r5, r6}
  4069b6:	4770      	bx	lr
  4069b8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4069bc:	4602      	mov	r2, r0
  4069be:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4069c2:	4610      	mov	r0, r2
  4069c4:	3204      	adds	r2, #4
  4069c6:	6803      	ldr	r3, [r0, #0]
  4069c8:	4073      	eors	r3, r6
  4069ca:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4069ce:	ea25 0303 	bic.w	r3, r5, r3
  4069d2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4069d6:	d1da      	bne.n	40698e <memchr+0x36>
  4069d8:	3c04      	subs	r4, #4
  4069da:	2c03      	cmp	r4, #3
  4069dc:	4610      	mov	r0, r2
  4069de:	d8f0      	bhi.n	4069c2 <memchr+0x6a>
  4069e0:	e7d5      	b.n	40698e <memchr+0x36>
  4069e2:	4614      	mov	r4, r2
  4069e4:	e7d1      	b.n	40698a <memchr+0x32>
  4069e6:	4610      	mov	r0, r2
  4069e8:	e7e1      	b.n	4069ae <memchr+0x56>
  4069ea:	bf00      	nop

004069ec <memcpy>:
  4069ec:	4684      	mov	ip, r0
  4069ee:	ea41 0300 	orr.w	r3, r1, r0
  4069f2:	f013 0303 	ands.w	r3, r3, #3
  4069f6:	d16d      	bne.n	406ad4 <memcpy+0xe8>
  4069f8:	3a40      	subs	r2, #64	; 0x40
  4069fa:	d341      	bcc.n	406a80 <memcpy+0x94>
  4069fc:	f851 3b04 	ldr.w	r3, [r1], #4
  406a00:	f840 3b04 	str.w	r3, [r0], #4
  406a04:	f851 3b04 	ldr.w	r3, [r1], #4
  406a08:	f840 3b04 	str.w	r3, [r0], #4
  406a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a10:	f840 3b04 	str.w	r3, [r0], #4
  406a14:	f851 3b04 	ldr.w	r3, [r1], #4
  406a18:	f840 3b04 	str.w	r3, [r0], #4
  406a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a20:	f840 3b04 	str.w	r3, [r0], #4
  406a24:	f851 3b04 	ldr.w	r3, [r1], #4
  406a28:	f840 3b04 	str.w	r3, [r0], #4
  406a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a30:	f840 3b04 	str.w	r3, [r0], #4
  406a34:	f851 3b04 	ldr.w	r3, [r1], #4
  406a38:	f840 3b04 	str.w	r3, [r0], #4
  406a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a40:	f840 3b04 	str.w	r3, [r0], #4
  406a44:	f851 3b04 	ldr.w	r3, [r1], #4
  406a48:	f840 3b04 	str.w	r3, [r0], #4
  406a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a50:	f840 3b04 	str.w	r3, [r0], #4
  406a54:	f851 3b04 	ldr.w	r3, [r1], #4
  406a58:	f840 3b04 	str.w	r3, [r0], #4
  406a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a60:	f840 3b04 	str.w	r3, [r0], #4
  406a64:	f851 3b04 	ldr.w	r3, [r1], #4
  406a68:	f840 3b04 	str.w	r3, [r0], #4
  406a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a70:	f840 3b04 	str.w	r3, [r0], #4
  406a74:	f851 3b04 	ldr.w	r3, [r1], #4
  406a78:	f840 3b04 	str.w	r3, [r0], #4
  406a7c:	3a40      	subs	r2, #64	; 0x40
  406a7e:	d2bd      	bcs.n	4069fc <memcpy+0x10>
  406a80:	3230      	adds	r2, #48	; 0x30
  406a82:	d311      	bcc.n	406aa8 <memcpy+0xbc>
  406a84:	f851 3b04 	ldr.w	r3, [r1], #4
  406a88:	f840 3b04 	str.w	r3, [r0], #4
  406a8c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a90:	f840 3b04 	str.w	r3, [r0], #4
  406a94:	f851 3b04 	ldr.w	r3, [r1], #4
  406a98:	f840 3b04 	str.w	r3, [r0], #4
  406a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  406aa0:	f840 3b04 	str.w	r3, [r0], #4
  406aa4:	3a10      	subs	r2, #16
  406aa6:	d2ed      	bcs.n	406a84 <memcpy+0x98>
  406aa8:	320c      	adds	r2, #12
  406aaa:	d305      	bcc.n	406ab8 <memcpy+0xcc>
  406aac:	f851 3b04 	ldr.w	r3, [r1], #4
  406ab0:	f840 3b04 	str.w	r3, [r0], #4
  406ab4:	3a04      	subs	r2, #4
  406ab6:	d2f9      	bcs.n	406aac <memcpy+0xc0>
  406ab8:	3204      	adds	r2, #4
  406aba:	d008      	beq.n	406ace <memcpy+0xe2>
  406abc:	07d2      	lsls	r2, r2, #31
  406abe:	bf1c      	itt	ne
  406ac0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406ac4:	f800 3b01 	strbne.w	r3, [r0], #1
  406ac8:	d301      	bcc.n	406ace <memcpy+0xe2>
  406aca:	880b      	ldrh	r3, [r1, #0]
  406acc:	8003      	strh	r3, [r0, #0]
  406ace:	4660      	mov	r0, ip
  406ad0:	4770      	bx	lr
  406ad2:	bf00      	nop
  406ad4:	2a08      	cmp	r2, #8
  406ad6:	d313      	bcc.n	406b00 <memcpy+0x114>
  406ad8:	078b      	lsls	r3, r1, #30
  406ada:	d08d      	beq.n	4069f8 <memcpy+0xc>
  406adc:	f010 0303 	ands.w	r3, r0, #3
  406ae0:	d08a      	beq.n	4069f8 <memcpy+0xc>
  406ae2:	f1c3 0304 	rsb	r3, r3, #4
  406ae6:	1ad2      	subs	r2, r2, r3
  406ae8:	07db      	lsls	r3, r3, #31
  406aea:	bf1c      	itt	ne
  406aec:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406af0:	f800 3b01 	strbne.w	r3, [r0], #1
  406af4:	d380      	bcc.n	4069f8 <memcpy+0xc>
  406af6:	f831 3b02 	ldrh.w	r3, [r1], #2
  406afa:	f820 3b02 	strh.w	r3, [r0], #2
  406afe:	e77b      	b.n	4069f8 <memcpy+0xc>
  406b00:	3a04      	subs	r2, #4
  406b02:	d3d9      	bcc.n	406ab8 <memcpy+0xcc>
  406b04:	3a01      	subs	r2, #1
  406b06:	f811 3b01 	ldrb.w	r3, [r1], #1
  406b0a:	f800 3b01 	strb.w	r3, [r0], #1
  406b0e:	d2f9      	bcs.n	406b04 <memcpy+0x118>
  406b10:	780b      	ldrb	r3, [r1, #0]
  406b12:	7003      	strb	r3, [r0, #0]
  406b14:	784b      	ldrb	r3, [r1, #1]
  406b16:	7043      	strb	r3, [r0, #1]
  406b18:	788b      	ldrb	r3, [r1, #2]
  406b1a:	7083      	strb	r3, [r0, #2]
  406b1c:	4660      	mov	r0, ip
  406b1e:	4770      	bx	lr

00406b20 <memmove>:
  406b20:	4288      	cmp	r0, r1
  406b22:	b5f0      	push	{r4, r5, r6, r7, lr}
  406b24:	d90d      	bls.n	406b42 <memmove+0x22>
  406b26:	188b      	adds	r3, r1, r2
  406b28:	4298      	cmp	r0, r3
  406b2a:	d20a      	bcs.n	406b42 <memmove+0x22>
  406b2c:	1881      	adds	r1, r0, r2
  406b2e:	2a00      	cmp	r2, #0
  406b30:	d054      	beq.n	406bdc <memmove+0xbc>
  406b32:	1a9a      	subs	r2, r3, r2
  406b34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406b38:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406b3c:	4293      	cmp	r3, r2
  406b3e:	d1f9      	bne.n	406b34 <memmove+0x14>
  406b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b42:	2a0f      	cmp	r2, #15
  406b44:	d948      	bls.n	406bd8 <memmove+0xb8>
  406b46:	ea40 0301 	orr.w	r3, r0, r1
  406b4a:	079b      	lsls	r3, r3, #30
  406b4c:	d147      	bne.n	406bde <memmove+0xbe>
  406b4e:	f100 0410 	add.w	r4, r0, #16
  406b52:	f101 0310 	add.w	r3, r1, #16
  406b56:	4615      	mov	r5, r2
  406b58:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406b5c:	f844 6c10 	str.w	r6, [r4, #-16]
  406b60:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406b64:	f844 6c0c 	str.w	r6, [r4, #-12]
  406b68:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406b6c:	f844 6c08 	str.w	r6, [r4, #-8]
  406b70:	3d10      	subs	r5, #16
  406b72:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406b76:	f844 6c04 	str.w	r6, [r4, #-4]
  406b7a:	2d0f      	cmp	r5, #15
  406b7c:	f103 0310 	add.w	r3, r3, #16
  406b80:	f104 0410 	add.w	r4, r4, #16
  406b84:	d8e8      	bhi.n	406b58 <memmove+0x38>
  406b86:	f1a2 0310 	sub.w	r3, r2, #16
  406b8a:	f023 030f 	bic.w	r3, r3, #15
  406b8e:	f002 0e0f 	and.w	lr, r2, #15
  406b92:	3310      	adds	r3, #16
  406b94:	f1be 0f03 	cmp.w	lr, #3
  406b98:	4419      	add	r1, r3
  406b9a:	4403      	add	r3, r0
  406b9c:	d921      	bls.n	406be2 <memmove+0xc2>
  406b9e:	1f1e      	subs	r6, r3, #4
  406ba0:	460d      	mov	r5, r1
  406ba2:	4674      	mov	r4, lr
  406ba4:	3c04      	subs	r4, #4
  406ba6:	f855 7b04 	ldr.w	r7, [r5], #4
  406baa:	f846 7f04 	str.w	r7, [r6, #4]!
  406bae:	2c03      	cmp	r4, #3
  406bb0:	d8f8      	bhi.n	406ba4 <memmove+0x84>
  406bb2:	f1ae 0404 	sub.w	r4, lr, #4
  406bb6:	f024 0403 	bic.w	r4, r4, #3
  406bba:	3404      	adds	r4, #4
  406bbc:	4423      	add	r3, r4
  406bbe:	4421      	add	r1, r4
  406bc0:	f002 0203 	and.w	r2, r2, #3
  406bc4:	b152      	cbz	r2, 406bdc <memmove+0xbc>
  406bc6:	3b01      	subs	r3, #1
  406bc8:	440a      	add	r2, r1
  406bca:	f811 4b01 	ldrb.w	r4, [r1], #1
  406bce:	f803 4f01 	strb.w	r4, [r3, #1]!
  406bd2:	4291      	cmp	r1, r2
  406bd4:	d1f9      	bne.n	406bca <memmove+0xaa>
  406bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406bd8:	4603      	mov	r3, r0
  406bda:	e7f3      	b.n	406bc4 <memmove+0xa4>
  406bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406bde:	4603      	mov	r3, r0
  406be0:	e7f1      	b.n	406bc6 <memmove+0xa6>
  406be2:	4672      	mov	r2, lr
  406be4:	e7ee      	b.n	406bc4 <memmove+0xa4>
  406be6:	bf00      	nop

00406be8 <__malloc_lock>:
  406be8:	4770      	bx	lr
  406bea:	bf00      	nop

00406bec <__malloc_unlock>:
  406bec:	4770      	bx	lr
  406bee:	bf00      	nop

00406bf0 <_Balloc>:
  406bf0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406bf2:	b570      	push	{r4, r5, r6, lr}
  406bf4:	4605      	mov	r5, r0
  406bf6:	460c      	mov	r4, r1
  406bf8:	b14b      	cbz	r3, 406c0e <_Balloc+0x1e>
  406bfa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406bfe:	b180      	cbz	r0, 406c22 <_Balloc+0x32>
  406c00:	6802      	ldr	r2, [r0, #0]
  406c02:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406c06:	2300      	movs	r3, #0
  406c08:	6103      	str	r3, [r0, #16]
  406c0a:	60c3      	str	r3, [r0, #12]
  406c0c:	bd70      	pop	{r4, r5, r6, pc}
  406c0e:	2104      	movs	r1, #4
  406c10:	2221      	movs	r2, #33	; 0x21
  406c12:	f000 fde9 	bl	4077e8 <_calloc_r>
  406c16:	64e8      	str	r0, [r5, #76]	; 0x4c
  406c18:	4603      	mov	r3, r0
  406c1a:	2800      	cmp	r0, #0
  406c1c:	d1ed      	bne.n	406bfa <_Balloc+0xa>
  406c1e:	2000      	movs	r0, #0
  406c20:	bd70      	pop	{r4, r5, r6, pc}
  406c22:	2101      	movs	r1, #1
  406c24:	fa01 f604 	lsl.w	r6, r1, r4
  406c28:	1d72      	adds	r2, r6, #5
  406c2a:	4628      	mov	r0, r5
  406c2c:	0092      	lsls	r2, r2, #2
  406c2e:	f000 fddb 	bl	4077e8 <_calloc_r>
  406c32:	2800      	cmp	r0, #0
  406c34:	d0f3      	beq.n	406c1e <_Balloc+0x2e>
  406c36:	6044      	str	r4, [r0, #4]
  406c38:	6086      	str	r6, [r0, #8]
  406c3a:	e7e4      	b.n	406c06 <_Balloc+0x16>

00406c3c <_Bfree>:
  406c3c:	b131      	cbz	r1, 406c4c <_Bfree+0x10>
  406c3e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406c40:	684a      	ldr	r2, [r1, #4]
  406c42:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406c46:	6008      	str	r0, [r1, #0]
  406c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406c4c:	4770      	bx	lr
  406c4e:	bf00      	nop

00406c50 <__multadd>:
  406c50:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c52:	690c      	ldr	r4, [r1, #16]
  406c54:	b083      	sub	sp, #12
  406c56:	460d      	mov	r5, r1
  406c58:	4606      	mov	r6, r0
  406c5a:	f101 0e14 	add.w	lr, r1, #20
  406c5e:	2700      	movs	r7, #0
  406c60:	f8de 1000 	ldr.w	r1, [lr]
  406c64:	b288      	uxth	r0, r1
  406c66:	0c09      	lsrs	r1, r1, #16
  406c68:	fb02 3300 	mla	r3, r2, r0, r3
  406c6c:	fb02 f101 	mul.w	r1, r2, r1
  406c70:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406c74:	3701      	adds	r7, #1
  406c76:	b29b      	uxth	r3, r3
  406c78:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406c7c:	42bc      	cmp	r4, r7
  406c7e:	f84e 3b04 	str.w	r3, [lr], #4
  406c82:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406c86:	dceb      	bgt.n	406c60 <__multadd+0x10>
  406c88:	b13b      	cbz	r3, 406c9a <__multadd+0x4a>
  406c8a:	68aa      	ldr	r2, [r5, #8]
  406c8c:	4294      	cmp	r4, r2
  406c8e:	da07      	bge.n	406ca0 <__multadd+0x50>
  406c90:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406c94:	3401      	adds	r4, #1
  406c96:	6153      	str	r3, [r2, #20]
  406c98:	612c      	str	r4, [r5, #16]
  406c9a:	4628      	mov	r0, r5
  406c9c:	b003      	add	sp, #12
  406c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ca0:	6869      	ldr	r1, [r5, #4]
  406ca2:	9301      	str	r3, [sp, #4]
  406ca4:	3101      	adds	r1, #1
  406ca6:	4630      	mov	r0, r6
  406ca8:	f7ff ffa2 	bl	406bf0 <_Balloc>
  406cac:	692a      	ldr	r2, [r5, #16]
  406cae:	3202      	adds	r2, #2
  406cb0:	f105 010c 	add.w	r1, r5, #12
  406cb4:	4607      	mov	r7, r0
  406cb6:	0092      	lsls	r2, r2, #2
  406cb8:	300c      	adds	r0, #12
  406cba:	f7ff fe97 	bl	4069ec <memcpy>
  406cbe:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406cc0:	6869      	ldr	r1, [r5, #4]
  406cc2:	9b01      	ldr	r3, [sp, #4]
  406cc4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406cc8:	6028      	str	r0, [r5, #0]
  406cca:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406cce:	463d      	mov	r5, r7
  406cd0:	e7de      	b.n	406c90 <__multadd+0x40>
  406cd2:	bf00      	nop

00406cd4 <__hi0bits>:
  406cd4:	0c03      	lsrs	r3, r0, #16
  406cd6:	041b      	lsls	r3, r3, #16
  406cd8:	b9b3      	cbnz	r3, 406d08 <__hi0bits+0x34>
  406cda:	0400      	lsls	r0, r0, #16
  406cdc:	2310      	movs	r3, #16
  406cde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406ce2:	bf04      	itt	eq
  406ce4:	0200      	lsleq	r0, r0, #8
  406ce6:	3308      	addeq	r3, #8
  406ce8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406cec:	bf04      	itt	eq
  406cee:	0100      	lsleq	r0, r0, #4
  406cf0:	3304      	addeq	r3, #4
  406cf2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406cf6:	bf04      	itt	eq
  406cf8:	0080      	lsleq	r0, r0, #2
  406cfa:	3302      	addeq	r3, #2
  406cfc:	2800      	cmp	r0, #0
  406cfe:	db07      	blt.n	406d10 <__hi0bits+0x3c>
  406d00:	0042      	lsls	r2, r0, #1
  406d02:	d403      	bmi.n	406d0c <__hi0bits+0x38>
  406d04:	2020      	movs	r0, #32
  406d06:	4770      	bx	lr
  406d08:	2300      	movs	r3, #0
  406d0a:	e7e8      	b.n	406cde <__hi0bits+0xa>
  406d0c:	1c58      	adds	r0, r3, #1
  406d0e:	4770      	bx	lr
  406d10:	4618      	mov	r0, r3
  406d12:	4770      	bx	lr

00406d14 <__lo0bits>:
  406d14:	6803      	ldr	r3, [r0, #0]
  406d16:	f013 0207 	ands.w	r2, r3, #7
  406d1a:	d007      	beq.n	406d2c <__lo0bits+0x18>
  406d1c:	07d9      	lsls	r1, r3, #31
  406d1e:	d420      	bmi.n	406d62 <__lo0bits+0x4e>
  406d20:	079a      	lsls	r2, r3, #30
  406d22:	d420      	bmi.n	406d66 <__lo0bits+0x52>
  406d24:	089b      	lsrs	r3, r3, #2
  406d26:	6003      	str	r3, [r0, #0]
  406d28:	2002      	movs	r0, #2
  406d2a:	4770      	bx	lr
  406d2c:	b299      	uxth	r1, r3
  406d2e:	b909      	cbnz	r1, 406d34 <__lo0bits+0x20>
  406d30:	0c1b      	lsrs	r3, r3, #16
  406d32:	2210      	movs	r2, #16
  406d34:	f013 0fff 	tst.w	r3, #255	; 0xff
  406d38:	bf04      	itt	eq
  406d3a:	0a1b      	lsreq	r3, r3, #8
  406d3c:	3208      	addeq	r2, #8
  406d3e:	0719      	lsls	r1, r3, #28
  406d40:	bf04      	itt	eq
  406d42:	091b      	lsreq	r3, r3, #4
  406d44:	3204      	addeq	r2, #4
  406d46:	0799      	lsls	r1, r3, #30
  406d48:	bf04      	itt	eq
  406d4a:	089b      	lsreq	r3, r3, #2
  406d4c:	3202      	addeq	r2, #2
  406d4e:	07d9      	lsls	r1, r3, #31
  406d50:	d404      	bmi.n	406d5c <__lo0bits+0x48>
  406d52:	085b      	lsrs	r3, r3, #1
  406d54:	d101      	bne.n	406d5a <__lo0bits+0x46>
  406d56:	2020      	movs	r0, #32
  406d58:	4770      	bx	lr
  406d5a:	3201      	adds	r2, #1
  406d5c:	6003      	str	r3, [r0, #0]
  406d5e:	4610      	mov	r0, r2
  406d60:	4770      	bx	lr
  406d62:	2000      	movs	r0, #0
  406d64:	4770      	bx	lr
  406d66:	085b      	lsrs	r3, r3, #1
  406d68:	6003      	str	r3, [r0, #0]
  406d6a:	2001      	movs	r0, #1
  406d6c:	4770      	bx	lr
  406d6e:	bf00      	nop

00406d70 <__i2b>:
  406d70:	b510      	push	{r4, lr}
  406d72:	460c      	mov	r4, r1
  406d74:	2101      	movs	r1, #1
  406d76:	f7ff ff3b 	bl	406bf0 <_Balloc>
  406d7a:	2201      	movs	r2, #1
  406d7c:	6144      	str	r4, [r0, #20]
  406d7e:	6102      	str	r2, [r0, #16]
  406d80:	bd10      	pop	{r4, pc}
  406d82:	bf00      	nop

00406d84 <__multiply>:
  406d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406d88:	690f      	ldr	r7, [r1, #16]
  406d8a:	6916      	ldr	r6, [r2, #16]
  406d8c:	42b7      	cmp	r7, r6
  406d8e:	b083      	sub	sp, #12
  406d90:	460d      	mov	r5, r1
  406d92:	4614      	mov	r4, r2
  406d94:	f2c0 808d 	blt.w	406eb2 <__multiply+0x12e>
  406d98:	4633      	mov	r3, r6
  406d9a:	463e      	mov	r6, r7
  406d9c:	461f      	mov	r7, r3
  406d9e:	68ab      	ldr	r3, [r5, #8]
  406da0:	6869      	ldr	r1, [r5, #4]
  406da2:	eb06 0807 	add.w	r8, r6, r7
  406da6:	4598      	cmp	r8, r3
  406da8:	bfc8      	it	gt
  406daa:	3101      	addgt	r1, #1
  406dac:	f7ff ff20 	bl	406bf0 <_Balloc>
  406db0:	f100 0c14 	add.w	ip, r0, #20
  406db4:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  406db8:	45cc      	cmp	ip, r9
  406dba:	9000      	str	r0, [sp, #0]
  406dbc:	d205      	bcs.n	406dca <__multiply+0x46>
  406dbe:	4663      	mov	r3, ip
  406dc0:	2100      	movs	r1, #0
  406dc2:	f843 1b04 	str.w	r1, [r3], #4
  406dc6:	4599      	cmp	r9, r3
  406dc8:	d8fb      	bhi.n	406dc2 <__multiply+0x3e>
  406dca:	f104 0214 	add.w	r2, r4, #20
  406dce:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406dd2:	f105 0314 	add.w	r3, r5, #20
  406dd6:	4552      	cmp	r2, sl
  406dd8:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  406ddc:	d254      	bcs.n	406e88 <__multiply+0x104>
  406dde:	f8cd 9004 	str.w	r9, [sp, #4]
  406de2:	4699      	mov	r9, r3
  406de4:	f852 3b04 	ldr.w	r3, [r2], #4
  406de8:	fa1f fb83 	uxth.w	fp, r3
  406dec:	f1bb 0f00 	cmp.w	fp, #0
  406df0:	d020      	beq.n	406e34 <__multiply+0xb0>
  406df2:	2000      	movs	r0, #0
  406df4:	464f      	mov	r7, r9
  406df6:	4666      	mov	r6, ip
  406df8:	4605      	mov	r5, r0
  406dfa:	e000      	b.n	406dfe <__multiply+0x7a>
  406dfc:	461e      	mov	r6, r3
  406dfe:	f857 4b04 	ldr.w	r4, [r7], #4
  406e02:	6830      	ldr	r0, [r6, #0]
  406e04:	b2a1      	uxth	r1, r4
  406e06:	b283      	uxth	r3, r0
  406e08:	fb0b 3101 	mla	r1, fp, r1, r3
  406e0c:	0c24      	lsrs	r4, r4, #16
  406e0e:	0c00      	lsrs	r0, r0, #16
  406e10:	194b      	adds	r3, r1, r5
  406e12:	fb0b 0004 	mla	r0, fp, r4, r0
  406e16:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  406e1a:	b299      	uxth	r1, r3
  406e1c:	4633      	mov	r3, r6
  406e1e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  406e22:	45be      	cmp	lr, r7
  406e24:	ea4f 4510 	mov.w	r5, r0, lsr #16
  406e28:	f843 1b04 	str.w	r1, [r3], #4
  406e2c:	d8e6      	bhi.n	406dfc <__multiply+0x78>
  406e2e:	6075      	str	r5, [r6, #4]
  406e30:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406e34:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  406e38:	d020      	beq.n	406e7c <__multiply+0xf8>
  406e3a:	f8dc 3000 	ldr.w	r3, [ip]
  406e3e:	4667      	mov	r7, ip
  406e40:	4618      	mov	r0, r3
  406e42:	464d      	mov	r5, r9
  406e44:	2100      	movs	r1, #0
  406e46:	e000      	b.n	406e4a <__multiply+0xc6>
  406e48:	4637      	mov	r7, r6
  406e4a:	882c      	ldrh	r4, [r5, #0]
  406e4c:	0c00      	lsrs	r0, r0, #16
  406e4e:	fb0b 0004 	mla	r0, fp, r4, r0
  406e52:	4401      	add	r1, r0
  406e54:	b29c      	uxth	r4, r3
  406e56:	463e      	mov	r6, r7
  406e58:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  406e5c:	f846 3b04 	str.w	r3, [r6], #4
  406e60:	6878      	ldr	r0, [r7, #4]
  406e62:	f855 4b04 	ldr.w	r4, [r5], #4
  406e66:	b283      	uxth	r3, r0
  406e68:	0c24      	lsrs	r4, r4, #16
  406e6a:	fb0b 3404 	mla	r4, fp, r4, r3
  406e6e:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  406e72:	45ae      	cmp	lr, r5
  406e74:	ea4f 4113 	mov.w	r1, r3, lsr #16
  406e78:	d8e6      	bhi.n	406e48 <__multiply+0xc4>
  406e7a:	607b      	str	r3, [r7, #4]
  406e7c:	4592      	cmp	sl, r2
  406e7e:	f10c 0c04 	add.w	ip, ip, #4
  406e82:	d8af      	bhi.n	406de4 <__multiply+0x60>
  406e84:	f8dd 9004 	ldr.w	r9, [sp, #4]
  406e88:	f1b8 0f00 	cmp.w	r8, #0
  406e8c:	dd0b      	ble.n	406ea6 <__multiply+0x122>
  406e8e:	f859 3c04 	ldr.w	r3, [r9, #-4]
  406e92:	f1a9 0904 	sub.w	r9, r9, #4
  406e96:	b11b      	cbz	r3, 406ea0 <__multiply+0x11c>
  406e98:	e005      	b.n	406ea6 <__multiply+0x122>
  406e9a:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406e9e:	b913      	cbnz	r3, 406ea6 <__multiply+0x122>
  406ea0:	f1b8 0801 	subs.w	r8, r8, #1
  406ea4:	d1f9      	bne.n	406e9a <__multiply+0x116>
  406ea6:	9800      	ldr	r0, [sp, #0]
  406ea8:	f8c0 8010 	str.w	r8, [r0, #16]
  406eac:	b003      	add	sp, #12
  406eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eb2:	4615      	mov	r5, r2
  406eb4:	460c      	mov	r4, r1
  406eb6:	e772      	b.n	406d9e <__multiply+0x1a>

00406eb8 <__pow5mult>:
  406eb8:	f012 0303 	ands.w	r3, r2, #3
  406ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ec0:	4614      	mov	r4, r2
  406ec2:	4607      	mov	r7, r0
  406ec4:	460e      	mov	r6, r1
  406ec6:	d12d      	bne.n	406f24 <__pow5mult+0x6c>
  406ec8:	10a4      	asrs	r4, r4, #2
  406eca:	d01c      	beq.n	406f06 <__pow5mult+0x4e>
  406ecc:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  406ece:	b395      	cbz	r5, 406f36 <__pow5mult+0x7e>
  406ed0:	07e3      	lsls	r3, r4, #31
  406ed2:	f04f 0800 	mov.w	r8, #0
  406ed6:	d406      	bmi.n	406ee6 <__pow5mult+0x2e>
  406ed8:	1064      	asrs	r4, r4, #1
  406eda:	d014      	beq.n	406f06 <__pow5mult+0x4e>
  406edc:	6828      	ldr	r0, [r5, #0]
  406ede:	b1a8      	cbz	r0, 406f0c <__pow5mult+0x54>
  406ee0:	4605      	mov	r5, r0
  406ee2:	07e3      	lsls	r3, r4, #31
  406ee4:	d5f8      	bpl.n	406ed8 <__pow5mult+0x20>
  406ee6:	4638      	mov	r0, r7
  406ee8:	4631      	mov	r1, r6
  406eea:	462a      	mov	r2, r5
  406eec:	f7ff ff4a 	bl	406d84 <__multiply>
  406ef0:	b1b6      	cbz	r6, 406f20 <__pow5mult+0x68>
  406ef2:	6872      	ldr	r2, [r6, #4]
  406ef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406ef6:	1064      	asrs	r4, r4, #1
  406ef8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406efc:	6031      	str	r1, [r6, #0]
  406efe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406f02:	4606      	mov	r6, r0
  406f04:	d1ea      	bne.n	406edc <__pow5mult+0x24>
  406f06:	4630      	mov	r0, r6
  406f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f0c:	4629      	mov	r1, r5
  406f0e:	462a      	mov	r2, r5
  406f10:	4638      	mov	r0, r7
  406f12:	f7ff ff37 	bl	406d84 <__multiply>
  406f16:	6028      	str	r0, [r5, #0]
  406f18:	f8c0 8000 	str.w	r8, [r0]
  406f1c:	4605      	mov	r5, r0
  406f1e:	e7e0      	b.n	406ee2 <__pow5mult+0x2a>
  406f20:	4606      	mov	r6, r0
  406f22:	e7d9      	b.n	406ed8 <__pow5mult+0x20>
  406f24:	1e5a      	subs	r2, r3, #1
  406f26:	4d0b      	ldr	r5, [pc, #44]	; (406f54 <__pow5mult+0x9c>)
  406f28:	2300      	movs	r3, #0
  406f2a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406f2e:	f7ff fe8f 	bl	406c50 <__multadd>
  406f32:	4606      	mov	r6, r0
  406f34:	e7c8      	b.n	406ec8 <__pow5mult+0x10>
  406f36:	2101      	movs	r1, #1
  406f38:	4638      	mov	r0, r7
  406f3a:	f7ff fe59 	bl	406bf0 <_Balloc>
  406f3e:	f240 2171 	movw	r1, #625	; 0x271
  406f42:	2201      	movs	r2, #1
  406f44:	2300      	movs	r3, #0
  406f46:	6141      	str	r1, [r0, #20]
  406f48:	6102      	str	r2, [r0, #16]
  406f4a:	4605      	mov	r5, r0
  406f4c:	64b8      	str	r0, [r7, #72]	; 0x48
  406f4e:	6003      	str	r3, [r0, #0]
  406f50:	e7be      	b.n	406ed0 <__pow5mult+0x18>
  406f52:	bf00      	nop
  406f54:	00409030 	.word	0x00409030

00406f58 <__lshift>:
  406f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406f5c:	690f      	ldr	r7, [r1, #16]
  406f5e:	688b      	ldr	r3, [r1, #8]
  406f60:	ea4f 1962 	mov.w	r9, r2, asr #5
  406f64:	444f      	add	r7, r9
  406f66:	1c7d      	adds	r5, r7, #1
  406f68:	429d      	cmp	r5, r3
  406f6a:	460e      	mov	r6, r1
  406f6c:	4614      	mov	r4, r2
  406f6e:	6849      	ldr	r1, [r1, #4]
  406f70:	4680      	mov	r8, r0
  406f72:	dd04      	ble.n	406f7e <__lshift+0x26>
  406f74:	005b      	lsls	r3, r3, #1
  406f76:	429d      	cmp	r5, r3
  406f78:	f101 0101 	add.w	r1, r1, #1
  406f7c:	dcfa      	bgt.n	406f74 <__lshift+0x1c>
  406f7e:	4640      	mov	r0, r8
  406f80:	f7ff fe36 	bl	406bf0 <_Balloc>
  406f84:	f1b9 0f00 	cmp.w	r9, #0
  406f88:	f100 0114 	add.w	r1, r0, #20
  406f8c:	dd09      	ble.n	406fa2 <__lshift+0x4a>
  406f8e:	2300      	movs	r3, #0
  406f90:	469e      	mov	lr, r3
  406f92:	460a      	mov	r2, r1
  406f94:	3301      	adds	r3, #1
  406f96:	454b      	cmp	r3, r9
  406f98:	f842 eb04 	str.w	lr, [r2], #4
  406f9c:	d1fa      	bne.n	406f94 <__lshift+0x3c>
  406f9e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  406fa2:	6932      	ldr	r2, [r6, #16]
  406fa4:	f106 0314 	add.w	r3, r6, #20
  406fa8:	f014 0c1f 	ands.w	ip, r4, #31
  406fac:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  406fb0:	d01f      	beq.n	406ff2 <__lshift+0x9a>
  406fb2:	f1cc 0920 	rsb	r9, ip, #32
  406fb6:	2200      	movs	r2, #0
  406fb8:	681c      	ldr	r4, [r3, #0]
  406fba:	fa04 f40c 	lsl.w	r4, r4, ip
  406fbe:	4314      	orrs	r4, r2
  406fc0:	468a      	mov	sl, r1
  406fc2:	f841 4b04 	str.w	r4, [r1], #4
  406fc6:	f853 4b04 	ldr.w	r4, [r3], #4
  406fca:	459e      	cmp	lr, r3
  406fcc:	fa24 f209 	lsr.w	r2, r4, r9
  406fd0:	d8f2      	bhi.n	406fb8 <__lshift+0x60>
  406fd2:	f8ca 2004 	str.w	r2, [sl, #4]
  406fd6:	b102      	cbz	r2, 406fda <__lshift+0x82>
  406fd8:	1cbd      	adds	r5, r7, #2
  406fda:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  406fde:	6872      	ldr	r2, [r6, #4]
  406fe0:	3d01      	subs	r5, #1
  406fe2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406fe6:	6105      	str	r5, [r0, #16]
  406fe8:	6031      	str	r1, [r6, #0]
  406fea:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ff2:	3904      	subs	r1, #4
  406ff4:	f853 2b04 	ldr.w	r2, [r3], #4
  406ff8:	f841 2f04 	str.w	r2, [r1, #4]!
  406ffc:	459e      	cmp	lr, r3
  406ffe:	d8f9      	bhi.n	406ff4 <__lshift+0x9c>
  407000:	e7eb      	b.n	406fda <__lshift+0x82>
  407002:	bf00      	nop

00407004 <__mcmp>:
  407004:	6902      	ldr	r2, [r0, #16]
  407006:	690b      	ldr	r3, [r1, #16]
  407008:	1ad2      	subs	r2, r2, r3
  40700a:	d113      	bne.n	407034 <__mcmp+0x30>
  40700c:	009b      	lsls	r3, r3, #2
  40700e:	3014      	adds	r0, #20
  407010:	3114      	adds	r1, #20
  407012:	4419      	add	r1, r3
  407014:	b410      	push	{r4}
  407016:	4403      	add	r3, r0
  407018:	e001      	b.n	40701e <__mcmp+0x1a>
  40701a:	4298      	cmp	r0, r3
  40701c:	d20c      	bcs.n	407038 <__mcmp+0x34>
  40701e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407022:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407026:	4294      	cmp	r4, r2
  407028:	d0f7      	beq.n	40701a <__mcmp+0x16>
  40702a:	d309      	bcc.n	407040 <__mcmp+0x3c>
  40702c:	2001      	movs	r0, #1
  40702e:	f85d 4b04 	ldr.w	r4, [sp], #4
  407032:	4770      	bx	lr
  407034:	4610      	mov	r0, r2
  407036:	4770      	bx	lr
  407038:	2000      	movs	r0, #0
  40703a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40703e:	4770      	bx	lr
  407040:	f04f 30ff 	mov.w	r0, #4294967295
  407044:	f85d 4b04 	ldr.w	r4, [sp], #4
  407048:	4770      	bx	lr
  40704a:	bf00      	nop

0040704c <__mdiff>:
  40704c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407050:	460e      	mov	r6, r1
  407052:	4605      	mov	r5, r0
  407054:	4611      	mov	r1, r2
  407056:	4630      	mov	r0, r6
  407058:	4614      	mov	r4, r2
  40705a:	f7ff ffd3 	bl	407004 <__mcmp>
  40705e:	1e07      	subs	r7, r0, #0
  407060:	d054      	beq.n	40710c <__mdiff+0xc0>
  407062:	db4d      	blt.n	407100 <__mdiff+0xb4>
  407064:	f04f 0800 	mov.w	r8, #0
  407068:	6871      	ldr	r1, [r6, #4]
  40706a:	4628      	mov	r0, r5
  40706c:	f7ff fdc0 	bl	406bf0 <_Balloc>
  407070:	6937      	ldr	r7, [r6, #16]
  407072:	6923      	ldr	r3, [r4, #16]
  407074:	f8c0 800c 	str.w	r8, [r0, #12]
  407078:	3614      	adds	r6, #20
  40707a:	f104 0214 	add.w	r2, r4, #20
  40707e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  407082:	f100 0514 	add.w	r5, r0, #20
  407086:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40708a:	2300      	movs	r3, #0
  40708c:	f856 8b04 	ldr.w	r8, [r6], #4
  407090:	f852 4b04 	ldr.w	r4, [r2], #4
  407094:	fa13 f388 	uxtah	r3, r3, r8
  407098:	b2a1      	uxth	r1, r4
  40709a:	0c24      	lsrs	r4, r4, #16
  40709c:	1a59      	subs	r1, r3, r1
  40709e:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4070a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4070a6:	b289      	uxth	r1, r1
  4070a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4070ac:	4594      	cmp	ip, r2
  4070ae:	f845 1b04 	str.w	r1, [r5], #4
  4070b2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4070b6:	4634      	mov	r4, r6
  4070b8:	d8e8      	bhi.n	40708c <__mdiff+0x40>
  4070ba:	45b6      	cmp	lr, r6
  4070bc:	46ac      	mov	ip, r5
  4070be:	d915      	bls.n	4070ec <__mdiff+0xa0>
  4070c0:	f854 2b04 	ldr.w	r2, [r4], #4
  4070c4:	fa13 f182 	uxtah	r1, r3, r2
  4070c8:	0c13      	lsrs	r3, r2, #16
  4070ca:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4070ce:	b289      	uxth	r1, r1
  4070d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4070d4:	45a6      	cmp	lr, r4
  4070d6:	f845 1b04 	str.w	r1, [r5], #4
  4070da:	ea4f 4323 	mov.w	r3, r3, asr #16
  4070de:	d8ef      	bhi.n	4070c0 <__mdiff+0x74>
  4070e0:	43f6      	mvns	r6, r6
  4070e2:	4476      	add	r6, lr
  4070e4:	f026 0503 	bic.w	r5, r6, #3
  4070e8:	3504      	adds	r5, #4
  4070ea:	4465      	add	r5, ip
  4070ec:	3d04      	subs	r5, #4
  4070ee:	b921      	cbnz	r1, 4070fa <__mdiff+0xae>
  4070f0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4070f4:	3f01      	subs	r7, #1
  4070f6:	2b00      	cmp	r3, #0
  4070f8:	d0fa      	beq.n	4070f0 <__mdiff+0xa4>
  4070fa:	6107      	str	r7, [r0, #16]
  4070fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407100:	4633      	mov	r3, r6
  407102:	f04f 0801 	mov.w	r8, #1
  407106:	4626      	mov	r6, r4
  407108:	461c      	mov	r4, r3
  40710a:	e7ad      	b.n	407068 <__mdiff+0x1c>
  40710c:	4628      	mov	r0, r5
  40710e:	4639      	mov	r1, r7
  407110:	f7ff fd6e 	bl	406bf0 <_Balloc>
  407114:	2301      	movs	r3, #1
  407116:	6147      	str	r7, [r0, #20]
  407118:	6103      	str	r3, [r0, #16]
  40711a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40711e:	bf00      	nop

00407120 <__d2b>:
  407120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407124:	b082      	sub	sp, #8
  407126:	2101      	movs	r1, #1
  407128:	461c      	mov	r4, r3
  40712a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40712e:	4615      	mov	r5, r2
  407130:	9e08      	ldr	r6, [sp, #32]
  407132:	f7ff fd5d 	bl	406bf0 <_Balloc>
  407136:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40713a:	4680      	mov	r8, r0
  40713c:	b10f      	cbz	r7, 407142 <__d2b+0x22>
  40713e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407142:	9401      	str	r4, [sp, #4]
  407144:	b31d      	cbz	r5, 40718e <__d2b+0x6e>
  407146:	a802      	add	r0, sp, #8
  407148:	f840 5d08 	str.w	r5, [r0, #-8]!
  40714c:	f7ff fde2 	bl	406d14 <__lo0bits>
  407150:	2800      	cmp	r0, #0
  407152:	d134      	bne.n	4071be <__d2b+0x9e>
  407154:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407158:	f8c8 2014 	str.w	r2, [r8, #20]
  40715c:	2b00      	cmp	r3, #0
  40715e:	bf14      	ite	ne
  407160:	2402      	movne	r4, #2
  407162:	2401      	moveq	r4, #1
  407164:	f8c8 3018 	str.w	r3, [r8, #24]
  407168:	f8c8 4010 	str.w	r4, [r8, #16]
  40716c:	b9df      	cbnz	r7, 4071a6 <__d2b+0x86>
  40716e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  407172:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407176:	6030      	str	r0, [r6, #0]
  407178:	6918      	ldr	r0, [r3, #16]
  40717a:	f7ff fdab 	bl	406cd4 <__hi0bits>
  40717e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407180:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  407184:	6018      	str	r0, [r3, #0]
  407186:	4640      	mov	r0, r8
  407188:	b002      	add	sp, #8
  40718a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40718e:	a801      	add	r0, sp, #4
  407190:	f7ff fdc0 	bl	406d14 <__lo0bits>
  407194:	2401      	movs	r4, #1
  407196:	9b01      	ldr	r3, [sp, #4]
  407198:	f8c8 3014 	str.w	r3, [r8, #20]
  40719c:	3020      	adds	r0, #32
  40719e:	f8c8 4010 	str.w	r4, [r8, #16]
  4071a2:	2f00      	cmp	r7, #0
  4071a4:	d0e3      	beq.n	40716e <__d2b+0x4e>
  4071a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071a8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4071ac:	4407      	add	r7, r0
  4071ae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4071b2:	6037      	str	r7, [r6, #0]
  4071b4:	6018      	str	r0, [r3, #0]
  4071b6:	4640      	mov	r0, r8
  4071b8:	b002      	add	sp, #8
  4071ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071be:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4071c2:	f1c0 0120 	rsb	r1, r0, #32
  4071c6:	fa03 f101 	lsl.w	r1, r3, r1
  4071ca:	430a      	orrs	r2, r1
  4071cc:	40c3      	lsrs	r3, r0
  4071ce:	9301      	str	r3, [sp, #4]
  4071d0:	f8c8 2014 	str.w	r2, [r8, #20]
  4071d4:	e7c2      	b.n	40715c <__d2b+0x3c>
  4071d6:	bf00      	nop

004071d8 <_realloc_r>:
  4071d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071dc:	4617      	mov	r7, r2
  4071de:	b083      	sub	sp, #12
  4071e0:	460e      	mov	r6, r1
  4071e2:	2900      	cmp	r1, #0
  4071e4:	f000 80e7 	beq.w	4073b6 <_realloc_r+0x1de>
  4071e8:	4681      	mov	r9, r0
  4071ea:	f107 050b 	add.w	r5, r7, #11
  4071ee:	f7ff fcfb 	bl	406be8 <__malloc_lock>
  4071f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4071f6:	2d16      	cmp	r5, #22
  4071f8:	f023 0403 	bic.w	r4, r3, #3
  4071fc:	f1a6 0808 	sub.w	r8, r6, #8
  407200:	d84c      	bhi.n	40729c <_realloc_r+0xc4>
  407202:	2210      	movs	r2, #16
  407204:	4615      	mov	r5, r2
  407206:	42af      	cmp	r7, r5
  407208:	d84d      	bhi.n	4072a6 <_realloc_r+0xce>
  40720a:	4294      	cmp	r4, r2
  40720c:	f280 8084 	bge.w	407318 <_realloc_r+0x140>
  407210:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4075c0 <_realloc_r+0x3e8>
  407214:	f8db 0008 	ldr.w	r0, [fp, #8]
  407218:	eb08 0104 	add.w	r1, r8, r4
  40721c:	4288      	cmp	r0, r1
  40721e:	f000 80d6 	beq.w	4073ce <_realloc_r+0x1f6>
  407222:	6848      	ldr	r0, [r1, #4]
  407224:	f020 0e01 	bic.w	lr, r0, #1
  407228:	448e      	add	lr, r1
  40722a:	f8de e004 	ldr.w	lr, [lr, #4]
  40722e:	f01e 0f01 	tst.w	lr, #1
  407232:	d13f      	bne.n	4072b4 <_realloc_r+0xdc>
  407234:	f020 0003 	bic.w	r0, r0, #3
  407238:	4420      	add	r0, r4
  40723a:	4290      	cmp	r0, r2
  40723c:	f280 80c1 	bge.w	4073c2 <_realloc_r+0x1ea>
  407240:	07db      	lsls	r3, r3, #31
  407242:	f100 808f 	bmi.w	407364 <_realloc_r+0x18c>
  407246:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40724a:	ebc3 0a08 	rsb	sl, r3, r8
  40724e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407252:	f023 0303 	bic.w	r3, r3, #3
  407256:	eb00 0e03 	add.w	lr, r0, r3
  40725a:	4596      	cmp	lr, r2
  40725c:	db34      	blt.n	4072c8 <_realloc_r+0xf0>
  40725e:	68cb      	ldr	r3, [r1, #12]
  407260:	688a      	ldr	r2, [r1, #8]
  407262:	4657      	mov	r7, sl
  407264:	60d3      	str	r3, [r2, #12]
  407266:	609a      	str	r2, [r3, #8]
  407268:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40726c:	f8da 300c 	ldr.w	r3, [sl, #12]
  407270:	60cb      	str	r3, [r1, #12]
  407272:	1f22      	subs	r2, r4, #4
  407274:	2a24      	cmp	r2, #36	; 0x24
  407276:	6099      	str	r1, [r3, #8]
  407278:	f200 8136 	bhi.w	4074e8 <_realloc_r+0x310>
  40727c:	2a13      	cmp	r2, #19
  40727e:	f240 80fd 	bls.w	40747c <_realloc_r+0x2a4>
  407282:	6833      	ldr	r3, [r6, #0]
  407284:	f8ca 3008 	str.w	r3, [sl, #8]
  407288:	6873      	ldr	r3, [r6, #4]
  40728a:	f8ca 300c 	str.w	r3, [sl, #12]
  40728e:	2a1b      	cmp	r2, #27
  407290:	f200 8140 	bhi.w	407514 <_realloc_r+0x33c>
  407294:	3608      	adds	r6, #8
  407296:	f10a 0310 	add.w	r3, sl, #16
  40729a:	e0f0      	b.n	40747e <_realloc_r+0x2a6>
  40729c:	f025 0507 	bic.w	r5, r5, #7
  4072a0:	2d00      	cmp	r5, #0
  4072a2:	462a      	mov	r2, r5
  4072a4:	daaf      	bge.n	407206 <_realloc_r+0x2e>
  4072a6:	230c      	movs	r3, #12
  4072a8:	2000      	movs	r0, #0
  4072aa:	f8c9 3000 	str.w	r3, [r9]
  4072ae:	b003      	add	sp, #12
  4072b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072b4:	07d9      	lsls	r1, r3, #31
  4072b6:	d455      	bmi.n	407364 <_realloc_r+0x18c>
  4072b8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4072bc:	ebc3 0a08 	rsb	sl, r3, r8
  4072c0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4072c4:	f023 0303 	bic.w	r3, r3, #3
  4072c8:	4423      	add	r3, r4
  4072ca:	4293      	cmp	r3, r2
  4072cc:	db4a      	blt.n	407364 <_realloc_r+0x18c>
  4072ce:	4657      	mov	r7, sl
  4072d0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4072d4:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4072d8:	1f22      	subs	r2, r4, #4
  4072da:	2a24      	cmp	r2, #36	; 0x24
  4072dc:	60c1      	str	r1, [r0, #12]
  4072de:	6088      	str	r0, [r1, #8]
  4072e0:	f200 810e 	bhi.w	407500 <_realloc_r+0x328>
  4072e4:	2a13      	cmp	r2, #19
  4072e6:	f240 8109 	bls.w	4074fc <_realloc_r+0x324>
  4072ea:	6831      	ldr	r1, [r6, #0]
  4072ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4072f0:	6871      	ldr	r1, [r6, #4]
  4072f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4072f6:	2a1b      	cmp	r2, #27
  4072f8:	f200 8121 	bhi.w	40753e <_realloc_r+0x366>
  4072fc:	3608      	adds	r6, #8
  4072fe:	f10a 0210 	add.w	r2, sl, #16
  407302:	6831      	ldr	r1, [r6, #0]
  407304:	6011      	str	r1, [r2, #0]
  407306:	6871      	ldr	r1, [r6, #4]
  407308:	6051      	str	r1, [r2, #4]
  40730a:	68b1      	ldr	r1, [r6, #8]
  40730c:	6091      	str	r1, [r2, #8]
  40730e:	461c      	mov	r4, r3
  407310:	f8da 3004 	ldr.w	r3, [sl, #4]
  407314:	463e      	mov	r6, r7
  407316:	46d0      	mov	r8, sl
  407318:	1b62      	subs	r2, r4, r5
  40731a:	2a0f      	cmp	r2, #15
  40731c:	f003 0301 	and.w	r3, r3, #1
  407320:	d80e      	bhi.n	407340 <_realloc_r+0x168>
  407322:	4323      	orrs	r3, r4
  407324:	4444      	add	r4, r8
  407326:	f8c8 3004 	str.w	r3, [r8, #4]
  40732a:	6863      	ldr	r3, [r4, #4]
  40732c:	f043 0301 	orr.w	r3, r3, #1
  407330:	6063      	str	r3, [r4, #4]
  407332:	4648      	mov	r0, r9
  407334:	f7ff fc5a 	bl	406bec <__malloc_unlock>
  407338:	4630      	mov	r0, r6
  40733a:	b003      	add	sp, #12
  40733c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407340:	eb08 0105 	add.w	r1, r8, r5
  407344:	431d      	orrs	r5, r3
  407346:	f042 0301 	orr.w	r3, r2, #1
  40734a:	440a      	add	r2, r1
  40734c:	f8c8 5004 	str.w	r5, [r8, #4]
  407350:	604b      	str	r3, [r1, #4]
  407352:	6853      	ldr	r3, [r2, #4]
  407354:	f043 0301 	orr.w	r3, r3, #1
  407358:	3108      	adds	r1, #8
  40735a:	6053      	str	r3, [r2, #4]
  40735c:	4648      	mov	r0, r9
  40735e:	f7fe ff8d 	bl	40627c <_free_r>
  407362:	e7e6      	b.n	407332 <_realloc_r+0x15a>
  407364:	4639      	mov	r1, r7
  407366:	4648      	mov	r0, r9
  407368:	f7ff f864 	bl	406434 <_malloc_r>
  40736c:	4607      	mov	r7, r0
  40736e:	b1d8      	cbz	r0, 4073a8 <_realloc_r+0x1d0>
  407370:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407374:	f023 0201 	bic.w	r2, r3, #1
  407378:	4442      	add	r2, r8
  40737a:	f1a0 0108 	sub.w	r1, r0, #8
  40737e:	4291      	cmp	r1, r2
  407380:	f000 80ac 	beq.w	4074dc <_realloc_r+0x304>
  407384:	1f22      	subs	r2, r4, #4
  407386:	2a24      	cmp	r2, #36	; 0x24
  407388:	f200 8099 	bhi.w	4074be <_realloc_r+0x2e6>
  40738c:	2a13      	cmp	r2, #19
  40738e:	d86a      	bhi.n	407466 <_realloc_r+0x28e>
  407390:	4603      	mov	r3, r0
  407392:	4632      	mov	r2, r6
  407394:	6811      	ldr	r1, [r2, #0]
  407396:	6019      	str	r1, [r3, #0]
  407398:	6851      	ldr	r1, [r2, #4]
  40739a:	6059      	str	r1, [r3, #4]
  40739c:	6892      	ldr	r2, [r2, #8]
  40739e:	609a      	str	r2, [r3, #8]
  4073a0:	4631      	mov	r1, r6
  4073a2:	4648      	mov	r0, r9
  4073a4:	f7fe ff6a 	bl	40627c <_free_r>
  4073a8:	4648      	mov	r0, r9
  4073aa:	f7ff fc1f 	bl	406bec <__malloc_unlock>
  4073ae:	4638      	mov	r0, r7
  4073b0:	b003      	add	sp, #12
  4073b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073b6:	4611      	mov	r1, r2
  4073b8:	b003      	add	sp, #12
  4073ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073be:	f7ff b839 	b.w	406434 <_malloc_r>
  4073c2:	68ca      	ldr	r2, [r1, #12]
  4073c4:	6889      	ldr	r1, [r1, #8]
  4073c6:	4604      	mov	r4, r0
  4073c8:	60ca      	str	r2, [r1, #12]
  4073ca:	6091      	str	r1, [r2, #8]
  4073cc:	e7a4      	b.n	407318 <_realloc_r+0x140>
  4073ce:	6841      	ldr	r1, [r0, #4]
  4073d0:	f021 0103 	bic.w	r1, r1, #3
  4073d4:	4421      	add	r1, r4
  4073d6:	f105 0010 	add.w	r0, r5, #16
  4073da:	4281      	cmp	r1, r0
  4073dc:	da5b      	bge.n	407496 <_realloc_r+0x2be>
  4073de:	07db      	lsls	r3, r3, #31
  4073e0:	d4c0      	bmi.n	407364 <_realloc_r+0x18c>
  4073e2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4073e6:	ebc3 0a08 	rsb	sl, r3, r8
  4073ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4073ee:	f023 0303 	bic.w	r3, r3, #3
  4073f2:	eb01 0c03 	add.w	ip, r1, r3
  4073f6:	4560      	cmp	r0, ip
  4073f8:	f73f af66 	bgt.w	4072c8 <_realloc_r+0xf0>
  4073fc:	4657      	mov	r7, sl
  4073fe:	f8da 300c 	ldr.w	r3, [sl, #12]
  407402:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407406:	1f22      	subs	r2, r4, #4
  407408:	2a24      	cmp	r2, #36	; 0x24
  40740a:	60cb      	str	r3, [r1, #12]
  40740c:	6099      	str	r1, [r3, #8]
  40740e:	f200 80b8 	bhi.w	407582 <_realloc_r+0x3aa>
  407412:	2a13      	cmp	r2, #19
  407414:	f240 80a9 	bls.w	40756a <_realloc_r+0x392>
  407418:	6833      	ldr	r3, [r6, #0]
  40741a:	f8ca 3008 	str.w	r3, [sl, #8]
  40741e:	6873      	ldr	r3, [r6, #4]
  407420:	f8ca 300c 	str.w	r3, [sl, #12]
  407424:	2a1b      	cmp	r2, #27
  407426:	f200 80b5 	bhi.w	407594 <_realloc_r+0x3bc>
  40742a:	3608      	adds	r6, #8
  40742c:	f10a 0310 	add.w	r3, sl, #16
  407430:	6832      	ldr	r2, [r6, #0]
  407432:	601a      	str	r2, [r3, #0]
  407434:	6872      	ldr	r2, [r6, #4]
  407436:	605a      	str	r2, [r3, #4]
  407438:	68b2      	ldr	r2, [r6, #8]
  40743a:	609a      	str	r2, [r3, #8]
  40743c:	eb0a 0205 	add.w	r2, sl, r5
  407440:	ebc5 030c 	rsb	r3, r5, ip
  407444:	f043 0301 	orr.w	r3, r3, #1
  407448:	f8cb 2008 	str.w	r2, [fp, #8]
  40744c:	6053      	str	r3, [r2, #4]
  40744e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407452:	f003 0301 	and.w	r3, r3, #1
  407456:	431d      	orrs	r5, r3
  407458:	4648      	mov	r0, r9
  40745a:	f8ca 5004 	str.w	r5, [sl, #4]
  40745e:	f7ff fbc5 	bl	406bec <__malloc_unlock>
  407462:	4638      	mov	r0, r7
  407464:	e769      	b.n	40733a <_realloc_r+0x162>
  407466:	6833      	ldr	r3, [r6, #0]
  407468:	6003      	str	r3, [r0, #0]
  40746a:	6873      	ldr	r3, [r6, #4]
  40746c:	6043      	str	r3, [r0, #4]
  40746e:	2a1b      	cmp	r2, #27
  407470:	d829      	bhi.n	4074c6 <_realloc_r+0x2ee>
  407472:	f100 0308 	add.w	r3, r0, #8
  407476:	f106 0208 	add.w	r2, r6, #8
  40747a:	e78b      	b.n	407394 <_realloc_r+0x1bc>
  40747c:	463b      	mov	r3, r7
  40747e:	6832      	ldr	r2, [r6, #0]
  407480:	601a      	str	r2, [r3, #0]
  407482:	6872      	ldr	r2, [r6, #4]
  407484:	605a      	str	r2, [r3, #4]
  407486:	68b2      	ldr	r2, [r6, #8]
  407488:	609a      	str	r2, [r3, #8]
  40748a:	463e      	mov	r6, r7
  40748c:	4674      	mov	r4, lr
  40748e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407492:	46d0      	mov	r8, sl
  407494:	e740      	b.n	407318 <_realloc_r+0x140>
  407496:	eb08 0205 	add.w	r2, r8, r5
  40749a:	1b4b      	subs	r3, r1, r5
  40749c:	f043 0301 	orr.w	r3, r3, #1
  4074a0:	f8cb 2008 	str.w	r2, [fp, #8]
  4074a4:	6053      	str	r3, [r2, #4]
  4074a6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4074aa:	f003 0301 	and.w	r3, r3, #1
  4074ae:	431d      	orrs	r5, r3
  4074b0:	4648      	mov	r0, r9
  4074b2:	f846 5c04 	str.w	r5, [r6, #-4]
  4074b6:	f7ff fb99 	bl	406bec <__malloc_unlock>
  4074ba:	4630      	mov	r0, r6
  4074bc:	e73d      	b.n	40733a <_realloc_r+0x162>
  4074be:	4631      	mov	r1, r6
  4074c0:	f7ff fb2e 	bl	406b20 <memmove>
  4074c4:	e76c      	b.n	4073a0 <_realloc_r+0x1c8>
  4074c6:	68b3      	ldr	r3, [r6, #8]
  4074c8:	6083      	str	r3, [r0, #8]
  4074ca:	68f3      	ldr	r3, [r6, #12]
  4074cc:	60c3      	str	r3, [r0, #12]
  4074ce:	2a24      	cmp	r2, #36	; 0x24
  4074d0:	d02c      	beq.n	40752c <_realloc_r+0x354>
  4074d2:	f100 0310 	add.w	r3, r0, #16
  4074d6:	f106 0210 	add.w	r2, r6, #16
  4074da:	e75b      	b.n	407394 <_realloc_r+0x1bc>
  4074dc:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4074e0:	f022 0203 	bic.w	r2, r2, #3
  4074e4:	4414      	add	r4, r2
  4074e6:	e717      	b.n	407318 <_realloc_r+0x140>
  4074e8:	4631      	mov	r1, r6
  4074ea:	4638      	mov	r0, r7
  4074ec:	4674      	mov	r4, lr
  4074ee:	463e      	mov	r6, r7
  4074f0:	f7ff fb16 	bl	406b20 <memmove>
  4074f4:	46d0      	mov	r8, sl
  4074f6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4074fa:	e70d      	b.n	407318 <_realloc_r+0x140>
  4074fc:	463a      	mov	r2, r7
  4074fe:	e700      	b.n	407302 <_realloc_r+0x12a>
  407500:	4631      	mov	r1, r6
  407502:	4638      	mov	r0, r7
  407504:	461c      	mov	r4, r3
  407506:	463e      	mov	r6, r7
  407508:	f7ff fb0a 	bl	406b20 <memmove>
  40750c:	46d0      	mov	r8, sl
  40750e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407512:	e701      	b.n	407318 <_realloc_r+0x140>
  407514:	68b3      	ldr	r3, [r6, #8]
  407516:	f8ca 3010 	str.w	r3, [sl, #16]
  40751a:	68f3      	ldr	r3, [r6, #12]
  40751c:	f8ca 3014 	str.w	r3, [sl, #20]
  407520:	2a24      	cmp	r2, #36	; 0x24
  407522:	d018      	beq.n	407556 <_realloc_r+0x37e>
  407524:	3610      	adds	r6, #16
  407526:	f10a 0318 	add.w	r3, sl, #24
  40752a:	e7a8      	b.n	40747e <_realloc_r+0x2a6>
  40752c:	6933      	ldr	r3, [r6, #16]
  40752e:	6103      	str	r3, [r0, #16]
  407530:	6973      	ldr	r3, [r6, #20]
  407532:	6143      	str	r3, [r0, #20]
  407534:	f106 0218 	add.w	r2, r6, #24
  407538:	f100 0318 	add.w	r3, r0, #24
  40753c:	e72a      	b.n	407394 <_realloc_r+0x1bc>
  40753e:	68b1      	ldr	r1, [r6, #8]
  407540:	f8ca 1010 	str.w	r1, [sl, #16]
  407544:	68f1      	ldr	r1, [r6, #12]
  407546:	f8ca 1014 	str.w	r1, [sl, #20]
  40754a:	2a24      	cmp	r2, #36	; 0x24
  40754c:	d00f      	beq.n	40756e <_realloc_r+0x396>
  40754e:	3610      	adds	r6, #16
  407550:	f10a 0218 	add.w	r2, sl, #24
  407554:	e6d5      	b.n	407302 <_realloc_r+0x12a>
  407556:	6933      	ldr	r3, [r6, #16]
  407558:	f8ca 3018 	str.w	r3, [sl, #24]
  40755c:	6973      	ldr	r3, [r6, #20]
  40755e:	f8ca 301c 	str.w	r3, [sl, #28]
  407562:	3618      	adds	r6, #24
  407564:	f10a 0320 	add.w	r3, sl, #32
  407568:	e789      	b.n	40747e <_realloc_r+0x2a6>
  40756a:	463b      	mov	r3, r7
  40756c:	e760      	b.n	407430 <_realloc_r+0x258>
  40756e:	6932      	ldr	r2, [r6, #16]
  407570:	f8ca 2018 	str.w	r2, [sl, #24]
  407574:	6972      	ldr	r2, [r6, #20]
  407576:	f8ca 201c 	str.w	r2, [sl, #28]
  40757a:	3618      	adds	r6, #24
  40757c:	f10a 0220 	add.w	r2, sl, #32
  407580:	e6bf      	b.n	407302 <_realloc_r+0x12a>
  407582:	4631      	mov	r1, r6
  407584:	4638      	mov	r0, r7
  407586:	f8cd c004 	str.w	ip, [sp, #4]
  40758a:	f7ff fac9 	bl	406b20 <memmove>
  40758e:	f8dd c004 	ldr.w	ip, [sp, #4]
  407592:	e753      	b.n	40743c <_realloc_r+0x264>
  407594:	68b3      	ldr	r3, [r6, #8]
  407596:	f8ca 3010 	str.w	r3, [sl, #16]
  40759a:	68f3      	ldr	r3, [r6, #12]
  40759c:	f8ca 3014 	str.w	r3, [sl, #20]
  4075a0:	2a24      	cmp	r2, #36	; 0x24
  4075a2:	d003      	beq.n	4075ac <_realloc_r+0x3d4>
  4075a4:	3610      	adds	r6, #16
  4075a6:	f10a 0318 	add.w	r3, sl, #24
  4075aa:	e741      	b.n	407430 <_realloc_r+0x258>
  4075ac:	6933      	ldr	r3, [r6, #16]
  4075ae:	f8ca 3018 	str.w	r3, [sl, #24]
  4075b2:	6973      	ldr	r3, [r6, #20]
  4075b4:	f8ca 301c 	str.w	r3, [sl, #28]
  4075b8:	3618      	adds	r6, #24
  4075ba:	f10a 0320 	add.w	r3, sl, #32
  4075be:	e737      	b.n	407430 <_realloc_r+0x258>
  4075c0:	20000474 	.word	0x20000474

004075c4 <__fpclassifyd>:
  4075c4:	b410      	push	{r4}
  4075c6:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  4075ca:	d008      	beq.n	4075de <__fpclassifyd+0x1a>
  4075cc:	4b11      	ldr	r3, [pc, #68]	; (407614 <__fpclassifyd+0x50>)
  4075ce:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4075d2:	429a      	cmp	r2, r3
  4075d4:	d808      	bhi.n	4075e8 <__fpclassifyd+0x24>
  4075d6:	2004      	movs	r0, #4
  4075d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4075dc:	4770      	bx	lr
  4075de:	b918      	cbnz	r0, 4075e8 <__fpclassifyd+0x24>
  4075e0:	2002      	movs	r0, #2
  4075e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4075e6:	4770      	bx	lr
  4075e8:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4075ec:	4b09      	ldr	r3, [pc, #36]	; (407614 <__fpclassifyd+0x50>)
  4075ee:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4075f2:	4299      	cmp	r1, r3
  4075f4:	d9ef      	bls.n	4075d6 <__fpclassifyd+0x12>
  4075f6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  4075fa:	d201      	bcs.n	407600 <__fpclassifyd+0x3c>
  4075fc:	2003      	movs	r0, #3
  4075fe:	e7eb      	b.n	4075d8 <__fpclassifyd+0x14>
  407600:	4b05      	ldr	r3, [pc, #20]	; (407618 <__fpclassifyd+0x54>)
  407602:	429c      	cmp	r4, r3
  407604:	d001      	beq.n	40760a <__fpclassifyd+0x46>
  407606:	2000      	movs	r0, #0
  407608:	e7e6      	b.n	4075d8 <__fpclassifyd+0x14>
  40760a:	fab0 f080 	clz	r0, r0
  40760e:	0940      	lsrs	r0, r0, #5
  407610:	e7e2      	b.n	4075d8 <__fpclassifyd+0x14>
  407612:	bf00      	nop
  407614:	7fdfffff 	.word	0x7fdfffff
  407618:	7ff00000 	.word	0x7ff00000

0040761c <_sbrk_r>:
  40761c:	b538      	push	{r3, r4, r5, lr}
  40761e:	4c07      	ldr	r4, [pc, #28]	; (40763c <_sbrk_r+0x20>)
  407620:	2300      	movs	r3, #0
  407622:	4605      	mov	r5, r0
  407624:	4608      	mov	r0, r1
  407626:	6023      	str	r3, [r4, #0]
  407628:	f7fa ffb2 	bl	402590 <_sbrk>
  40762c:	1c43      	adds	r3, r0, #1
  40762e:	d000      	beq.n	407632 <_sbrk_r+0x16>
  407630:	bd38      	pop	{r3, r4, r5, pc}
  407632:	6823      	ldr	r3, [r4, #0]
  407634:	2b00      	cmp	r3, #0
  407636:	d0fb      	beq.n	407630 <_sbrk_r+0x14>
  407638:	602b      	str	r3, [r5, #0]
  40763a:	bd38      	pop	{r3, r4, r5, pc}
  40763c:	20000db0 	.word	0x20000db0

00407640 <__ssprint_r>:
  407640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407644:	6893      	ldr	r3, [r2, #8]
  407646:	f8d2 8000 	ldr.w	r8, [r2]
  40764a:	b083      	sub	sp, #12
  40764c:	4691      	mov	r9, r2
  40764e:	2b00      	cmp	r3, #0
  407650:	d072      	beq.n	407738 <__ssprint_r+0xf8>
  407652:	4607      	mov	r7, r0
  407654:	f04f 0b00 	mov.w	fp, #0
  407658:	6808      	ldr	r0, [r1, #0]
  40765a:	688b      	ldr	r3, [r1, #8]
  40765c:	460d      	mov	r5, r1
  40765e:	465c      	mov	r4, fp
  407660:	2c00      	cmp	r4, #0
  407662:	d045      	beq.n	4076f0 <__ssprint_r+0xb0>
  407664:	429c      	cmp	r4, r3
  407666:	461e      	mov	r6, r3
  407668:	469a      	mov	sl, r3
  40766a:	d348      	bcc.n	4076fe <__ssprint_r+0xbe>
  40766c:	89ab      	ldrh	r3, [r5, #12]
  40766e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407672:	d02d      	beq.n	4076d0 <__ssprint_r+0x90>
  407674:	696e      	ldr	r6, [r5, #20]
  407676:	6929      	ldr	r1, [r5, #16]
  407678:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40767c:	ebc1 0a00 	rsb	sl, r1, r0
  407680:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  407684:	1c60      	adds	r0, r4, #1
  407686:	1076      	asrs	r6, r6, #1
  407688:	4450      	add	r0, sl
  40768a:	4286      	cmp	r6, r0
  40768c:	4632      	mov	r2, r6
  40768e:	bf3c      	itt	cc
  407690:	4606      	movcc	r6, r0
  407692:	4632      	movcc	r2, r6
  407694:	055b      	lsls	r3, r3, #21
  407696:	d535      	bpl.n	407704 <__ssprint_r+0xc4>
  407698:	4611      	mov	r1, r2
  40769a:	4638      	mov	r0, r7
  40769c:	f7fe feca 	bl	406434 <_malloc_r>
  4076a0:	2800      	cmp	r0, #0
  4076a2:	d039      	beq.n	407718 <__ssprint_r+0xd8>
  4076a4:	4652      	mov	r2, sl
  4076a6:	6929      	ldr	r1, [r5, #16]
  4076a8:	9001      	str	r0, [sp, #4]
  4076aa:	f7ff f99f 	bl	4069ec <memcpy>
  4076ae:	89aa      	ldrh	r2, [r5, #12]
  4076b0:	9b01      	ldr	r3, [sp, #4]
  4076b2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4076b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4076ba:	81aa      	strh	r2, [r5, #12]
  4076bc:	ebca 0206 	rsb	r2, sl, r6
  4076c0:	eb03 000a 	add.w	r0, r3, sl
  4076c4:	616e      	str	r6, [r5, #20]
  4076c6:	612b      	str	r3, [r5, #16]
  4076c8:	6028      	str	r0, [r5, #0]
  4076ca:	60aa      	str	r2, [r5, #8]
  4076cc:	4626      	mov	r6, r4
  4076ce:	46a2      	mov	sl, r4
  4076d0:	4652      	mov	r2, sl
  4076d2:	4659      	mov	r1, fp
  4076d4:	f7ff fa24 	bl	406b20 <memmove>
  4076d8:	f8d9 2008 	ldr.w	r2, [r9, #8]
  4076dc:	68ab      	ldr	r3, [r5, #8]
  4076de:	6828      	ldr	r0, [r5, #0]
  4076e0:	1b9b      	subs	r3, r3, r6
  4076e2:	4450      	add	r0, sl
  4076e4:	1b14      	subs	r4, r2, r4
  4076e6:	60ab      	str	r3, [r5, #8]
  4076e8:	6028      	str	r0, [r5, #0]
  4076ea:	f8c9 4008 	str.w	r4, [r9, #8]
  4076ee:	b31c      	cbz	r4, 407738 <__ssprint_r+0xf8>
  4076f0:	f8d8 b000 	ldr.w	fp, [r8]
  4076f4:	f8d8 4004 	ldr.w	r4, [r8, #4]
  4076f8:	f108 0808 	add.w	r8, r8, #8
  4076fc:	e7b0      	b.n	407660 <__ssprint_r+0x20>
  4076fe:	4626      	mov	r6, r4
  407700:	46a2      	mov	sl, r4
  407702:	e7e5      	b.n	4076d0 <__ssprint_r+0x90>
  407704:	4638      	mov	r0, r7
  407706:	f7ff fd67 	bl	4071d8 <_realloc_r>
  40770a:	4603      	mov	r3, r0
  40770c:	2800      	cmp	r0, #0
  40770e:	d1d5      	bne.n	4076bc <__ssprint_r+0x7c>
  407710:	4638      	mov	r0, r7
  407712:	6929      	ldr	r1, [r5, #16]
  407714:	f7fe fdb2 	bl	40627c <_free_r>
  407718:	230c      	movs	r3, #12
  40771a:	603b      	str	r3, [r7, #0]
  40771c:	89ab      	ldrh	r3, [r5, #12]
  40771e:	2200      	movs	r2, #0
  407720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407724:	f04f 30ff 	mov.w	r0, #4294967295
  407728:	81ab      	strh	r3, [r5, #12]
  40772a:	f8c9 2008 	str.w	r2, [r9, #8]
  40772e:	f8c9 2004 	str.w	r2, [r9, #4]
  407732:	b003      	add	sp, #12
  407734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407738:	2000      	movs	r0, #0
  40773a:	f8c9 0004 	str.w	r0, [r9, #4]
  40773e:	b003      	add	sp, #12
  407740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407744 <__register_exitproc>:
  407744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407748:	4c25      	ldr	r4, [pc, #148]	; (4077e0 <__register_exitproc+0x9c>)
  40774a:	6825      	ldr	r5, [r4, #0]
  40774c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407750:	4606      	mov	r6, r0
  407752:	4688      	mov	r8, r1
  407754:	4692      	mov	sl, r2
  407756:	4699      	mov	r9, r3
  407758:	b3cc      	cbz	r4, 4077ce <__register_exitproc+0x8a>
  40775a:	6860      	ldr	r0, [r4, #4]
  40775c:	281f      	cmp	r0, #31
  40775e:	dc18      	bgt.n	407792 <__register_exitproc+0x4e>
  407760:	1c43      	adds	r3, r0, #1
  407762:	b17e      	cbz	r6, 407784 <__register_exitproc+0x40>
  407764:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407768:	2101      	movs	r1, #1
  40776a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40776e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  407772:	fa01 f200 	lsl.w	r2, r1, r0
  407776:	4317      	orrs	r7, r2
  407778:	2e02      	cmp	r6, #2
  40777a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40777e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407782:	d01e      	beq.n	4077c2 <__register_exitproc+0x7e>
  407784:	3002      	adds	r0, #2
  407786:	6063      	str	r3, [r4, #4]
  407788:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40778c:	2000      	movs	r0, #0
  40778e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407792:	4b14      	ldr	r3, [pc, #80]	; (4077e4 <__register_exitproc+0xa0>)
  407794:	b303      	cbz	r3, 4077d8 <__register_exitproc+0x94>
  407796:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40779a:	f3af 8000 	nop.w
  40779e:	4604      	mov	r4, r0
  4077a0:	b1d0      	cbz	r0, 4077d8 <__register_exitproc+0x94>
  4077a2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4077a6:	2700      	movs	r7, #0
  4077a8:	e880 0088 	stmia.w	r0, {r3, r7}
  4077ac:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077b0:	4638      	mov	r0, r7
  4077b2:	2301      	movs	r3, #1
  4077b4:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4077b8:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4077bc:	2e00      	cmp	r6, #0
  4077be:	d0e1      	beq.n	407784 <__register_exitproc+0x40>
  4077c0:	e7d0      	b.n	407764 <__register_exitproc+0x20>
  4077c2:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4077c6:	430a      	orrs	r2, r1
  4077c8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4077cc:	e7da      	b.n	407784 <__register_exitproc+0x40>
  4077ce:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4077d2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077d6:	e7c0      	b.n	40775a <__register_exitproc+0x16>
  4077d8:	f04f 30ff 	mov.w	r0, #4294967295
  4077dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077e0:	00408ee4 	.word	0x00408ee4
  4077e4:	00000000 	.word	0x00000000

004077e8 <_calloc_r>:
  4077e8:	b510      	push	{r4, lr}
  4077ea:	fb02 f101 	mul.w	r1, r2, r1
  4077ee:	f7fe fe21 	bl	406434 <_malloc_r>
  4077f2:	4604      	mov	r4, r0
  4077f4:	b168      	cbz	r0, 407812 <_calloc_r+0x2a>
  4077f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4077fa:	f022 0203 	bic.w	r2, r2, #3
  4077fe:	3a04      	subs	r2, #4
  407800:	2a24      	cmp	r2, #36	; 0x24
  407802:	d818      	bhi.n	407836 <_calloc_r+0x4e>
  407804:	2a13      	cmp	r2, #19
  407806:	d806      	bhi.n	407816 <_calloc_r+0x2e>
  407808:	4603      	mov	r3, r0
  40780a:	2200      	movs	r2, #0
  40780c:	601a      	str	r2, [r3, #0]
  40780e:	605a      	str	r2, [r3, #4]
  407810:	609a      	str	r2, [r3, #8]
  407812:	4620      	mov	r0, r4
  407814:	bd10      	pop	{r4, pc}
  407816:	2300      	movs	r3, #0
  407818:	2a1b      	cmp	r2, #27
  40781a:	6003      	str	r3, [r0, #0]
  40781c:	6043      	str	r3, [r0, #4]
  40781e:	d90f      	bls.n	407840 <_calloc_r+0x58>
  407820:	2a24      	cmp	r2, #36	; 0x24
  407822:	6083      	str	r3, [r0, #8]
  407824:	60c3      	str	r3, [r0, #12]
  407826:	bf05      	ittet	eq
  407828:	6103      	streq	r3, [r0, #16]
  40782a:	6143      	streq	r3, [r0, #20]
  40782c:	f100 0310 	addne.w	r3, r0, #16
  407830:	f100 0318 	addeq.w	r3, r0, #24
  407834:	e7e9      	b.n	40780a <_calloc_r+0x22>
  407836:	2100      	movs	r1, #0
  407838:	f7fc f9de 	bl	403bf8 <memset>
  40783c:	4620      	mov	r0, r4
  40783e:	bd10      	pop	{r4, pc}
  407840:	f100 0308 	add.w	r3, r0, #8
  407844:	e7e1      	b.n	40780a <_calloc_r+0x22>
  407846:	bf00      	nop

00407848 <__gedf2>:
  407848:	f04f 3cff 	mov.w	ip, #4294967295
  40784c:	e006      	b.n	40785c <__cmpdf2+0x4>
  40784e:	bf00      	nop

00407850 <__ledf2>:
  407850:	f04f 0c01 	mov.w	ip, #1
  407854:	e002      	b.n	40785c <__cmpdf2+0x4>
  407856:	bf00      	nop

00407858 <__cmpdf2>:
  407858:	f04f 0c01 	mov.w	ip, #1
  40785c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407860:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407864:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407868:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40786c:	bf18      	it	ne
  40786e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407872:	d01b      	beq.n	4078ac <__cmpdf2+0x54>
  407874:	b001      	add	sp, #4
  407876:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40787a:	bf0c      	ite	eq
  40787c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407880:	ea91 0f03 	teqne	r1, r3
  407884:	bf02      	ittt	eq
  407886:	ea90 0f02 	teqeq	r0, r2
  40788a:	2000      	moveq	r0, #0
  40788c:	4770      	bxeq	lr
  40788e:	f110 0f00 	cmn.w	r0, #0
  407892:	ea91 0f03 	teq	r1, r3
  407896:	bf58      	it	pl
  407898:	4299      	cmppl	r1, r3
  40789a:	bf08      	it	eq
  40789c:	4290      	cmpeq	r0, r2
  40789e:	bf2c      	ite	cs
  4078a0:	17d8      	asrcs	r0, r3, #31
  4078a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4078a6:	f040 0001 	orr.w	r0, r0, #1
  4078aa:	4770      	bx	lr
  4078ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4078b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078b4:	d102      	bne.n	4078bc <__cmpdf2+0x64>
  4078b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4078ba:	d107      	bne.n	4078cc <__cmpdf2+0x74>
  4078bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4078c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078c4:	d1d6      	bne.n	407874 <__cmpdf2+0x1c>
  4078c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4078ca:	d0d3      	beq.n	407874 <__cmpdf2+0x1c>
  4078cc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4078d0:	4770      	bx	lr
  4078d2:	bf00      	nop

004078d4 <__aeabi_cdrcmple>:
  4078d4:	4684      	mov	ip, r0
  4078d6:	4610      	mov	r0, r2
  4078d8:	4662      	mov	r2, ip
  4078da:	468c      	mov	ip, r1
  4078dc:	4619      	mov	r1, r3
  4078de:	4663      	mov	r3, ip
  4078e0:	e000      	b.n	4078e4 <__aeabi_cdcmpeq>
  4078e2:	bf00      	nop

004078e4 <__aeabi_cdcmpeq>:
  4078e4:	b501      	push	{r0, lr}
  4078e6:	f7ff ffb7 	bl	407858 <__cmpdf2>
  4078ea:	2800      	cmp	r0, #0
  4078ec:	bf48      	it	mi
  4078ee:	f110 0f00 	cmnmi.w	r0, #0
  4078f2:	bd01      	pop	{r0, pc}

004078f4 <__aeabi_dcmpeq>:
  4078f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4078f8:	f7ff fff4 	bl	4078e4 <__aeabi_cdcmpeq>
  4078fc:	bf0c      	ite	eq
  4078fe:	2001      	moveq	r0, #1
  407900:	2000      	movne	r0, #0
  407902:	f85d fb08 	ldr.w	pc, [sp], #8
  407906:	bf00      	nop

00407908 <__aeabi_dcmplt>:
  407908:	f84d ed08 	str.w	lr, [sp, #-8]!
  40790c:	f7ff ffea 	bl	4078e4 <__aeabi_cdcmpeq>
  407910:	bf34      	ite	cc
  407912:	2001      	movcc	r0, #1
  407914:	2000      	movcs	r0, #0
  407916:	f85d fb08 	ldr.w	pc, [sp], #8
  40791a:	bf00      	nop

0040791c <__aeabi_dcmple>:
  40791c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407920:	f7ff ffe0 	bl	4078e4 <__aeabi_cdcmpeq>
  407924:	bf94      	ite	ls
  407926:	2001      	movls	r0, #1
  407928:	2000      	movhi	r0, #0
  40792a:	f85d fb08 	ldr.w	pc, [sp], #8
  40792e:	bf00      	nop

00407930 <__aeabi_dcmpge>:
  407930:	f84d ed08 	str.w	lr, [sp, #-8]!
  407934:	f7ff ffce 	bl	4078d4 <__aeabi_cdrcmple>
  407938:	bf94      	ite	ls
  40793a:	2001      	movls	r0, #1
  40793c:	2000      	movhi	r0, #0
  40793e:	f85d fb08 	ldr.w	pc, [sp], #8
  407942:	bf00      	nop

00407944 <__aeabi_dcmpgt>:
  407944:	f84d ed08 	str.w	lr, [sp, #-8]!
  407948:	f7ff ffc4 	bl	4078d4 <__aeabi_cdrcmple>
  40794c:	bf34      	ite	cc
  40794e:	2001      	movcc	r0, #1
  407950:	2000      	movcs	r0, #0
  407952:	f85d fb08 	ldr.w	pc, [sp], #8
  407956:	bf00      	nop

00407958 <__aeabi_d2iz>:
  407958:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40795c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407960:	d215      	bcs.n	40798e <__aeabi_d2iz+0x36>
  407962:	d511      	bpl.n	407988 <__aeabi_d2iz+0x30>
  407964:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407968:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40796c:	d912      	bls.n	407994 <__aeabi_d2iz+0x3c>
  40796e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407972:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407976:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40797a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40797e:	fa23 f002 	lsr.w	r0, r3, r2
  407982:	bf18      	it	ne
  407984:	4240      	negne	r0, r0
  407986:	4770      	bx	lr
  407988:	f04f 0000 	mov.w	r0, #0
  40798c:	4770      	bx	lr
  40798e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407992:	d105      	bne.n	4079a0 <__aeabi_d2iz+0x48>
  407994:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407998:	bf08      	it	eq
  40799a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40799e:	4770      	bx	lr
  4079a0:	f04f 0000 	mov.w	r0, #0
  4079a4:	4770      	bx	lr
  4079a6:	bf00      	nop

004079a8 <__aeabi_uldivmod>:
  4079a8:	b953      	cbnz	r3, 4079c0 <__aeabi_uldivmod+0x18>
  4079aa:	b94a      	cbnz	r2, 4079c0 <__aeabi_uldivmod+0x18>
  4079ac:	2900      	cmp	r1, #0
  4079ae:	bf08      	it	eq
  4079b0:	2800      	cmpeq	r0, #0
  4079b2:	bf1c      	itt	ne
  4079b4:	f04f 31ff 	movne.w	r1, #4294967295
  4079b8:	f04f 30ff 	movne.w	r0, #4294967295
  4079bc:	f000 b83c 	b.w	407a38 <__aeabi_idiv0>
  4079c0:	b082      	sub	sp, #8
  4079c2:	46ec      	mov	ip, sp
  4079c4:	e92d 5000 	stmdb	sp!, {ip, lr}
  4079c8:	f000 f81e 	bl	407a08 <__gnu_uldivmod_helper>
  4079cc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4079d0:	b002      	add	sp, #8
  4079d2:	bc0c      	pop	{r2, r3}
  4079d4:	4770      	bx	lr
  4079d6:	bf00      	nop

004079d8 <__gnu_ldivmod_helper>:
  4079d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079dc:	9c06      	ldr	r4, [sp, #24]
  4079de:	4615      	mov	r5, r2
  4079e0:	4606      	mov	r6, r0
  4079e2:	460f      	mov	r7, r1
  4079e4:	4698      	mov	r8, r3
  4079e6:	f000 f829 	bl	407a3c <__divdi3>
  4079ea:	fb05 f301 	mul.w	r3, r5, r1
  4079ee:	fb00 3808 	mla	r8, r0, r8, r3
  4079f2:	fba5 2300 	umull	r2, r3, r5, r0
  4079f6:	1ab2      	subs	r2, r6, r2
  4079f8:	4443      	add	r3, r8
  4079fa:	eb67 0303 	sbc.w	r3, r7, r3
  4079fe:	e9c4 2300 	strd	r2, r3, [r4]
  407a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a06:	bf00      	nop

00407a08 <__gnu_uldivmod_helper>:
  407a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a0c:	9c06      	ldr	r4, [sp, #24]
  407a0e:	4690      	mov	r8, r2
  407a10:	4606      	mov	r6, r0
  407a12:	460f      	mov	r7, r1
  407a14:	461d      	mov	r5, r3
  407a16:	f000 f95f 	bl	407cd8 <__udivdi3>
  407a1a:	fb00 f505 	mul.w	r5, r0, r5
  407a1e:	fba0 2308 	umull	r2, r3, r0, r8
  407a22:	fb08 5501 	mla	r5, r8, r1, r5
  407a26:	1ab2      	subs	r2, r6, r2
  407a28:	442b      	add	r3, r5
  407a2a:	eb67 0303 	sbc.w	r3, r7, r3
  407a2e:	e9c4 2300 	strd	r2, r3, [r4]
  407a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a36:	bf00      	nop

00407a38 <__aeabi_idiv0>:
  407a38:	4770      	bx	lr
  407a3a:	bf00      	nop

00407a3c <__divdi3>:
  407a3c:	2900      	cmp	r1, #0
  407a3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407a42:	f2c0 80a6 	blt.w	407b92 <__divdi3+0x156>
  407a46:	2600      	movs	r6, #0
  407a48:	2b00      	cmp	r3, #0
  407a4a:	f2c0 809c 	blt.w	407b86 <__divdi3+0x14a>
  407a4e:	4688      	mov	r8, r1
  407a50:	4694      	mov	ip, r2
  407a52:	469e      	mov	lr, r3
  407a54:	4615      	mov	r5, r2
  407a56:	4604      	mov	r4, r0
  407a58:	460f      	mov	r7, r1
  407a5a:	2b00      	cmp	r3, #0
  407a5c:	d13d      	bne.n	407ada <__divdi3+0x9e>
  407a5e:	428a      	cmp	r2, r1
  407a60:	d959      	bls.n	407b16 <__divdi3+0xda>
  407a62:	fab2 f382 	clz	r3, r2
  407a66:	b13b      	cbz	r3, 407a78 <__divdi3+0x3c>
  407a68:	f1c3 0220 	rsb	r2, r3, #32
  407a6c:	409f      	lsls	r7, r3
  407a6e:	fa20 f202 	lsr.w	r2, r0, r2
  407a72:	409d      	lsls	r5, r3
  407a74:	4317      	orrs	r7, r2
  407a76:	409c      	lsls	r4, r3
  407a78:	0c29      	lsrs	r1, r5, #16
  407a7a:	0c22      	lsrs	r2, r4, #16
  407a7c:	fbb7 fef1 	udiv	lr, r7, r1
  407a80:	b2a8      	uxth	r0, r5
  407a82:	fb01 771e 	mls	r7, r1, lr, r7
  407a86:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  407a8a:	fb00 f30e 	mul.w	r3, r0, lr
  407a8e:	42bb      	cmp	r3, r7
  407a90:	d90a      	bls.n	407aa8 <__divdi3+0x6c>
  407a92:	197f      	adds	r7, r7, r5
  407a94:	f10e 32ff 	add.w	r2, lr, #4294967295
  407a98:	f080 8105 	bcs.w	407ca6 <__divdi3+0x26a>
  407a9c:	42bb      	cmp	r3, r7
  407a9e:	f240 8102 	bls.w	407ca6 <__divdi3+0x26a>
  407aa2:	f1ae 0e02 	sub.w	lr, lr, #2
  407aa6:	442f      	add	r7, r5
  407aa8:	1aff      	subs	r7, r7, r3
  407aaa:	b2a4      	uxth	r4, r4
  407aac:	fbb7 f3f1 	udiv	r3, r7, r1
  407ab0:	fb01 7713 	mls	r7, r1, r3, r7
  407ab4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407ab8:	fb00 f003 	mul.w	r0, r0, r3
  407abc:	42b8      	cmp	r0, r7
  407abe:	d908      	bls.n	407ad2 <__divdi3+0x96>
  407ac0:	197f      	adds	r7, r7, r5
  407ac2:	f103 32ff 	add.w	r2, r3, #4294967295
  407ac6:	f080 80f0 	bcs.w	407caa <__divdi3+0x26e>
  407aca:	42b8      	cmp	r0, r7
  407acc:	f240 80ed 	bls.w	407caa <__divdi3+0x26e>
  407ad0:	3b02      	subs	r3, #2
  407ad2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  407ad6:	2200      	movs	r2, #0
  407ad8:	e003      	b.n	407ae2 <__divdi3+0xa6>
  407ada:	428b      	cmp	r3, r1
  407adc:	d90f      	bls.n	407afe <__divdi3+0xc2>
  407ade:	2200      	movs	r2, #0
  407ae0:	4613      	mov	r3, r2
  407ae2:	1c34      	adds	r4, r6, #0
  407ae4:	bf18      	it	ne
  407ae6:	2401      	movne	r4, #1
  407ae8:	4260      	negs	r0, r4
  407aea:	f04f 0500 	mov.w	r5, #0
  407aee:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  407af2:	4058      	eors	r0, r3
  407af4:	4051      	eors	r1, r2
  407af6:	1900      	adds	r0, r0, r4
  407af8:	4169      	adcs	r1, r5
  407afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407afe:	fab3 f283 	clz	r2, r3
  407b02:	2a00      	cmp	r2, #0
  407b04:	f040 8086 	bne.w	407c14 <__divdi3+0x1d8>
  407b08:	428b      	cmp	r3, r1
  407b0a:	d302      	bcc.n	407b12 <__divdi3+0xd6>
  407b0c:	4584      	cmp	ip, r0
  407b0e:	f200 80db 	bhi.w	407cc8 <__divdi3+0x28c>
  407b12:	2301      	movs	r3, #1
  407b14:	e7e5      	b.n	407ae2 <__divdi3+0xa6>
  407b16:	b912      	cbnz	r2, 407b1e <__divdi3+0xe2>
  407b18:	2301      	movs	r3, #1
  407b1a:	fbb3 f5f2 	udiv	r5, r3, r2
  407b1e:	fab5 f085 	clz	r0, r5
  407b22:	2800      	cmp	r0, #0
  407b24:	d13b      	bne.n	407b9e <__divdi3+0x162>
  407b26:	1b78      	subs	r0, r7, r5
  407b28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407b2c:	fa1f fc85 	uxth.w	ip, r5
  407b30:	2201      	movs	r2, #1
  407b32:	fbb0 f8fe 	udiv	r8, r0, lr
  407b36:	0c21      	lsrs	r1, r4, #16
  407b38:	fb0e 0718 	mls	r7, lr, r8, r0
  407b3c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407b40:	fb0c f308 	mul.w	r3, ip, r8
  407b44:	42bb      	cmp	r3, r7
  407b46:	d907      	bls.n	407b58 <__divdi3+0x11c>
  407b48:	197f      	adds	r7, r7, r5
  407b4a:	f108 31ff 	add.w	r1, r8, #4294967295
  407b4e:	d202      	bcs.n	407b56 <__divdi3+0x11a>
  407b50:	42bb      	cmp	r3, r7
  407b52:	f200 80bd 	bhi.w	407cd0 <__divdi3+0x294>
  407b56:	4688      	mov	r8, r1
  407b58:	1aff      	subs	r7, r7, r3
  407b5a:	b2a4      	uxth	r4, r4
  407b5c:	fbb7 f3fe 	udiv	r3, r7, lr
  407b60:	fb0e 7713 	mls	r7, lr, r3, r7
  407b64:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407b68:	fb0c fc03 	mul.w	ip, ip, r3
  407b6c:	45bc      	cmp	ip, r7
  407b6e:	d907      	bls.n	407b80 <__divdi3+0x144>
  407b70:	197f      	adds	r7, r7, r5
  407b72:	f103 31ff 	add.w	r1, r3, #4294967295
  407b76:	d202      	bcs.n	407b7e <__divdi3+0x142>
  407b78:	45bc      	cmp	ip, r7
  407b7a:	f200 80a7 	bhi.w	407ccc <__divdi3+0x290>
  407b7e:	460b      	mov	r3, r1
  407b80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407b84:	e7ad      	b.n	407ae2 <__divdi3+0xa6>
  407b86:	4252      	negs	r2, r2
  407b88:	ea6f 0606 	mvn.w	r6, r6
  407b8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407b90:	e75d      	b.n	407a4e <__divdi3+0x12>
  407b92:	4240      	negs	r0, r0
  407b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407b98:	f04f 36ff 	mov.w	r6, #4294967295
  407b9c:	e754      	b.n	407a48 <__divdi3+0xc>
  407b9e:	f1c0 0220 	rsb	r2, r0, #32
  407ba2:	fa24 f102 	lsr.w	r1, r4, r2
  407ba6:	fa07 f300 	lsl.w	r3, r7, r0
  407baa:	4085      	lsls	r5, r0
  407bac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407bb0:	40d7      	lsrs	r7, r2
  407bb2:	4319      	orrs	r1, r3
  407bb4:	fbb7 f2fe 	udiv	r2, r7, lr
  407bb8:	0c0b      	lsrs	r3, r1, #16
  407bba:	fb0e 7712 	mls	r7, lr, r2, r7
  407bbe:	fa1f fc85 	uxth.w	ip, r5
  407bc2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  407bc6:	fb0c f702 	mul.w	r7, ip, r2
  407bca:	429f      	cmp	r7, r3
  407bcc:	fa04 f400 	lsl.w	r4, r4, r0
  407bd0:	d907      	bls.n	407be2 <__divdi3+0x1a6>
  407bd2:	195b      	adds	r3, r3, r5
  407bd4:	f102 30ff 	add.w	r0, r2, #4294967295
  407bd8:	d274      	bcs.n	407cc4 <__divdi3+0x288>
  407bda:	429f      	cmp	r7, r3
  407bdc:	d972      	bls.n	407cc4 <__divdi3+0x288>
  407bde:	3a02      	subs	r2, #2
  407be0:	442b      	add	r3, r5
  407be2:	1bdf      	subs	r7, r3, r7
  407be4:	b289      	uxth	r1, r1
  407be6:	fbb7 f8fe 	udiv	r8, r7, lr
  407bea:	fb0e 7318 	mls	r3, lr, r8, r7
  407bee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407bf2:	fb0c f708 	mul.w	r7, ip, r8
  407bf6:	429f      	cmp	r7, r3
  407bf8:	d908      	bls.n	407c0c <__divdi3+0x1d0>
  407bfa:	195b      	adds	r3, r3, r5
  407bfc:	f108 31ff 	add.w	r1, r8, #4294967295
  407c00:	d25c      	bcs.n	407cbc <__divdi3+0x280>
  407c02:	429f      	cmp	r7, r3
  407c04:	d95a      	bls.n	407cbc <__divdi3+0x280>
  407c06:	f1a8 0802 	sub.w	r8, r8, #2
  407c0a:	442b      	add	r3, r5
  407c0c:	1bd8      	subs	r0, r3, r7
  407c0e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  407c12:	e78e      	b.n	407b32 <__divdi3+0xf6>
  407c14:	f1c2 0320 	rsb	r3, r2, #32
  407c18:	fa2c f103 	lsr.w	r1, ip, r3
  407c1c:	fa0e fe02 	lsl.w	lr, lr, r2
  407c20:	fa20 f703 	lsr.w	r7, r0, r3
  407c24:	ea41 0e0e 	orr.w	lr, r1, lr
  407c28:	fa08 f002 	lsl.w	r0, r8, r2
  407c2c:	fa28 f103 	lsr.w	r1, r8, r3
  407c30:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407c34:	4338      	orrs	r0, r7
  407c36:	fbb1 f8f5 	udiv	r8, r1, r5
  407c3a:	0c03      	lsrs	r3, r0, #16
  407c3c:	fb05 1118 	mls	r1, r5, r8, r1
  407c40:	fa1f f78e 	uxth.w	r7, lr
  407c44:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407c48:	fb07 f308 	mul.w	r3, r7, r8
  407c4c:	428b      	cmp	r3, r1
  407c4e:	fa0c fc02 	lsl.w	ip, ip, r2
  407c52:	d909      	bls.n	407c68 <__divdi3+0x22c>
  407c54:	eb11 010e 	adds.w	r1, r1, lr
  407c58:	f108 39ff 	add.w	r9, r8, #4294967295
  407c5c:	d230      	bcs.n	407cc0 <__divdi3+0x284>
  407c5e:	428b      	cmp	r3, r1
  407c60:	d92e      	bls.n	407cc0 <__divdi3+0x284>
  407c62:	f1a8 0802 	sub.w	r8, r8, #2
  407c66:	4471      	add	r1, lr
  407c68:	1ac9      	subs	r1, r1, r3
  407c6a:	b280      	uxth	r0, r0
  407c6c:	fbb1 f3f5 	udiv	r3, r1, r5
  407c70:	fb05 1113 	mls	r1, r5, r3, r1
  407c74:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407c78:	fb07 f703 	mul.w	r7, r7, r3
  407c7c:	428f      	cmp	r7, r1
  407c7e:	d908      	bls.n	407c92 <__divdi3+0x256>
  407c80:	eb11 010e 	adds.w	r1, r1, lr
  407c84:	f103 30ff 	add.w	r0, r3, #4294967295
  407c88:	d216      	bcs.n	407cb8 <__divdi3+0x27c>
  407c8a:	428f      	cmp	r7, r1
  407c8c:	d914      	bls.n	407cb8 <__divdi3+0x27c>
  407c8e:	3b02      	subs	r3, #2
  407c90:	4471      	add	r1, lr
  407c92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407c96:	1bc9      	subs	r1, r1, r7
  407c98:	fba3 890c 	umull	r8, r9, r3, ip
  407c9c:	4549      	cmp	r1, r9
  407c9e:	d309      	bcc.n	407cb4 <__divdi3+0x278>
  407ca0:	d005      	beq.n	407cae <__divdi3+0x272>
  407ca2:	2200      	movs	r2, #0
  407ca4:	e71d      	b.n	407ae2 <__divdi3+0xa6>
  407ca6:	4696      	mov	lr, r2
  407ca8:	e6fe      	b.n	407aa8 <__divdi3+0x6c>
  407caa:	4613      	mov	r3, r2
  407cac:	e711      	b.n	407ad2 <__divdi3+0x96>
  407cae:	4094      	lsls	r4, r2
  407cb0:	4544      	cmp	r4, r8
  407cb2:	d2f6      	bcs.n	407ca2 <__divdi3+0x266>
  407cb4:	3b01      	subs	r3, #1
  407cb6:	e7f4      	b.n	407ca2 <__divdi3+0x266>
  407cb8:	4603      	mov	r3, r0
  407cba:	e7ea      	b.n	407c92 <__divdi3+0x256>
  407cbc:	4688      	mov	r8, r1
  407cbe:	e7a5      	b.n	407c0c <__divdi3+0x1d0>
  407cc0:	46c8      	mov	r8, r9
  407cc2:	e7d1      	b.n	407c68 <__divdi3+0x22c>
  407cc4:	4602      	mov	r2, r0
  407cc6:	e78c      	b.n	407be2 <__divdi3+0x1a6>
  407cc8:	4613      	mov	r3, r2
  407cca:	e70a      	b.n	407ae2 <__divdi3+0xa6>
  407ccc:	3b02      	subs	r3, #2
  407cce:	e757      	b.n	407b80 <__divdi3+0x144>
  407cd0:	f1a8 0802 	sub.w	r8, r8, #2
  407cd4:	442f      	add	r7, r5
  407cd6:	e73f      	b.n	407b58 <__divdi3+0x11c>

00407cd8 <__udivdi3>:
  407cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407cdc:	2b00      	cmp	r3, #0
  407cde:	d144      	bne.n	407d6a <__udivdi3+0x92>
  407ce0:	428a      	cmp	r2, r1
  407ce2:	4615      	mov	r5, r2
  407ce4:	4604      	mov	r4, r0
  407ce6:	d94f      	bls.n	407d88 <__udivdi3+0xb0>
  407ce8:	fab2 f782 	clz	r7, r2
  407cec:	460e      	mov	r6, r1
  407cee:	b14f      	cbz	r7, 407d04 <__udivdi3+0x2c>
  407cf0:	f1c7 0320 	rsb	r3, r7, #32
  407cf4:	40b9      	lsls	r1, r7
  407cf6:	fa20 f603 	lsr.w	r6, r0, r3
  407cfa:	fa02 f507 	lsl.w	r5, r2, r7
  407cfe:	430e      	orrs	r6, r1
  407d00:	fa00 f407 	lsl.w	r4, r0, r7
  407d04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407d08:	0c23      	lsrs	r3, r4, #16
  407d0a:	fbb6 f0fe 	udiv	r0, r6, lr
  407d0e:	b2af      	uxth	r7, r5
  407d10:	fb0e 6110 	mls	r1, lr, r0, r6
  407d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407d18:	fb07 f100 	mul.w	r1, r7, r0
  407d1c:	4299      	cmp	r1, r3
  407d1e:	d909      	bls.n	407d34 <__udivdi3+0x5c>
  407d20:	195b      	adds	r3, r3, r5
  407d22:	f100 32ff 	add.w	r2, r0, #4294967295
  407d26:	f080 80ec 	bcs.w	407f02 <__udivdi3+0x22a>
  407d2a:	4299      	cmp	r1, r3
  407d2c:	f240 80e9 	bls.w	407f02 <__udivdi3+0x22a>
  407d30:	3802      	subs	r0, #2
  407d32:	442b      	add	r3, r5
  407d34:	1a5a      	subs	r2, r3, r1
  407d36:	b2a4      	uxth	r4, r4
  407d38:	fbb2 f3fe 	udiv	r3, r2, lr
  407d3c:	fb0e 2213 	mls	r2, lr, r3, r2
  407d40:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407d44:	fb07 f703 	mul.w	r7, r7, r3
  407d48:	4297      	cmp	r7, r2
  407d4a:	d908      	bls.n	407d5e <__udivdi3+0x86>
  407d4c:	1952      	adds	r2, r2, r5
  407d4e:	f103 31ff 	add.w	r1, r3, #4294967295
  407d52:	f080 80d8 	bcs.w	407f06 <__udivdi3+0x22e>
  407d56:	4297      	cmp	r7, r2
  407d58:	f240 80d5 	bls.w	407f06 <__udivdi3+0x22e>
  407d5c:	3b02      	subs	r3, #2
  407d5e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407d62:	2600      	movs	r6, #0
  407d64:	4631      	mov	r1, r6
  407d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d6a:	428b      	cmp	r3, r1
  407d6c:	d847      	bhi.n	407dfe <__udivdi3+0x126>
  407d6e:	fab3 f683 	clz	r6, r3
  407d72:	2e00      	cmp	r6, #0
  407d74:	d148      	bne.n	407e08 <__udivdi3+0x130>
  407d76:	428b      	cmp	r3, r1
  407d78:	d302      	bcc.n	407d80 <__udivdi3+0xa8>
  407d7a:	4282      	cmp	r2, r0
  407d7c:	f200 80cd 	bhi.w	407f1a <__udivdi3+0x242>
  407d80:	2001      	movs	r0, #1
  407d82:	4631      	mov	r1, r6
  407d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d88:	b912      	cbnz	r2, 407d90 <__udivdi3+0xb8>
  407d8a:	2501      	movs	r5, #1
  407d8c:	fbb5 f5f2 	udiv	r5, r5, r2
  407d90:	fab5 f885 	clz	r8, r5
  407d94:	f1b8 0f00 	cmp.w	r8, #0
  407d98:	d177      	bne.n	407e8a <__udivdi3+0x1b2>
  407d9a:	1b4a      	subs	r2, r1, r5
  407d9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407da0:	b2af      	uxth	r7, r5
  407da2:	2601      	movs	r6, #1
  407da4:	fbb2 f0fe 	udiv	r0, r2, lr
  407da8:	0c23      	lsrs	r3, r4, #16
  407daa:	fb0e 2110 	mls	r1, lr, r0, r2
  407dae:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407db2:	fb07 f300 	mul.w	r3, r7, r0
  407db6:	428b      	cmp	r3, r1
  407db8:	d907      	bls.n	407dca <__udivdi3+0xf2>
  407dba:	1949      	adds	r1, r1, r5
  407dbc:	f100 32ff 	add.w	r2, r0, #4294967295
  407dc0:	d202      	bcs.n	407dc8 <__udivdi3+0xf0>
  407dc2:	428b      	cmp	r3, r1
  407dc4:	f200 80ba 	bhi.w	407f3c <__udivdi3+0x264>
  407dc8:	4610      	mov	r0, r2
  407dca:	1ac9      	subs	r1, r1, r3
  407dcc:	b2a4      	uxth	r4, r4
  407dce:	fbb1 f3fe 	udiv	r3, r1, lr
  407dd2:	fb0e 1113 	mls	r1, lr, r3, r1
  407dd6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  407dda:	fb07 f703 	mul.w	r7, r7, r3
  407dde:	42a7      	cmp	r7, r4
  407de0:	d908      	bls.n	407df4 <__udivdi3+0x11c>
  407de2:	1964      	adds	r4, r4, r5
  407de4:	f103 32ff 	add.w	r2, r3, #4294967295
  407de8:	f080 808f 	bcs.w	407f0a <__udivdi3+0x232>
  407dec:	42a7      	cmp	r7, r4
  407dee:	f240 808c 	bls.w	407f0a <__udivdi3+0x232>
  407df2:	3b02      	subs	r3, #2
  407df4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407df8:	4631      	mov	r1, r6
  407dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dfe:	2600      	movs	r6, #0
  407e00:	4630      	mov	r0, r6
  407e02:	4631      	mov	r1, r6
  407e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e08:	f1c6 0420 	rsb	r4, r6, #32
  407e0c:	fa22 f504 	lsr.w	r5, r2, r4
  407e10:	40b3      	lsls	r3, r6
  407e12:	432b      	orrs	r3, r5
  407e14:	fa20 fc04 	lsr.w	ip, r0, r4
  407e18:	fa01 f706 	lsl.w	r7, r1, r6
  407e1c:	fa21 f504 	lsr.w	r5, r1, r4
  407e20:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  407e24:	ea4c 0707 	orr.w	r7, ip, r7
  407e28:	fbb5 f8fe 	udiv	r8, r5, lr
  407e2c:	0c39      	lsrs	r1, r7, #16
  407e2e:	fb0e 5518 	mls	r5, lr, r8, r5
  407e32:	fa1f fc83 	uxth.w	ip, r3
  407e36:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407e3a:	fb0c f108 	mul.w	r1, ip, r8
  407e3e:	42a9      	cmp	r1, r5
  407e40:	fa02 f206 	lsl.w	r2, r2, r6
  407e44:	d904      	bls.n	407e50 <__udivdi3+0x178>
  407e46:	18ed      	adds	r5, r5, r3
  407e48:	f108 34ff 	add.w	r4, r8, #4294967295
  407e4c:	d367      	bcc.n	407f1e <__udivdi3+0x246>
  407e4e:	46a0      	mov	r8, r4
  407e50:	1a6d      	subs	r5, r5, r1
  407e52:	b2bf      	uxth	r7, r7
  407e54:	fbb5 f4fe 	udiv	r4, r5, lr
  407e58:	fb0e 5514 	mls	r5, lr, r4, r5
  407e5c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407e60:	fb0c fc04 	mul.w	ip, ip, r4
  407e64:	458c      	cmp	ip, r1
  407e66:	d904      	bls.n	407e72 <__udivdi3+0x19a>
  407e68:	18c9      	adds	r1, r1, r3
  407e6a:	f104 35ff 	add.w	r5, r4, #4294967295
  407e6e:	d35c      	bcc.n	407f2a <__udivdi3+0x252>
  407e70:	462c      	mov	r4, r5
  407e72:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  407e76:	ebcc 0101 	rsb	r1, ip, r1
  407e7a:	fba4 2302 	umull	r2, r3, r4, r2
  407e7e:	4299      	cmp	r1, r3
  407e80:	d348      	bcc.n	407f14 <__udivdi3+0x23c>
  407e82:	d044      	beq.n	407f0e <__udivdi3+0x236>
  407e84:	4620      	mov	r0, r4
  407e86:	2600      	movs	r6, #0
  407e88:	e76c      	b.n	407d64 <__udivdi3+0x8c>
  407e8a:	f1c8 0420 	rsb	r4, r8, #32
  407e8e:	fa01 f308 	lsl.w	r3, r1, r8
  407e92:	fa05 f508 	lsl.w	r5, r5, r8
  407e96:	fa20 f704 	lsr.w	r7, r0, r4
  407e9a:	40e1      	lsrs	r1, r4
  407e9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407ea0:	431f      	orrs	r7, r3
  407ea2:	fbb1 f6fe 	udiv	r6, r1, lr
  407ea6:	0c3a      	lsrs	r2, r7, #16
  407ea8:	fb0e 1116 	mls	r1, lr, r6, r1
  407eac:	fa1f fc85 	uxth.w	ip, r5
  407eb0:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  407eb4:	fb0c f206 	mul.w	r2, ip, r6
  407eb8:	429a      	cmp	r2, r3
  407eba:	fa00 f408 	lsl.w	r4, r0, r8
  407ebe:	d907      	bls.n	407ed0 <__udivdi3+0x1f8>
  407ec0:	195b      	adds	r3, r3, r5
  407ec2:	f106 31ff 	add.w	r1, r6, #4294967295
  407ec6:	d237      	bcs.n	407f38 <__udivdi3+0x260>
  407ec8:	429a      	cmp	r2, r3
  407eca:	d935      	bls.n	407f38 <__udivdi3+0x260>
  407ecc:	3e02      	subs	r6, #2
  407ece:	442b      	add	r3, r5
  407ed0:	1a9b      	subs	r3, r3, r2
  407ed2:	b2bf      	uxth	r7, r7
  407ed4:	fbb3 f0fe 	udiv	r0, r3, lr
  407ed8:	fb0e 3310 	mls	r3, lr, r0, r3
  407edc:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  407ee0:	fb0c f100 	mul.w	r1, ip, r0
  407ee4:	4299      	cmp	r1, r3
  407ee6:	d907      	bls.n	407ef8 <__udivdi3+0x220>
  407ee8:	195b      	adds	r3, r3, r5
  407eea:	f100 32ff 	add.w	r2, r0, #4294967295
  407eee:	d221      	bcs.n	407f34 <__udivdi3+0x25c>
  407ef0:	4299      	cmp	r1, r3
  407ef2:	d91f      	bls.n	407f34 <__udivdi3+0x25c>
  407ef4:	3802      	subs	r0, #2
  407ef6:	442b      	add	r3, r5
  407ef8:	1a5a      	subs	r2, r3, r1
  407efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  407efe:	4667      	mov	r7, ip
  407f00:	e750      	b.n	407da4 <__udivdi3+0xcc>
  407f02:	4610      	mov	r0, r2
  407f04:	e716      	b.n	407d34 <__udivdi3+0x5c>
  407f06:	460b      	mov	r3, r1
  407f08:	e729      	b.n	407d5e <__udivdi3+0x86>
  407f0a:	4613      	mov	r3, r2
  407f0c:	e772      	b.n	407df4 <__udivdi3+0x11c>
  407f0e:	40b0      	lsls	r0, r6
  407f10:	4290      	cmp	r0, r2
  407f12:	d2b7      	bcs.n	407e84 <__udivdi3+0x1ac>
  407f14:	1e60      	subs	r0, r4, #1
  407f16:	2600      	movs	r6, #0
  407f18:	e724      	b.n	407d64 <__udivdi3+0x8c>
  407f1a:	4630      	mov	r0, r6
  407f1c:	e722      	b.n	407d64 <__udivdi3+0x8c>
  407f1e:	42a9      	cmp	r1, r5
  407f20:	d995      	bls.n	407e4e <__udivdi3+0x176>
  407f22:	f1a8 0802 	sub.w	r8, r8, #2
  407f26:	441d      	add	r5, r3
  407f28:	e792      	b.n	407e50 <__udivdi3+0x178>
  407f2a:	458c      	cmp	ip, r1
  407f2c:	d9a0      	bls.n	407e70 <__udivdi3+0x198>
  407f2e:	3c02      	subs	r4, #2
  407f30:	4419      	add	r1, r3
  407f32:	e79e      	b.n	407e72 <__udivdi3+0x19a>
  407f34:	4610      	mov	r0, r2
  407f36:	e7df      	b.n	407ef8 <__udivdi3+0x220>
  407f38:	460e      	mov	r6, r1
  407f3a:	e7c9      	b.n	407ed0 <__udivdi3+0x1f8>
  407f3c:	3802      	subs	r0, #2
  407f3e:	4429      	add	r1, r5
  407f40:	e743      	b.n	407dca <__udivdi3+0xf2>
  407f42:	bf00      	nop

00407f44 <p_uc_charset10x14>:
	...
  407f60:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407f70:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407f80:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407f90:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407fa0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407fb0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407fc0:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407fd0:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407fe8:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407ff8:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408008:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408018:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408028:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408038:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408048:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408058:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408070:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408080:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408090:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4080a0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4080b0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4080c0:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4080d0:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4080e0:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4080f0:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408100:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408110:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408120:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408130:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408140:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408150:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408160:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408170:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408180:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408190:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4081a0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4081b0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4081c0:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4081d0:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4081e0:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4081f0:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408200:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408210:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408220:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408230:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408240:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408250:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408260:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408270:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408280:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408290:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4082a0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4082b0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4082c0:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4082d0:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4082e0:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4082f0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408300:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408310:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408320:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408330:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408340:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408350:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408360:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408370:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408380:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408390:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4083a0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4083b0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4083c0:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4083d0:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4083e0:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4083f0:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408400:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408410:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408420:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408430:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408440:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408450:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408460:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408470:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408480:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408490:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4084a0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4084b0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4084c0:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4084d0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4084e0:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4084f0:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408500:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408510:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408520:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408530:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408540:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408550:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408560:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408570:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408580:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408590:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4085a0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4085b0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4085c0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4085d0:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4085e0:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4085f0:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  408600:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  408610:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  408620:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408630:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408640:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408650:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408660:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408670:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408680:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408690:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4086a0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4086b0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4086c0:	fcff fcff 6554 736e 6f61 203a 6625 0000     ....Tensao: %f..
  4086d0:	3431 2d20 4120 4344 0000 0000               14 - ADC....

004086dc <sinTable_f32>:
  4086dc:	0000 0000 0e92 3c49 0ab1 3cc9 c32b 3d16     ......I<...<+..=
  4086ec:	fb2e 3d48 2b75 3d7b a904 3d96 b680 3daf     ..H=u+{=...=...=
  4086fc:	bd36 3dc8 bc2f 3de1 b273 3dfa cf87 3e09     6..=/..=s..=...>
  40870c:	4083 3e16 abb5 3e22 10a2 3e2f 6ecf 3e3b     .@.>..">../>.n;>
  40871c:	c5c2 3e47 1501 3e54 5c13 3e60 9a7f 3e6c     ..G>..T>.\`>..l>
  40872c:	cfcc 3e78 7dc0 3e82 8e93 3e88 9a22 3e8e     ..x>.}.>...>"..>
  40873c:	a032 3e94 a086 3e9a 9ae5 3ea0 8f12 3ea6     2..>...>...>...>
  40874c:	7cd4 3eac 63ef 3eb2 442a 3eb8 1d49 3ebe     .|.>.c.>*D.>I..>
  40875c:	ef15 3ec3 b953 3ec9 7bca 3ecf 3641 3ed5     ...>S..>.{.>A6.>
  40876c:	e880 3eda 924f 3ee0 3375 3ee6 cbbb 3eeb     ...>O..>u3.>...>
  40877c:	5aea 3ef1 e0cb 3ef6 5d27 3efc e7e4 3f00     .Z.>...>'].>...?
  40878c:	9c3d 3f03 4b82 3f06 f59b 3f08 9a6b 3f0b     =..?.K.?...?k..?
  40879c:	39da 3f0e d3cd 3f10 682a 3f13 f6d9 3f15     .9.?...?*h.?...?
  4087ac:	7fc0 3f18 02c6 3f1b 7fd1 3f1d f6cb 3f1f     ...?...?...?...?
  4087bc:	6799 3f22 d225 3f24 3656 3f27 9415 3f29     .g"?%.$?V6'?..)?
  4087cc:	eb4a 3f2b 3bde 3f2e 85bb 3f30 c8c9 3f32     J.+?.;.?..0?..2?
  4087dc:	04f3 3f35 3a23 3f37 6842 3f39 8f3b 3f3b     ..5?#:7?Bh9?;.;?
  4087ec:	aef9 3f3d c767 3f3f d870 3f41 e201 3f43     ..=?g.??p.A?..C?
  4087fc:	e403 3f45 de65 3f47 d112 3f49 bbf8 3f4b     ..E?e.G?..I?..K?
  40880c:	9f02 3f4d 7a20 3f4f 4d3d 3f51 1849 3f53     ..M? zO?=MQ?I.S?
  40881c:	db31 3f54 95e5 3f56 4853 3f58 f26a 3f59     1.T?..V?SHX?j.Y?
  40882c:	941a 3f5b 2d53 3f5d be05 3f5e 4621 3f60     ..[?S-]?..^?!F`?
  40883c:	c597 3f61 3c5a 3f63 aa59 3f64 0f88 3f66     ..a?Z<c?Y.d?..f?
  40884c:	6bd8 3f67 bf3c 3f68 09a7 3f6a 4b0c 3f6b     .kg?<.h?..j?.Kk?
  40885c:	835e 3f6c b293 3f6d d89e 3f6e f573 3f6f     ^.l?..m?..n?s.o?
  40886c:	0908 3f71 1352 3f72 1447 3f73 0bdd 3f74     ..q?R.r?G.s?..t?
  40887c:	fa0b 3f74 dec6 3f75 ba07 3f76 8bc5 3f77     ..t?..u?..v?..w?
  40888c:	53f8 3f78 1298 3f79 c79d 3f79 7302 3f7a     .Sx?..y?..y?.sz?
  40889c:	14be 3f7b accd 3f7b 3b28 3f7c bfc9 3f7c     ..{?..{?(;|?..|?
  4088ac:	3aac 3f7d abcc 3f7d 1323 3f7e 70b0 3f7e     .:}?..}?#.~?.p~?
  4088bc:	c46d 3f7e 0e58 3f7f 4e6d 3f7f 84ab 3f7f     m.~?X..?mN.?...?
  4088cc:	b10f 3f7f d397 3f7f ec43 3f7f fb11 3f7f     ...?...?C..?...?
  4088dc:	0000 3f80 fb11 3f7f ec43 3f7f d397 3f7f     ...?...?C..?...?
  4088ec:	b10f 3f7f 84ab 3f7f 4e6d 3f7f 0e58 3f7f     ...?...?mN.?X..?
  4088fc:	c46d 3f7e 70b0 3f7e 1323 3f7e abcc 3f7d     m.~?.p~?#.~?..}?
  40890c:	3aac 3f7d bfc9 3f7c 3b28 3f7c accd 3f7b     .:}?..|?(;|?..{?
  40891c:	14be 3f7b 7302 3f7a c79d 3f79 1298 3f79     ..{?.sz?..y?..y?
  40892c:	53f8 3f78 8bc5 3f77 ba07 3f76 dec6 3f75     .Sx?..w?..v?..u?
  40893c:	fa0b 3f74 0bdd 3f74 1447 3f73 1352 3f72     ..t?..t?G.s?R.r?
  40894c:	0908 3f71 f573 3f6f d89e 3f6e b293 3f6d     ..q?s.o?..n?..m?
  40895c:	835e 3f6c 4b0c 3f6b 09a7 3f6a bf3c 3f68     ^.l?.Kk?..j?<.h?
  40896c:	6bd8 3f67 0f88 3f66 aa59 3f64 3c5a 3f63     .kg?..f?Y.d?Z<c?
  40897c:	c597 3f61 4621 3f60 be05 3f5e 2d53 3f5d     ..a?!F`?..^?S-]?
  40898c:	941a 3f5b f26a 3f59 4853 3f58 95e5 3f56     ..[?j.Y?SHX?..V?
  40899c:	db31 3f54 1849 3f53 4d3d 3f51 7a20 3f4f     1.T?I.S?=MQ? zO?
  4089ac:	9f02 3f4d bbf8 3f4b d112 3f49 de65 3f47     ..M?..K?..I?e.G?
  4089bc:	e403 3f45 e201 3f43 d870 3f41 c767 3f3f     ..E?..C?p.A?g.??
  4089cc:	aef9 3f3d 8f3b 3f3b 6842 3f39 3a23 3f37     ..=?;.;?Bh9?#:7?
  4089dc:	04f3 3f35 c8c9 3f32 85bb 3f30 3bde 3f2e     ..5?..2?..0?.;.?
  4089ec:	eb4a 3f2b 9415 3f29 3656 3f27 d225 3f24     J.+?..)?V6'?%.$?
  4089fc:	6799 3f22 f6cb 3f1f 7fd1 3f1d 02c6 3f1b     .g"?...?...?...?
  408a0c:	7fc0 3f18 f6d9 3f15 682a 3f13 d3cd 3f10     ...?...?*h.?...?
  408a1c:	39da 3f0e 9a6b 3f0b f59b 3f08 4b82 3f06     .9.?k..?...?.K.?
  408a2c:	9c3d 3f03 e7e4 3f00 5d27 3efc e0cb 3ef6     =..?...?'].>...>
  408a3c:	5aea 3ef1 cbbb 3eeb 3375 3ee6 924f 3ee0     .Z.>...>u3.>O..>
  408a4c:	e880 3eda 3641 3ed5 7bca 3ecf b953 3ec9     ...>A6.>.{.>S..>
  408a5c:	ef15 3ec3 1d49 3ebe 442a 3eb8 63ef 3eb2     ...>I..>*D.>.c.>
  408a6c:	7cd4 3eac 8f12 3ea6 9ae5 3ea0 a086 3e9a     .|.>...>...>...>
  408a7c:	a032 3e94 9a22 3e8e 8e93 3e88 7dc0 3e82     2..>"..>...>.}.>
  408a8c:	cfcc 3e78 9a7f 3e6c 5c13 3e60 1501 3e54     ..x>..l>.\`>..T>
  408a9c:	c5c2 3e47 6ecf 3e3b 10a2 3e2f abb5 3e22     ..G>.n;>../>..">
  408aac:	4083 3e16 cf87 3e09 b273 3dfa bc2f 3de1     .@.>...>s..=/..=
  408abc:	bd36 3dc8 b680 3daf a904 3d96 2b75 3d7b     6..=...=...=u+{=
  408acc:	fb2e 3d48 c32b 3d16 0ab1 3cc9 0e92 3c49     ..H=+..=...<..I<
  408adc:	0000 0000 0e92 bc49 0ab1 bcc9 c32b bd16     ......I.....+...
  408aec:	fb2e bd48 2b75 bd7b a904 bd96 b680 bdaf     ..H.u+{.........
  408afc:	bd36 bdc8 bc2f bde1 b273 bdfa cf87 be09     6.../...s.......
  408b0c:	4083 be16 abb5 be22 10a2 be2f 6ecf be3b     .@....".../..n;.
  408b1c:	c5c2 be47 1501 be54 5c13 be60 9a7f be6c     ..G...T..\`...l.
  408b2c:	cfcc be78 7dc0 be82 8e93 be88 9a22 be8e     ..x..}......"...
  408b3c:	a032 be94 a086 be9a 9ae5 bea0 8f12 bea6     2...............
  408b4c:	7cd4 beac 63ef beb2 442a beb8 1d49 bebe     .|...c..*D..I...
  408b5c:	ef15 bec3 b953 bec9 7bca becf 3641 bed5     ....S....{..A6..
  408b6c:	e880 beda 924f bee0 3375 bee6 cbbb beeb     ....O...u3......
  408b7c:	5aea bef1 e0cb bef6 5d27 befc e7e4 bf00     .Z......']......
  408b8c:	9c3d bf03 4b82 bf06 f59b bf08 9a6b bf0b     =....K......k...
  408b9c:	39da bf0e d3cd bf10 682a bf13 f6d9 bf15     .9......*h......
  408bac:	7fc0 bf18 02c6 bf1b 7fd1 bf1d f6cb bf1f     ................
  408bbc:	6799 bf22 d225 bf24 3656 bf27 9415 bf29     .g".%.$.V6'...).
  408bcc:	eb4a bf2b 3bde bf2e 85bb bf30 c8c9 bf32     J.+..;....0...2.
  408bdc:	04f3 bf35 3a23 bf37 6842 bf39 8f3b bf3b     ..5.#:7.Bh9.;.;.
  408bec:	aef9 bf3d c767 bf3f d870 bf41 e201 bf43     ..=.g.?.p.A...C.
  408bfc:	e403 bf45 de65 bf47 d112 bf49 bbf8 bf4b     ..E.e.G...I...K.
  408c0c:	9f02 bf4d 7a20 bf4f 4d3d bf51 1849 bf53     ..M. zO.=MQ.I.S.
  408c1c:	db31 bf54 95e5 bf56 4853 bf58 f26a bf59     1.T...V.SHX.j.Y.
  408c2c:	941a bf5b 2d53 bf5d be05 bf5e 4621 bf60     ..[.S-]...^.!F`.
  408c3c:	c597 bf61 3c5a bf63 aa59 bf64 0f88 bf66     ..a.Z<c.Y.d...f.
  408c4c:	6bd8 bf67 bf3c bf68 09a7 bf6a 4b0c bf6b     .kg.<.h...j..Kk.
  408c5c:	835e bf6c b293 bf6d d89e bf6e f573 bf6f     ^.l...m...n.s.o.
  408c6c:	0908 bf71 1352 bf72 1447 bf73 0bdd bf74     ..q.R.r.G.s...t.
  408c7c:	fa0b bf74 dec6 bf75 ba07 bf76 8bc5 bf77     ..t...u...v...w.
  408c8c:	53f8 bf78 1298 bf79 c79d bf79 7302 bf7a     .Sx...y...y..sz.
  408c9c:	14be bf7b accd bf7b 3b28 bf7c bfc9 bf7c     ..{...{.(;|...|.
  408cac:	3aac bf7d abcc bf7d 1323 bf7e 70b0 bf7e     .:}...}.#.~..p~.
  408cbc:	c46d bf7e 0e58 bf7f 4e6d bf7f 84ab bf7f     m.~.X...mN......
  408ccc:	b10f bf7f d397 bf7f ec43 bf7f fb11 bf7f     ........C.......
  408cdc:	0000 bf80 fb11 bf7f ec43 bf7f d397 bf7f     ........C.......
  408cec:	b10f bf7f 84ab bf7f 4e6d bf7f 0e58 bf7f     ........mN..X...
  408cfc:	c46d bf7e 70b0 bf7e 1323 bf7e abcc bf7d     m.~..p~.#.~...}.
  408d0c:	3aac bf7d bfc9 bf7c 3b28 bf7c accd bf7b     .:}...|.(;|...{.
  408d1c:	14be bf7b 7302 bf7a c79d bf79 1298 bf79     ..{..sz...y...y.
  408d2c:	53f8 bf78 8bc5 bf77 ba07 bf76 dec6 bf75     .Sx...w...v...u.
  408d3c:	fa0b bf74 0bdd bf74 1447 bf73 1352 bf72     ..t...t.G.s.R.r.
  408d4c:	0908 bf71 f573 bf6f d89e bf6e b293 bf6d     ..q.s.o...n...m.
  408d5c:	835e bf6c 4b0c bf6b 09a7 bf6a bf3c bf68     ^.l..Kk...j.<.h.
  408d6c:	6bd8 bf67 0f88 bf66 aa59 bf64 3c5a bf63     .kg...f.Y.d.Z<c.
  408d7c:	c597 bf61 4621 bf60 be05 bf5e 2d53 bf5d     ..a.!F`...^.S-].
  408d8c:	941a bf5b f26a bf59 4853 bf58 95e5 bf56     ..[.j.Y.SHX...V.
  408d9c:	db31 bf54 1849 bf53 4d3d bf51 7a20 bf4f     1.T.I.S.=MQ. zO.
  408dac:	9f02 bf4d bbf8 bf4b d112 bf49 de65 bf47     ..M...K...I.e.G.
  408dbc:	e403 bf45 e201 bf43 d870 bf41 c767 bf3f     ..E...C.p.A.g.?.
  408dcc:	aef9 bf3d 8f3b bf3b 6842 bf39 3a23 bf37     ..=.;.;.Bh9.#:7.
  408ddc:	04f3 bf35 c8c9 bf32 85bb bf30 3bde bf2e     ..5...2...0..;..
  408dec:	eb4a bf2b 9415 bf29 3656 bf27 d225 bf24     J.+...).V6'.%.$.
  408dfc:	6799 bf22 f6cb bf1f 7fd1 bf1d 02c6 bf1b     .g".............
  408e0c:	7fc0 bf18 f6d9 bf15 682a bf13 d3cd bf10     ........*h......
  408e1c:	39da bf0e 9a6b bf0b f59b bf08 4b82 bf06     .9..k........K..
  408e2c:	9c3d bf03 e7e4 bf00 5d27 befc e0cb bef6     =.......']......
  408e3c:	5aea bef1 cbbb beeb 3375 bee6 924f bee0     .Z......u3..O...
  408e4c:	e880 beda 3641 bed5 7bca becf b953 bec9     ....A6...{..S...
  408e5c:	ef15 bec3 1d49 bebe 442a beb8 63ef beb2     ....I...*D...c..
  408e6c:	7cd4 beac 8f12 bea6 9ae5 bea0 a086 be9a     .|..............
  408e7c:	a032 be94 9a22 be8e 8e93 be88 7dc0 be82     2..."........}..
  408e8c:	cfcc be78 9a7f be6c 5c13 be60 1501 be54     ..x...l..\`...T.
  408e9c:	c5c2 be47 6ecf be3b 10a2 be2f abb5 be22     ..G..n;.../...".
  408eac:	4083 be16 cf87 be09 b273 bdfa bc2f bde1     .@......s.../...
  408ebc:	bd36 bdc8 b680 bdaf a904 bd96 2b75 bd7b     6...........u+{.
  408ecc:	fb2e bd48 c32b bd16 0ab1 bcc9 0e92 bc49     ..H.+.........I.
  408edc:	0000 8000 0043 0000                         ....C...

00408ee4 <_global_impure_ptr>:
  408ee4:	0010 2000                                   ... 

00408ee8 <zeroes.6911>:
  408ee8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408ef8 <blanks.6910>:
  408ef8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408f08:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408f18:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408f28:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408f38:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408f48:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  408f58:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00408f68 <__mprec_tens>:
  408f68:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408f78:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408f88:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408f98:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408fa8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408fb8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408fc8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408fd8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408fe8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408ff8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409008:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409018:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409028:	9db4 79d9 7843 44ea                         ...yCx.D

00409030 <p05.5302>:
  409030:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00409040 <__mprec_bigtens>:
  409040:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409050:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409060:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409068 <_init>:
  409068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40906a:	bf00      	nop
  40906c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40906e:	bc08      	pop	{r3}
  409070:	469e      	mov	lr, r3
  409072:	4770      	bx	lr

00409074 <__init_array_start>:
  409074:	004051d1 	.word	0x004051d1

00409078 <__frame_dummy_init_array_entry>:
  409078:	004000f1                                ..@.

0040907c <_fini>:
  40907c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40907e:	bf00      	nop
  409080:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409082:	bc08      	pop	{r3}
  409084:	469e      	mov	lr, r3
  409086:	4770      	bx	lr

00409088 <__fini_array_start>:
  409088:	004000cd 	.word	0x004000cd
