// Seed: 1200485575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_5;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input logic id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11
);
  logic id_13, id_14, id_15, id_16;
  assign id_13 = id_2;
  wire id_17;
  tri1 id_18, id_19, id_20;
  reg  id_21;
  wire id_22;
  always @((id_20) or posedge id_6) begin
    id_0 <= id_21;
  end
  module_0(
      id_22, id_17, id_22, id_22, id_17, id_22, id_22, id_17
  );
  initial begin
    id_16 <= 1;
  end
endmodule
