Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_2.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_2
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3141
Number of terminals:      108
Number of snets:          2
Number of nets:           1018

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 287.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 44193.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 8890.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 688.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 654.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1056 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 281 unique inst patterns.
[INFO DRT-0084]   Complete 877 groups.
#scanned instances     = 3141
#unique  instances     = 287
#stdCellGenAp          = 8687
#stdCellValidPlanarAp  = 213
#stdCellValidViaAp     = 6305
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3176
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:04, memory = 122.53 (MB), peak = 122.53 (MB)

Number of guides:     8912

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3070.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2634.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1402.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 51.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4472 vertical wires in 1 frboxes and 2685 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 268 vertical wires in 1 frboxes and 800 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.30 (MB), peak = 138.97 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.59 (MB), peak = 138.97 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 166.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 195.75 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 222.12 (MB).
    Completing 40% with 103 violations.
    elapsed time = 00:00:00, memory = 243.47 (MB).
    Completing 50% with 103 violations.
    elapsed time = 00:00:00, memory = 258.66 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:01, memory = 276.73 (MB).
    Completing 70% with 168 violations.
    elapsed time = 00:00:01, memory = 281.19 (MB).
    Completing 80% with 168 violations.
    elapsed time = 00:00:01, memory = 285.25 (MB).
    Completing 90% with 249 violations.
    elapsed time = 00:00:01, memory = 297.41 (MB).
    Completing 100% with 321 violations.
    elapsed time = 00:00:02, memory = 298.09 (MB).
[INFO DRT-0199]   Number of violations = 585.
Viol/Layer         li1   met1    via   met2   met3
Metal Spacing        3     75      0     21      3
Min Hole             0      1      0      0      0
Recheck              1    192      0     69      2
Short                0    206      1     11      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 304.62 (MB), peak = 540.61 (MB)
Total wire length = 51367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25476 um.
Total wire length on LAYER met2 = 24769 um.
Total wire length on LAYER met3 = 1121 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8116.
Up-via summary (total 8116):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    4091
           met2      71
           met3       0
           met4       0
-----------------------
                   8116


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 585 violations.
    elapsed time = 00:00:00, memory = 314.88 (MB).
    Completing 20% with 585 violations.
    elapsed time = 00:00:00, memory = 324.52 (MB).
    Completing 30% with 585 violations.
    elapsed time = 00:00:00, memory = 327.31 (MB).
    Completing 40% with 456 violations.
    elapsed time = 00:00:00, memory = 326.86 (MB).
    Completing 50% with 456 violations.
    elapsed time = 00:00:00, memory = 337.39 (MB).
    Completing 60% with 354 violations.
    elapsed time = 00:00:01, memory = 337.33 (MB).
    Completing 70% with 354 violations.
    elapsed time = 00:00:01, memory = 337.48 (MB).
    Completing 80% with 354 violations.
    elapsed time = 00:00:01, memory = 337.48 (MB).
    Completing 90% with 219 violations.
    elapsed time = 00:00:01, memory = 348.61 (MB).
    Completing 100% with 120 violations.
    elapsed time = 00:00:01, memory = 348.64 (MB).
[INFO DRT-0199]   Number of violations = 120.
Viol/Layer        met1   met2
Metal Spacing       34      4
Short               80      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 377.81 (MB), peak = 614.03 (MB)
Total wire length = 51043 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25454 um.
Total wire length on LAYER met2 = 24483 um.
Total wire length on LAYER met3 = 1105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8084.
Up-via summary (total 8084):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    4060
           met2      70
           met3       0
           met4       0
-----------------------
                   8084


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 120 violations.
    elapsed time = 00:00:00, memory = 377.81 (MB).
    Completing 20% with 120 violations.
    elapsed time = 00:00:00, memory = 377.81 (MB).
    Completing 30% with 120 violations.
    elapsed time = 00:00:00, memory = 377.81 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:00, memory = 377.81 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:00, memory = 377.83 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:01, memory = 377.86 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:01, memory = 377.86 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:01, memory = 377.86 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:01, memory = 377.86 (MB).
    Completing 100% with 91 violations.
    elapsed time = 00:00:01, memory = 377.86 (MB).
[INFO DRT-0199]   Number of violations = 91.
Viol/Layer        met1   met2
Metal Spacing       10      5
Short               76      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 393.17 (MB), peak = 626.83 (MB)
Total wire length = 50757 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25351 um.
Total wire length on LAYER met2 = 24306 um.
Total wire length on LAYER met3 = 1099 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7985.
Up-via summary (total 7985):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    3959
           met2      72
           met3       0
           met4       0
-----------------------
                   7985


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 91 violations.
    elapsed time = 00:00:00, memory = 393.17 (MB).
    Completing 20% with 91 violations.
    elapsed time = 00:00:00, memory = 393.17 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:00, memory = 393.30 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:00, memory = 393.30 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:00, memory = 393.30 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:00, memory = 393.31 (MB).
    Completing 70% with 54 violations.
    elapsed time = 00:00:00, memory = 393.31 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:00, memory = 393.36 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:00, memory = 393.36 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 405.03 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 420.03 (MB), peak = 656.28 (MB)
Total wire length = 50729 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25051 um.
Total wire length on LAYER met2 = 24336 um.
Total wire length on LAYER met3 = 1341 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8081.
Up-via summary (total 8081):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    4014
           met2     113
           met3       0
           met4       0
-----------------------
                   8081


[INFO DRT-0198] Complete detail routing.
Total wire length = 50729 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 25051 um.
Total wire length on LAYER met2 = 24336 um.
Total wire length on LAYER met3 = 1341 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8081.
Up-via summary (total 8081):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    4014
           met2     113
           met3       0
           met4       0
-----------------------
                   8081


[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:07, memory = 420.03 (MB), peak = 656.28 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.sdc'…
