#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* SecondTimer_TimerHW */
#define SecondTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define SecondTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define SecondTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define SecondTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define SecondTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define SecondTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define SecondTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define SecondTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define SecondTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define SecondTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define SecondTimer_TimerHW__PM_ACT_MSK 0x01u
#define SecondTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define SecondTimer_TimerHW__PM_STBY_MSK 0x01u
#define SecondTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define SecondTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define SecondTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* Stopwatch_TimerUDB */
#define Stopwatch_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Stopwatch_TimerUDB_rstSts_stsreg__0__POS 0
#define Stopwatch_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Stopwatch_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Stopwatch_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Stopwatch_TimerUDB_rstSts_stsreg__1__POS 1
#define Stopwatch_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Stopwatch_TimerUDB_rstSts_stsreg__2__POS 2
#define Stopwatch_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Stopwatch_TimerUDB_rstSts_stsreg__3__POS 3
#define Stopwatch_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Stopwatch_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Stopwatch_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Stopwatch_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define Stopwatch_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define Stopwatch_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB14_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB14_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB14_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB14_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB14_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB14_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB15_A0
#define Stopwatch_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB15_A1
#define Stopwatch_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB15_D0
#define Stopwatch_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB15_D1
#define Stopwatch_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Stopwatch_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Stopwatch_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB15_F0
#define Stopwatch_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB15_F1

/* SW2_StopwatchStart */
#define SW2_StopwatchStart__0__MASK 0x02u
#define SW2_StopwatchStart__0__PC CYREG_PRT6_PC1
#define SW2_StopwatchStart__0__PORT 6u
#define SW2_StopwatchStart__0__SHIFT 1
#define SW2_StopwatchStart__AG CYREG_PRT6_AG
#define SW2_StopwatchStart__AMUX CYREG_PRT6_AMUX
#define SW2_StopwatchStart__BIE CYREG_PRT6_BIE
#define SW2_StopwatchStart__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW2_StopwatchStart__BYP CYREG_PRT6_BYP
#define SW2_StopwatchStart__CTL CYREG_PRT6_CTL
#define SW2_StopwatchStart__DM0 CYREG_PRT6_DM0
#define SW2_StopwatchStart__DM1 CYREG_PRT6_DM1
#define SW2_StopwatchStart__DM2 CYREG_PRT6_DM2
#define SW2_StopwatchStart__DR CYREG_PRT6_DR
#define SW2_StopwatchStart__INP_DIS CYREG_PRT6_INP_DIS
#define SW2_StopwatchStart__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW2_StopwatchStart__LCD_EN CYREG_PRT6_LCD_EN
#define SW2_StopwatchStart__MASK 0x02u
#define SW2_StopwatchStart__PORT 6u
#define SW2_StopwatchStart__PRT CYREG_PRT6_PRT
#define SW2_StopwatchStart__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW2_StopwatchStart__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW2_StopwatchStart__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW2_StopwatchStart__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW2_StopwatchStart__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW2_StopwatchStart__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW2_StopwatchStart__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW2_StopwatchStart__PS CYREG_PRT6_PS
#define SW2_StopwatchStart__SHIFT 1
#define SW2_StopwatchStart__SLW CYREG_PRT6_SLW

/* SecondTimer_clock */
#define SecondTimer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SecondTimer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SecondTimer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SecondTimer_clock__CFG2_SRC_SEL_MASK 0x07u
#define SecondTimer_clock__INDEX 0x01u
#define SecondTimer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SecondTimer_clock__PM_ACT_MSK 0x02u
#define SecondTimer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SecondTimer_clock__PM_STBY_MSK 0x02u

/* SW3_StopwatchStop */
#define SW3_StopwatchStop__0__MASK 0x20u
#define SW3_StopwatchStop__0__PC CYREG_IO_PC_PRT15_PC5
#define SW3_StopwatchStop__0__PORT 15u
#define SW3_StopwatchStop__0__SHIFT 5
#define SW3_StopwatchStop__AG CYREG_PRT15_AG
#define SW3_StopwatchStop__AMUX CYREG_PRT15_AMUX
#define SW3_StopwatchStop__BIE CYREG_PRT15_BIE
#define SW3_StopwatchStop__BIT_MASK CYREG_PRT15_BIT_MASK
#define SW3_StopwatchStop__BYP CYREG_PRT15_BYP
#define SW3_StopwatchStop__CTL CYREG_PRT15_CTL
#define SW3_StopwatchStop__DM0 CYREG_PRT15_DM0
#define SW3_StopwatchStop__DM1 CYREG_PRT15_DM1
#define SW3_StopwatchStop__DM2 CYREG_PRT15_DM2
#define SW3_StopwatchStop__DR CYREG_PRT15_DR
#define SW3_StopwatchStop__INP_DIS CYREG_PRT15_INP_DIS
#define SW3_StopwatchStop__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SW3_StopwatchStop__LCD_EN CYREG_PRT15_LCD_EN
#define SW3_StopwatchStop__MASK 0x20u
#define SW3_StopwatchStop__PORT 15u
#define SW3_StopwatchStop__PRT CYREG_PRT15_PRT
#define SW3_StopwatchStop__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SW3_StopwatchStop__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SW3_StopwatchStop__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SW3_StopwatchStop__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SW3_StopwatchStop__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SW3_StopwatchStop__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SW3_StopwatchStop__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SW3_StopwatchStop__PS CYREG_PRT15_PS
#define SW3_StopwatchStop__SHIFT 5
#define SW3_StopwatchStop__SLW CYREG_PRT15_SLW

/* Display_LCDPort */
#define Display_LCDPort__0__MASK 0x01u
#define Display_LCDPort__0__PC CYREG_PRT2_PC0
#define Display_LCDPort__0__PORT 2u
#define Display_LCDPort__0__SHIFT 0
#define Display_LCDPort__1__MASK 0x02u
#define Display_LCDPort__1__PC CYREG_PRT2_PC1
#define Display_LCDPort__1__PORT 2u
#define Display_LCDPort__1__SHIFT 1
#define Display_LCDPort__2__MASK 0x04u
#define Display_LCDPort__2__PC CYREG_PRT2_PC2
#define Display_LCDPort__2__PORT 2u
#define Display_LCDPort__2__SHIFT 2
#define Display_LCDPort__3__MASK 0x08u
#define Display_LCDPort__3__PC CYREG_PRT2_PC3
#define Display_LCDPort__3__PORT 2u
#define Display_LCDPort__3__SHIFT 3
#define Display_LCDPort__4__MASK 0x10u
#define Display_LCDPort__4__PC CYREG_PRT2_PC4
#define Display_LCDPort__4__PORT 2u
#define Display_LCDPort__4__SHIFT 4
#define Display_LCDPort__5__MASK 0x20u
#define Display_LCDPort__5__PC CYREG_PRT2_PC5
#define Display_LCDPort__5__PORT 2u
#define Display_LCDPort__5__SHIFT 5
#define Display_LCDPort__6__MASK 0x40u
#define Display_LCDPort__6__PC CYREG_PRT2_PC6
#define Display_LCDPort__6__PORT 2u
#define Display_LCDPort__6__SHIFT 6
#define Display_LCDPort__AG CYREG_PRT2_AG
#define Display_LCDPort__AMUX CYREG_PRT2_AMUX
#define Display_LCDPort__BIE CYREG_PRT2_BIE
#define Display_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display_LCDPort__BYP CYREG_PRT2_BYP
#define Display_LCDPort__CTL CYREG_PRT2_CTL
#define Display_LCDPort__DM0 CYREG_PRT2_DM0
#define Display_LCDPort__DM1 CYREG_PRT2_DM1
#define Display_LCDPort__DM2 CYREG_PRT2_DM2
#define Display_LCDPort__DR CYREG_PRT2_DR
#define Display_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define Display_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define Display_LCDPort__MASK 0x7Fu
#define Display_LCDPort__PORT 2u
#define Display_LCDPort__PRT CYREG_PRT2_PRT
#define Display_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display_LCDPort__PS CYREG_PRT2_PS
#define Display_LCDPort__SHIFT 0
#define Display_LCDPort__SLW CYREG_PRT2_SLW

/* Stopwatch_clock */
#define Stopwatch_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Stopwatch_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Stopwatch_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Stopwatch_clock__CFG2_SRC_SEL_MASK 0x07u
#define Stopwatch_clock__INDEX 0x00u
#define Stopwatch_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Stopwatch_clock__PM_ACT_MSK 0x01u
#define Stopwatch_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Stopwatch_clock__PM_STBY_MSK 0x01u

/* StopwatchReset */
#define StopwatchReset_Sync_ctrl_reg__0__MASK 0x01u
#define StopwatchReset_Sync_ctrl_reg__0__POS 0
#define StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define StopwatchReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define StopwatchReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define StopwatchReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define StopwatchReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define StopwatchReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define StopwatchReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define StopwatchReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define StopwatchReset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define StopwatchReset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define StopwatchReset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define StopwatchReset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define StopwatchReset_Sync_ctrl_reg__MASK 0x01u
#define StopwatchReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define StopwatchReset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK
#define StopwatchReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* StopwatchStart */
#define StopwatchStart_sts_sts_reg__0__MASK 0x01u
#define StopwatchStart_sts_sts_reg__0__POS 0
#define StopwatchStart_sts_sts_reg__MASK 0x01u
#define StopwatchStart_sts_sts_reg__MASK_REG CYREG_B0_UDB15_MSK
#define StopwatchStart_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define StopwatchStart_sts_sts_reg__STATUS_REG CYREG_B0_UDB15_ST

/* LED4 */
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT6_PC3
#define LED4__0__PORT 6u
#define LED4__0__SHIFT 3
#define LED4__AG CYREG_PRT6_AG
#define LED4__AMUX CYREG_PRT6_AMUX
#define LED4__BIE CYREG_PRT6_BIE
#define LED4__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED4__BYP CYREG_PRT6_BYP
#define LED4__CTL CYREG_PRT6_CTL
#define LED4__DM0 CYREG_PRT6_DM0
#define LED4__DM1 CYREG_PRT6_DM1
#define LED4__DM2 CYREG_PRT6_DM2
#define LED4__DR CYREG_PRT6_DR
#define LED4__INP_DIS CYREG_PRT6_INP_DIS
#define LED4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT6_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 6u
#define LED4__PRT CYREG_PRT6_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED4__PS CYREG_PRT6_PS
#define LED4__SHIFT 3
#define LED4__SLW CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
