You can download the files *except the videos* through the session made by log-on process with your *KAU office365 account*. The video files are not downloadable; they can be played only via web.

### Week 1
* [Course Overview](https://kau365-my.sharepoint.com/:p:/g/personal/taehwan_kim_kau_ac_kr/EcIc19zXPnxPv1dta3JYcrEB4FGkN1Z8GwCIKJo4xfnDQw?e=tFogYQ)

### Week 2
* [Cell-Based Design & Verilog HDL](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/ETaJGtwZgwlJvpkI85QXs8YBbk2Kkh9T38lRvfnZEPLrEw?e=5puWM3)
  [[video](https://youtu.be/h1n_TeRyZTA)]

### Week 3
* [Verilog HDL for Circuit Synthesis (1/2)](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/Ef0h6pzFNgJAmvjrjs37yTEBqvKMrU3C05JzZArYFmt5TA?e=nLaaXK)
  [[video](https://youtu.be/egp8SYCLV5w)]

### Week 4
* [Verilog HDL for Circuit Synthesis (2/2)](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/EdJUZnTAtDBCm3iGS_HiyEsBQHdIeqKav7sE9NJ3A-I8Ng?e=aacG1J)
  [video](https://youtu.be/zqMoHaf6--U)]
  
### Week 5
* Verilog HDL for Circuit Simulation
* Tutorial: HDL Simulation 

### Week 6
* HDL Coding Guidelines for Synthesis
* Lab 1 / Preview

### Week 7
* Case Study: Design of an FSM
* Lab 2 / Preview

### Week 8
* Advanced Topics
* Tutorial: Design for FPGA
* Lab 3 / Preview

### Week 9
* Design under Constrains
* Lab 4 / Preview

### Week 10
* Project Guideline
* Lab 5 / Preview

### Week 11 - 14
* Project

### Week 15 - 16
* Final Exam
