cocci_test_suite() {
	u8 cocci_id/* drivers/clk/mediatek/clk-pll.c 69 */;
	u64 cocci_id/* drivers/clk/mediatek/clk-pll.c 68 */;
	int cocci_id/* drivers/clk/mediatek/clk-pll.c 63 */;
	u32 cocci_id/* drivers/clk/mediatek/clk-pll.c 62 */;
	struct mtk_clk_pll *cocci_id/* drivers/clk/mediatek/clk-pll.c 62 */;
	unsigned long cocci_id/* drivers/clk/mediatek/clk-pll.c 62 */;
	struct clk_hw *cocci_id/* drivers/clk/mediatek/clk-pll.c 55 */;
	struct mtk_clk_pll cocci_id/* drivers/clk/mediatek/clk-pll.c 52 */;
	struct mtk_clk_pll {
		struct clk_hw hw;
		void __iomem *base_addr;
		void __iomem *pd_addr;
		void __iomem *pwr_addr;
		void __iomem *tuner_addr;
		void __iomem *tuner_en_addr;
		void __iomem *pcw_addr;
		void __iomem *pcw_chg_addr;
		const struct mtk_pll_data *data;
	} cocci_id/* drivers/clk/mediatek/clk-pll.c 38 */;
	struct clk_onecell_data *cocci_id/* drivers/clk/mediatek/clk-pll.c 345 */;
	struct device_node *cocci_id/* drivers/clk/mediatek/clk-pll.c 344 */;
	const char *cocci_id/* drivers/clk/mediatek/clk-pll.c 306 */;
	struct clk_init_data cocci_id/* drivers/clk/mediatek/clk-pll.c 304 */;
	void __iomem *cocci_id/* drivers/clk/mediatek/clk-pll.c 301 */;
	const struct mtk_pll_data *cocci_id/* drivers/clk/mediatek/clk-pll.c 300 */;
	struct clk *cocci_id/* drivers/clk/mediatek/clk-pll.c 300 */;
	const struct clk_ops cocci_id/* drivers/clk/mediatek/clk-pll.c 291 */;
	unsigned long *cocci_id/* drivers/clk/mediatek/clk-pll.c 226 */;
	long cocci_id/* drivers/clk/mediatek/clk-pll.c 225 */;
	const struct mtk_pll_div_table *cocci_id/* drivers/clk/mediatek/clk-pll.c 163 */;
	u32 *cocci_id/* drivers/clk/mediatek/clk-pll.c 159 */;
	void cocci_id/* drivers/clk/mediatek/clk-pll.c 102 */;
}
