# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../" \
"../../../../check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" \
"../../../../check32net.srcs/sources_1/imports/step1/USER_PKG.sv" \
"../../../../check32net.srcs/sources_1/imports/step1/network_module.sv" \
"../../../../check32net.srcs/sim_1/imports/simulation/sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
