$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 32 $ a [31:0] $end
  $var wire 32 % b [31:0] $end
  $var wire  1 & carry [0:0] $end
  $var wire  1 ( overflow $end
  $var wire 32 ) result [31:0] $end
  $var wire  1 # sub_add $end
  $var wire  1 ' zero $end
  $scope module ALU32_Test $end
   $var wire 32 $ a [31:0] $end
   $var wire 32 % b [31:0] $end
   $var wire 32 * b_withCin [31:0] $end
   $var wire  1 & carry [0:0] $end
   $var wire  1 ( overflow $end
   $var wire 32 ) result [31:0] $end
   $var wire  1 # sub_add $end
   $var wire  1 , test1_expected_carry [0:0] $end
   $var wire  1 , test1_expected_overflow $end
   $var wire 32 + test1_expected_result [31:0] $end
   $var wire  1 , test1_expected_zero $end
   $var wire  1 , test2_expected_carry [0:0] $end
   $var wire  1 , test2_expected_overflow $end
   $var wire 32 - test2_expected_result [31:0] $end
   $var wire  1 , test2_expected_zero $end
   $var wire  1 ' zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b00111010110111100110100010110001 $
b11111000101001000011001011101011 %
0&
0'
0(
b00110011100000101001101110011100 )
b11111000101001000011001011101011 *
b00110011100000101001101110011100 +
0,
b11110001010010000110010111011111 -
#2
b10110110011010011111110100101110 %
#3
