sim_seconds                                  0.335160                       # Number of seconds simulated
sim_ticks                                335160111000                       # Number of ticks simulated
final_tick                               4697138648500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3657144                       # Simulator instruction rate (inst/s)
host_op_rate                                  3927914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              786812899                       # Simulator tick rate (ticks/s)
host_mem_usage                                2992008                       # Number of bytes of host memory used
host_seconds                                   425.97                       # Real time elapsed on the host
sim_insts                                  1557840226                       # Number of instructions simulated
sim_ops                                    1673180520                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       305920                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        86016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       261632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       321792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           999936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       802560                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        802560                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         1195                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          336                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         1022                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         1257                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3906                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         3135                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             3135                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         7638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       912758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        19859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       256642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        19859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       780618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        16040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       960114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             2983458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         7638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        19859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        19859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        16040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         8402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          71799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2394557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2394557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2394557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         7638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       912758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        19859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       256642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        19859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       780618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        16040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       960114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            5378015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3906                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     3135                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   31248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  25080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               999936                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                803072                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                999936                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             802560                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          505                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3848                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3872                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3984                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            4000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3872                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            3128                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            3112                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            3128                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            3160                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            3152                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            3185                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            3104                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            3127                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                335159800000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               31248                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              25080                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1050                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1076                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1077                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1078                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                 1079                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                 1079                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                 1079                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                 1079                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                 1054                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                 1028                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         8154                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   221.119451                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.684438                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.010182                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         1020     12.51%     12.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           53      0.65%     13.16% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           33      0.40%     13.56% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           14      0.17%     13.74% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           40      0.49%     14.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           50      0.61%     14.84% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          989     12.13%     26.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5955     73.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         8154                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples         1026                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    30.471735                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.164878                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    12.354586                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            23      2.24%      2.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          137     13.35%     15.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          349     34.02%     49.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          257     25.05%     74.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          135     13.16%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           66      6.43%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           31      3.02%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65           15      1.46%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            6      0.58%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            5      0.49%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total         1026                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples         1026                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.460039                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.400337                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.863346                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            967     94.25%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             59      5.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total         1026                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  866207992                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1395861592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 99993600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   27720.43                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              44670.43                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       2.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27308                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 20882                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 47601164.61                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 304851135886                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     859214229                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          4597689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          4713811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          4766428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          4773686.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          3101616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               3179952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               3215448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               3220344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         14732390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         15149222.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         15231590.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             15088320                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        9757532.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        9833840.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        9907246.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        9853747.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      8634294682.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      8635827116.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      8637865326.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      8638582377.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       95347902864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       95346558624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       95344770720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      95344141728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        133565854159.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        133566729951.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        133567224144.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        133567127588.160019                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.864434                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.864945                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.865233                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.865176                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       316928                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        80896                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       261120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       319488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           995328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       805376                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        805376                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         1238                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          316                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         1020                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         1248                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3888                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         3146                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             3146                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       945602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        10693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       241365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        18332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       779090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       953240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             2969709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        10693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        18332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          46593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2402959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2402959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2402959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       945602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        10693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       241365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        18332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       779090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       953240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            5372668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3888                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     3146                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   31104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  25168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               995328                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                805120                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                995328                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             805376                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         5694                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3952                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3888                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3816                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3896                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3928                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3928                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3864                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            3191                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            3096                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            3136                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            3112                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            3136                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            3168                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            3193                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            3128                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                335312694000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               31104                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              25168                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3886                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1040                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1041                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1048                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1059                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1060                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1060                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 1061                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 1061                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 1060                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 1060                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 1053                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 1042                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         8149                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   220.940974                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   190.432051                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    75.107359                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63         1026     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           44      0.54%     13.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           36      0.44%     13.57% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           27      0.33%     13.90% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           33      0.40%     14.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           43      0.53%     14.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         1009     12.38%     27.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5931     72.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         8149                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         1042                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.834933                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    10.801306                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1             2      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9            17      1.63%      1.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17          106     10.17%     12.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          413     39.64%     51.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          266     25.53%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          139     13.34%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           58      5.57%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           30      2.88%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            4      0.38%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            4      0.38%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-89            3      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1042                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         1042                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.145873                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.118991                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.218583                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.19%      0.19% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.19%      0.38% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           1016     97.50%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             22      2.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1042                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  910749532                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1437962332                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 99532800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29280.78                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46230.78                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  27182                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 20933                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 47670272.11                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 304849804867                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     860531498                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          4827513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          4791830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          4840214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          4976899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          3256656.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               3232584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               3265224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               3357432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         15623961.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         15384844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         15396825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         15868569.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        10122485.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        10026270.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        10102579.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        10278835.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      8637048138.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      8636044901.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      8637036647.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      8640531558.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       95345486736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      95346366768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       95345496816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       95342431104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        133567832876.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        133567314584.640015                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        133567605691.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        133568911783.679993                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.865588                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.865286                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.865456                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.866217                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       312320                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        83456                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       258816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       320256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           994048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       801024                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        801024                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         1220                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          326                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         1011                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         1251                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3883                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         3129                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             3129                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         6874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       931853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        16040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       249003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        19095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       772216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       955531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             2965890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         6874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        16040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        19095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          56522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2389974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2389974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2389974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         6874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       931853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        16040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       249003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        19095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       772216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       955531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            5355864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3883                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     3129                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   31064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  25032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               994048                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                800512                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                994048                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             801024                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          840                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3832                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3824                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3904                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3912                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3904                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3992                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3856                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            3112                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            3128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            3119                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            3104                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            3120                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            3184                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            3128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            3121                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                335160175000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               31064                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              25032                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3883                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                 1026                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                 1026                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                 1026                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                 1027                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                 1027                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                 1027                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                 1027                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                 1028                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                 1028                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1053                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1075                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1074                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1074                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                 1074                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                 1075                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                 1074                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                 1073                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                 1048                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                 1026                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         8123                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.927244                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   190.520850                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.065215                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63         1013     12.47%     12.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           56      0.69%     13.16% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           36      0.44%     13.60% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           18      0.22%     13.82% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           46      0.57%     14.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           55      0.68%     15.07% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          976     12.02%     27.08% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5923     72.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         8123                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples         1026                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    30.237817                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.269852                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    11.435075                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9            14      1.36%      1.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17          122     11.89%     13.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          383     37.33%     50.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          265     25.83%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          131     12.77%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           59      5.75%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           30      2.92%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65           12      1.17%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            5      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-81            4      0.39%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total         1026                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples         1026                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.382066                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.327339                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.770278                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.10%      0.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.10%      0.29% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            972     94.74%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             51      4.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total         1026                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  867564156                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1394098956                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 99404800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   27928.28                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              44878.28                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  27153                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 20805                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.11                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 47798085.42                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 304855115616                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     855451884                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          4600108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               4696272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          4783363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          4754937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               3103248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               3168120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               3226872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          3207696.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             14676480                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         14956531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         15304972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         14972006.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        9810616.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        9840476.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        9986457.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        9854161.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      8633461023.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      8636780502.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      8636703402.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      8639119563.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      95348633328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       95345721504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       95345789136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       95343669696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        133565752189.440018                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        133566630791.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        133567261588.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        133567045446.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.864375                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.864887                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.865255                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.865129                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       312320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        80128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       259328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       317952                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           990208                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       798208                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        798208                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         1220                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          313                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         1013                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         1242                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3868                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         3118                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             3118                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         6874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       931853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        10693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       239074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        21387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       773744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       948657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             2954433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         6874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        10693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        21387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         8402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          51939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2381572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2381572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2381572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         6874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       931853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        10693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       239074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        21387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       773744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       948657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            5336005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3868                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     3118                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   30944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  24944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               990208                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                797696                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                990208                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             798208                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          727                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3848                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3904                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3856                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3848                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3944                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3848                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3816                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            3032                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            3128                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            3104                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            3160                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            3136                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            3097                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            3104                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            3167                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                335283412000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               30944                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              24944                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3868                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1041                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1068                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 1069                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 1046                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                   14                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                   13                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         8047                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   222.182677                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   191.976580                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.358410                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         1007     12.51%     12.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           29      0.36%     12.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           21      0.26%     13.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           12      0.15%     13.28% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           21      0.26%     13.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           37      0.46%     14.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          991     12.32%     26.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5929     73.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         8047                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples         1017                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    30.387414                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    11.765899                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            14      1.38%      1.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          150     14.75%     16.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          329     32.35%     48.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          254     24.98%     73.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          148     14.55%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           66      6.49%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           34      3.34%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           11      1.08%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            6      0.59%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            3      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1017                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples         1017                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.511308                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.445364                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.957753                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            952     93.61%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             65      6.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1017                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  861564640                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1386065440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 99020800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   27842.70                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              44792.70                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       2.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    2.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  27046                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 20779                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 47993617.52                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 304864146767                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     846189598                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          4644259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          4609180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          4716835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          4689014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               3133032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               3109368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               3181992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               3163224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         15023923.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         14729894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         15128755.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             14796288                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        9784074.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        9747578.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2             9963648                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3             9787392                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      8635471436.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      8635479315.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      8636225258.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      8638095588.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      95346869808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       95346862896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       95346208560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       95344567920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        133566393917.760010                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        133566005618.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        133566892434.240005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        133566566811.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.864749                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.864523                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.865040                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.864850                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       314624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        81664                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       258560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       318720                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           993536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       800512                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        800512                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         1229                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          319                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         1010                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         1245                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3881                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3127                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3127                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       938727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        19095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       243657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        19095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       771452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         6874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       950948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             2964362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        19095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        19095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         6874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         8402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          58814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2388447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       938727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        19095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       243657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        19095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       771452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         6874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       950948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            5352809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3881                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3127                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   31048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  25016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               993536                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                800768                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                993536                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             800512                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         1047                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3888                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3800                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3872                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3936                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3936                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3848                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3808                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            3128                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            3104                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            3168                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            3144                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            3120                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            3152                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            3135                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            3073                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                335160175000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               31048                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              25016                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3881                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1022                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1022                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1024                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1042                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1071                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1072                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1072                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                 1073                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                 1073                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                 1073                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                 1073                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                 1054                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                 1025                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                   10                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                   10                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    9                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         8127                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.783069                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.335011                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.132130                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63         1016     12.50%     12.50% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           55      0.68%     13.18% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           37      0.46%     13.63% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           24      0.30%     13.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           40      0.49%     14.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           52      0.64%     15.06% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          997     12.27%     27.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5906     72.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         8127                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples         1024                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.320312                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    28.349986                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    11.395963                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9            10      0.98%      0.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17          140     13.67%     14.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          357     34.86%     49.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          260     25.39%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          146     14.26%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           60      5.86%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           29      2.83%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           16      1.56%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            3      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1024                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples         1024                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.437500                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.375693                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.881120                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.10%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.10%      0.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            963     94.04%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             58      5.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1024                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  913905272                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1440168872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 99353600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29435.24                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46385.24                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.16                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  27132                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 20813                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 47825367.44                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 304853857777                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     856662623                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          4617043.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          4699900.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2               4826304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          4751308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               3114672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               3170568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               3255840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               3205248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         14880652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         15037401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         15455731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         14925081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        9784074.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        9860382.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        9923420.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        9897292.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      8633835089.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      8636155217.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      8638737563.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      8638934117.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       95348305200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       95346270000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       95344004784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      95343832368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        133566004116.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        133566660855.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        133567671027.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        133567012801.920013                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.864522                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.864905                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.865494                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.865110                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       310272                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        82176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       262656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       319488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           990464                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       801792                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        801792                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         1212                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          321                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         1026                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         1248                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3869                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         3132                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             3132                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       925743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        16804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       245184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        12985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       783673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       953240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             2955197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         1528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        16804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        12985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          46593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2392266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2392266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2392266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       925743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        16804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       245184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        12985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       783673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       953240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            5347462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3869                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     3132                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   30952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  25056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               990464                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                802048                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                990464                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             801792                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          537                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3872                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3856                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3864                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3840                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3944                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3864                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3824                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            3168                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            3136                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            3120                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            3144                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            3144                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            3143                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            3121                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            3088                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                335265486000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               30952                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              25056                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3869                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1027                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1048                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1069                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1068                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1048                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         8114                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   220.915948                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   190.099639                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.353076                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         1037     12.78%     12.78% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           49      0.60%     13.38% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           21      0.26%     13.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           12      0.15%     13.79% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           26      0.32%     14.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           50      0.62%     14.73% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         1012     12.47%     27.20% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5907     72.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         8114                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1028                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    30.108949                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    12.264046                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             5      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            25      2.43%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          150     14.59%     17.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          330     32.10%     49.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          257     25.00%     74.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          135     13.13%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           71      6.91%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           29      2.82%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65           17      1.65%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            6      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            2      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1028                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1028                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.381323                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.331366                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.705287                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            979     95.23%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             49      4.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1028                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  863106676                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1387743076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 99046400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   27885.33                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              44835.33                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  27049                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 20853                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 47888228.25                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 304851651396                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     858684969                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          4662403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          4658774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          4747075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          4797273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               3145272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               3142824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               3202392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          3236256.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         15040396.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         14735884.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             15100800                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         15199641.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        9833840.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        9750896.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        9896878.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        9920517.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      8635736062.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      8636023287.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      8637350302.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      8638924158.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       95346637680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      95346385728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       95345221680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       95343841104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        133566523039.679993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        133566164780.160019                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        133566986512.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        133567386336                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.864825                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.864616                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.865095                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.865328                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       309248                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        85760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       257280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       320256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           999680                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       803840                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        803840                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         1208                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          335                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         1005                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         1251                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3905                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         3140                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             3140                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       922687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        15276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       255878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        25970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       767633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        22151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       955531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             2982694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         3055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        15276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        25970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        22151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          71799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2398376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2398376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2398376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       922687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        15276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       255878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        25970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       767633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        22151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       955531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            5381070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3905                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     3140                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   31240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  25120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               999680                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                803840                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                999680                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             803840                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      1203956                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3888                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3888                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3920                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3920                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3920                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            3128                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            3136                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            3160                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            3112                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            3167                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            3144                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            3169                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            3104                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                335334250000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               31240                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              25120                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3905                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1027                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1028                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1028                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1028                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1029                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1029                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1048                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1078                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1080                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1080                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 1080                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 1079                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 1079                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 1079                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 1060                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 1030                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         8150                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   221.290798                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.658415                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.041698                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63         1038     12.74%     12.74% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           34      0.42%     13.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           25      0.31%     13.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           17      0.21%     13.67% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           26      0.32%     13.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           43      0.53%     14.52% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255         1013     12.43%     26.94% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5954     73.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         8150                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         1028                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    30.396887                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    28.085715                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.287297                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9            24      2.33%      2.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          141     13.72%     16.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          340     33.07%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          270     26.26%     75.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          129     12.55%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           64      6.23%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           27      2.63%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65           24      2.33%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            3      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            4      0.39%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1028                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         1028                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.435798                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.376283                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.850488                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            970     94.36%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             57      5.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1028                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  870222624                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1399740624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 99968000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   27856.04                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              44806.04                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       2.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  27299                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 20911                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 47598899.93                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 304882691818                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     827644547                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          4595270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          4657564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          4713811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          4737398.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               3099984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               3142008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               3179952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               3195864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             14708928                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         14949043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         14984985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         15003955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        9740943.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        9820569.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        9867018.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        9834255.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      8633479080.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      8634428801.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      8636280744.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      8636810270.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      95348617488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       95347784400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      95346159888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       95345695392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        133565709079.680023                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        133566249771.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        133566653784.960022                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        133566744520.319992                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.864350                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.864665                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.864901                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.864954                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       307712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        82944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       257536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       321536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           995328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       800000                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        800000                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         1202                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          324                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         1006                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         1256                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3888                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3125                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3125                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       918104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        18332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       247476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        25970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       768397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       959350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             2969709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        18332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        25970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          64924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2386919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2386919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2386919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       918104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        18332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       247476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        25970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       768397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       959350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            5356628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3888                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3125                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   31104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  25000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               995328                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                799488                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                995328                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             800000                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          796                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3816                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3928                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3888                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3872                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3968                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            3080                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            3119                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            3112                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            3168                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            3136                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            3081                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            3096                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            3192                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                335273422000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               31104                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              25000                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3887                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                 1026                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                 1044                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1068                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1068                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1066                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                 1066                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                 1066                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                 1066                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                 1066                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                 1048                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    9                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         8076                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   222.240713                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   191.899168                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.429965                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         1021     12.64%     12.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           20      0.25%     12.89% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           17      0.21%     13.10% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           15      0.19%     13.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           18      0.22%     13.51% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           22      0.27%     13.78% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         1010     12.51%     26.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5953     73.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         8076                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples         1023                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.365591                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    28.001048                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.477897                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            24      2.35%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          145     14.17%     16.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          344     33.63%     50.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          253     24.73%     74.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          135     13.20%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           58      5.67%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           33      3.23%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           16      1.56%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73           10      0.98%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            2      0.20%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-89            3      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total         1023                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples         1023                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.422287                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.367235                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.789722                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            969     94.72%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             54      5.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total         1023                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  852224848                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1379437648                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 99532800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   27399.20                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              44349.20                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  27195                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 20817                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 47807417.94                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 304860363954                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     849972411                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          4640025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               4626720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          4764614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          4682966.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          3130176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               3121200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               3214224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               3159144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             15050880                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         14836723.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         15252556.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         14860185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        9774120.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        9757532.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        10020049.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        9780756.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      8635267494.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      8635056330.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2        8637861168                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      8637481794.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       95347048704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       95347233936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       95344773552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       95345106336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        133566378786.240005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        133566099826.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        133567353550.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        133566538567.680008                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.864740                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.864578                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.865309                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.864834                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       309504                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        85504                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       260864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       319744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           996352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       804352                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        804352                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         1209                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          334                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         1019                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         1249                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3892                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3142                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3142                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       923451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        19859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       255114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        16804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       778327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       954004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         7638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             2972764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        19859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        16804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         7638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          58814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2399904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2399904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2399904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       923451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        19859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       255114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        16804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       778327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       954004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         7638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            5372668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3892                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3142                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   31136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  25136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               996352                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                804352                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                996352                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             804352                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          409                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3880                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3824                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3912                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3952                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3864                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3944                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3904                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            3191                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            3112                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            3152                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            3136                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            3104                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            3160                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            3153                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            3128                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                335275021000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               31136                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              25136                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3890                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3890                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3890                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3891                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3891                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3891                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3891                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3891                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 1030                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 1030                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1030                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1030                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1032                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1032                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1032                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1032                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1033                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1033                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1033                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1033                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1040                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1067                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1067                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1069                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                 1068                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                 1068                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                 1067                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                 1067                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                 1059                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                 1032                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                   13                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                   11                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         8147                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.026636                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   190.403668                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    75.170219                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63         1032     12.67%     12.67% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           45      0.55%     13.22% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           28      0.34%     13.56% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           20      0.25%     13.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           32      0.39%     14.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           46      0.56%     14.77% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255         1002     12.30%     27.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5942     72.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         8147                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples         1031                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    30.199806                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    28.085421                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    11.733730                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9            17      1.65%      1.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17          145     14.06%     15.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          353     34.24%     49.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          255     24.73%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          152     14.74%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           56      5.43%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           32      3.10%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            9      0.87%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            9      0.87%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1031                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples         1031                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.380213                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.328579                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.730076                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              2      0.19%      0.19% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            979     94.96%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             50      4.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1031                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  895084156                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1422839356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 99635200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   28747.56                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              45697.56                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  27205                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 20920                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 47664916.26                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 304869155847                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     841180518                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               4641840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1               4753728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               4826304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          4800297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               3131400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               3206880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               3255840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          3238296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         14987980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         15512140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             15325440                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         15208627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        9833840.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        9903513.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        9999728.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        9996825.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0        8633387808                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      8634377364.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      8638343524.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      8637390357.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       95348697552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       95347829520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       95344350432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       95345186544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        133566147806.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        133567050531.839996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        133567568654.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        133567288332.479996                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.864606                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.865132                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.865434                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.865271                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       316160                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        75776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       261632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       317952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           991488                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       799488                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        799488                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         1235                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         1022                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         1242                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3873                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         3123                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             3123                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       943310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        11457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       226089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        17568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       780618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        10693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       948657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         6111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             2958252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        11457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        17568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        10693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         6111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          49648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2385391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2385391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2385391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       943310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        11457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       226089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        17568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       780618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        10693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       948657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         6111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            5343643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3873                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     3123                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   30984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  24984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               991488                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                799488                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                991488                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             799488                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          703                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3800                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3896                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3928                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3872                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3920                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3840                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3816                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            3056                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            3120                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            3136                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            3136                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            3135                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            3136                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            3104                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            3161                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                335160288000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               30984                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              24984                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3873                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1024                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1024                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1024                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1024                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1040                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1066                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1066                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1065                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1065                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1066                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1066                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1065                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1050                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1024                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                   11                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                   11                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                   11                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         8066                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   222.040169                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.764112                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.479636                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         1011     12.53%     12.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           33      0.41%     12.94% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           22      0.27%     13.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.11%     13.33% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           24      0.30%     13.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           35      0.43%     14.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          997     12.36%     26.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5935     73.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         8066                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1023                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    30.271750                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    12.450153                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            23      2.25%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          136     13.29%     15.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          362     35.39%     51.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          239     23.36%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          137     13.39%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           73      7.14%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           25      2.44%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           12      1.17%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            7      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            4      0.39%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-89            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-113            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1023                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1023                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.422287                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.367235                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.789722                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            969     94.72%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             54      5.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1023                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  864042072                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1389220872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 99148800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   27886.72                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              44836.72                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  27079                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 20823                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 47907416.81                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 304878076901                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     832528099                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          4604947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          4692643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          4740422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          4719254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               3106512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               3165672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               3197904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               3183624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         14956531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         15011942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         15068851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         15016435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        9784074.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        9803980.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        9943326.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        9940423.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      8633684828.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      8636375410.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      8637302257.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      8636784606.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      95348437008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      95346076848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       95345263824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       95345717904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        133566041285.760010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        133566593881.920013                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        133566983971.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        133566829632.959991                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.864544                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.864866                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.865093                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.865003                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       310784                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        82688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       259072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       317440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           995584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       799488                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        799488                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         1214                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          323                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         1012                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         1240                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3889                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         3123                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             3123                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       927270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        19859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       246712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        25970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       772980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        12985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       947129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         6111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             2970473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        19859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        25970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        12985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         6111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          69507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2385391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2385391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2385391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       927270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        19859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       246712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        25970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       772980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        12985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       947129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         6111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            5355864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3889                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     3123                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   31112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  24984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               995584                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                799744                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                995584                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             799488                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       175532                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3856                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3952                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3920                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3872                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            3113                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            3120                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            3152                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            3128                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            3120                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            3120                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            3120                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            3119                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                335290615000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               31112                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              24984                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3889                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1021                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1021                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1021                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1021                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1045                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1078                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1079                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1078                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1077                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1077                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1077                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1077                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1053                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         8095                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   221.782335                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   191.245285                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    74.768927                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         1031     12.74%     12.74% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           22      0.27%     13.01% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           26      0.32%     13.33% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            7      0.09%     13.42% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           26      0.32%     13.74% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           33      0.41%     14.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         1005     12.42%     26.56% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5945     73.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         8095                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples         1019                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.531894                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    12.801481                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9            19      1.86%      1.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17          147     14.43%     16.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          346     33.95%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          249     24.44%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          131     12.86%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           60      5.89%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           34      3.34%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           12      1.18%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73           11      1.08%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            5      0.49%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            4      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1019                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples         1019                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.526006                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.458288                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.983741                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            952     93.42%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             67      6.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1019                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  862172616                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1389521016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 99558400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   27711.90                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              44661.90                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  27192                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 20817                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 47816687.82                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 304870380574                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     839955791                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          4595270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          4718649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          4731955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          4731955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               3099984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          3183216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               3192192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               3192192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         14824243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         15299980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         15056371.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         14932569.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        9777853.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        9850429.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        9860382.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        9886924.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      8632985506.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      8635823449.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      8638322019.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      8636869477.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      95349050448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       95346561024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       95344369296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       95345643456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        133565800690.560013                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        133566904134.720001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        133566999601.919998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        133566723960                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.864403                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.865047                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.865102                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.864942                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       313088                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        84736                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       254976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       319232                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           991744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       797440                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        797440                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         1223                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          996                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         1247                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3874                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         3115                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             3115                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       934145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        14512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       252822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         2291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        24442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       760759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       952476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             2959016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        14512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        24442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         8402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         1528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          52703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2379281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2379281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2379281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       934145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        14512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       252822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         2291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        24442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       760759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       952476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            5338296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3874                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     3115                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   30992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  24920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               991744                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                797952                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                991744                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             797440                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       377191                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3904                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3840                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3880                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3816                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3936                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            3136                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            3088                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            3128                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            3097                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            3160                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            3088                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            3119                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            3120                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                335316406000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               30992                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              24920                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3874                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1020                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1036                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1065                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1067                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1051                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 1022                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         8089                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   221.250587                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.639617                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.046050                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         1029     12.72%     12.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           32      0.40%     13.12% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           31      0.38%     13.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           14      0.17%     13.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           34      0.42%     14.09% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           34      0.42%     14.51% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         1008     12.46%     26.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5907     73.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         8089                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1021                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    30.354554                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.124342                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            16      1.57%      1.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17          154     15.08%     16.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          343     33.59%     50.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          241     23.60%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          134     13.12%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           74      7.25%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           36      3.53%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65           14      1.37%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            4      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            3      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1021                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1021                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.423115                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.367960                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.791378                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            967     94.71%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             54      5.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1021                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  862409440                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1387723840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 99174400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   27826.84                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              44776.84                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.22                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  27085                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 20754                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 47977737.30                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 304859000024                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     851336341                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          4610390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          4647283.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          4650307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3               4780944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               3110184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               3135072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               3137112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               3225240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         14904115.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         14749363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         14812761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         15036902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        9770803.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        9734722.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        9823887.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        9976504.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      8633807838.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      8635606047.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      8635420491.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      8638101060.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       95348329104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      95346751728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       95346914496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       95344563120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        133565999820.479996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        133566091601.280014                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        133566226440.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        133567151156.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.864520                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.864573                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.864652                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.865191                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       316928                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        81408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       262400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       316416                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           998400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       801792                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        801792                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         1238                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          318                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         1025                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         1236                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3900                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         3132                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             3132                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       945602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        12985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       242893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        19859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       782909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         9166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       944074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         7638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             2978875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        12985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        19859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         9166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         7638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          54231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2392266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2392266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2392266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       945602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        12985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       242893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        19859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       782909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         9166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       944074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         7638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            5371140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3900                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     3132                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   31200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  25056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               998400                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                801856                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                998400                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             801792                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          963                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3816                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3888                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3856                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3824                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            4064                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            3080                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            3144                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            3112                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            3128                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            3135                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            3145                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            3082                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3232                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                335152961000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               31200                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              25056                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3898                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3899                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3900                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                 1024                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1042                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1073                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1072                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1072                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                 1073                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                 1073                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                 1073                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                 1073                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                 1056                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                 1025                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   12                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                   11                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         8116                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.839330                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.420701                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.672862                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         1023     12.60%     12.60% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           37      0.46%     13.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           18      0.22%     13.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           14      0.17%     13.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           16      0.20%     13.65% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           37      0.46%     14.11% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         1013     12.48%     26.59% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5958     73.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         8116                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples         1023                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.459433                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    28.404953                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    11.660061                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9            13      1.27%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          137     13.39%     14.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          347     33.92%     48.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          275     26.88%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          134     13.10%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           59      5.77%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           36      3.52%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65           12      1.17%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            7      0.68%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total         1023                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples         1024                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.476562                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.414840                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.894437                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            963     94.04%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             61      5.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total         1024                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  867328484                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1396168484                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 99840000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   27798.99                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44748.99                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       2.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  27262                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 20881                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 47661115.05                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 304859111193                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     850638928                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          4622486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          4676313.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          4721068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          4814812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               3118344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          3154656.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               3184848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               3248088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         14973004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         15072844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         15012441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         15281510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        9843793.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        9747578.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        9970283.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        9999728.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      8633572706.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      8635847034.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      8637457936.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3        8638884432                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       95348535360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       95346540336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       95345127264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       95343875952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        133566133080.960007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        133566506148.480011                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        133566941227.200012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        133567571908.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.864597                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.864815                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.865068                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.865436                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       318208                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        85248                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       253952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       317440                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           992768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       800512                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        800512                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         1243                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          333                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         1240                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3878                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         3127                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             3127                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       949421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        14512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       254350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        16040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       757704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         9930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       947129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         5347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         3055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             2962071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        14512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        16040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         9930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         5347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          50412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2388447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       949421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        14512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       254350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        16040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       757704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         9930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       947129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         3055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            5350517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3878                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     3127                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   31024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  25016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               992544                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                800512                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                992768                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             800512                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          506                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3912                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3856                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3896                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3817                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3888                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3888                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3904                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3856                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            3120                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            3104                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            3128                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            3112                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            3152                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            3112                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            3191                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            3097                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                335257602000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               31024                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              25016                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3878                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3877                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 1021                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1023                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1043                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1069                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1071                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1071                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 1071                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 1070                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 1070                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 1070                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 1051                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                   11                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                   10                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         8101                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   221.337613                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.722544                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.021315                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63         1030     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           36      0.44%     13.16% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           25      0.31%     13.47% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           13      0.16%     13.63% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           28      0.35%     13.97% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           43      0.53%     14.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255         1002     12.37%     26.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5924     73.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         8101                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         1022                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    30.341487                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    12.467149                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             9      0.88%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            21      2.05%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          124     12.13%     15.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          357     34.93%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          251     24.56%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          137     13.41%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           64      6.26%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           31      3.03%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           13      1.27%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73           10      0.98%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            4      0.39%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1022                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         1022                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.477495                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.415617                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.896691                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            959     93.84%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.10%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             61      5.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1022                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  858093014                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1383831164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 99254400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   27665.25                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              44615.25                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  27104                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 20828                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 47859757.60                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 304842917388                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     867418977                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          4708972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          4722883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          4689014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3               4786992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               3176688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               3186072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               3163224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               3229320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         15333926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             15065856                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         14904614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         15199641.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        9900195.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        9810616.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        9893560.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        9970283.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      8634496052.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      8637747076.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      8636110401.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      8637653669.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      95347725408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       95344873632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       95346309312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      95344955568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        133566808628.160019                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        133566873521.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        133566537511.680008                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        133567262859.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.864991                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.865029                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.864833                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.865256                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       307456                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        83712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       262400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       320512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           992256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       800512                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        800512                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         1201                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          327                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         1025                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         1252                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3876                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         3127                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             3127                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       917341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        13749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       249767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        16040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       782909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        14512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       956295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         6111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             2960543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        13749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        16040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        14512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         6111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          54231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2388447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2388447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       917341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        13749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       249767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        16040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       782909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        14512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       956295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         6111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            5348990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3876                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     3127                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   31008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  25016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               992256                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                800000                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                992256                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             800512                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs          495                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3808                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3888                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3888                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3896                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3832                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            3152                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            3096                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            3136                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            3128                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            3120                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            3121                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            3151                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            3096                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                335314140000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               31008                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              25016                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3876                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1024                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1042                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1081                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1080                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1080                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                 1080                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                 1080                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                 1080                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                 1078                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                 1060                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         8099                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.293493                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   190.961049                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.817200                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         1016     12.54%     12.54% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           30      0.37%     12.92% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           39      0.48%     13.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           30      0.37%     13.77% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           39      0.48%     14.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           32      0.40%     14.64% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          996     12.30%     26.94% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5917     73.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         8099                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples         1021                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    30.331048                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.334079                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            17      1.67%      1.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17          148     14.50%     16.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          347     33.99%     50.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          267     26.15%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          110     10.77%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           68      6.66%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           32      3.13%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           20      1.96%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            6      0.59%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            3      0.29%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1021                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples         1021                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.485798                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.420133                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.944082                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            957     93.73%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             63      6.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1021                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  889204960                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1414790560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 99225600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28676.63                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45626.63                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       2.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    2.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  27098                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 20811                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 47881499.36                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 304876619003                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     833717362                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          4639420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          4718044.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          4787596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          4852915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               3129768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               3182808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               3229728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               3273792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         15032409.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         15276518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             15188160                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         15404313.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        9810616.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        9876971.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        9947059.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        10056130.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      8634284668.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      8635442981.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      8636827014.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      8638836442.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       95347910832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      95346894768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       95345680704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      95343918048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        133566275100.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        133566859477.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        133567127647.679993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        133567809026.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.864680                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.865021                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.865177                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.865574                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       314112                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        80896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       259840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       319744                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           994304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       796672                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        796672                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         1227                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          316                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         1015                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         1249                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3884                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3112                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3112                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         3819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       937200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        15276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       241365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        21387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       775271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker          764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         8402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       954004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         1528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             2966654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         3819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        15276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        21387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         8402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          53467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2376989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2376989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2376989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         3819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       937200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        15276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       241365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        21387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       775271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker          764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         8402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       954004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         1528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            5343643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3884                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3112                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   31072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  24896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               994304                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                796672                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                994304                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             796672                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          516                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3864                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3888                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3872                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3920                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3824                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3864                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3944                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            3096                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            3104                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            3104                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            3095                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            3128                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            3112                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            3129                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3128                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                335314282000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               31072                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              24896                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3884                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                 1037                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1071                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                 1072                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                 1050                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                 1016                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                   12                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                   11                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         8065                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   222.067700                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   191.922975                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    74.359566                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         1006     12.47%     12.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           27      0.33%     12.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           26      0.32%     13.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           22      0.27%     13.40% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           26      0.32%     13.73% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           29      0.36%     14.09% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          994     12.32%     26.41% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5935     73.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         8065                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.642998                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    28.803120                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    11.220696                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9             6      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17          112     11.05%     11.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          383     37.77%     49.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          264     26.04%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          130     12.82%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           66      6.51%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           34      3.35%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65           11      1.08%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            5      0.49%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.552268                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.481397                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     2.029090                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            944     93.10%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             70      6.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  867578104                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1394248504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 99430400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   27921.54                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              44871.54                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       2.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    2.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  27145                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 20758                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 47929428.53                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 304858219342                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   29449683000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     852117023                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          4676918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          4655750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          4681756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          4769452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               3155064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               3140784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               3158328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               3217488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         15256051.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1             14988480                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         14849702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             15140736                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        9810616.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        9817251.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        9847111.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        9970283.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      29551467384.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      8634963470.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      8635322324.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      8637832604.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      8638363552.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       95347315392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      95347000608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      95344798608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       95344332864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        133566644897.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        133566392583.360016                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        133566635496.000015                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        133567261761.600006                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.864896                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.864748                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.864890                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.865255                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               38662                       # Transaction distribution
system.membus.trans_dist::ReadResp              38662                       # Transaction distribution
system.membus.trans_dist::WriteReq                148                       # Transaction distribution
system.membus.trans_dist::WriteResp               148                       # Transaction distribution
system.membus.trans_dist::Writeback             50053                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          3952924                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         618616                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1770417                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.membus.trans_dist::ReadExReq            894152                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23791                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      7386698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7387590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7387590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     28724993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28726777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28726777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19331000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    633288500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       148000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        74000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    825874500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   2042475921                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    341691506                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    885208500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         8500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    472460202                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    392551500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq           98                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp           88                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         2715                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         3801                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3866                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       272999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       686000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback     11807953                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      8805497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     40239000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        34500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp         9500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          6632                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         3955                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            20922949                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           40934500                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          3671501                       # Total snoops (count)
system.membus.snoop_fanout::samples           5554125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5554125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5554125                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              296500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 446                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          1742161000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             1882625                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1911122500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded            1833018                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              38363                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             38363                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            50053                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         1764584                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          5833                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        1770417                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            23791                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           23791                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         5672                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2952                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         3326                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3062                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         3091                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         3010                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2943                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        91312                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       603735                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       191404                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         3216                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         3020                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         3139                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         3085                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       928879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         5441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2998                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         3245                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3106                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2923                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2876                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        89835                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       605878                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       191177                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         3234                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         3143                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         3072                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       928838                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         5631                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2932                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         3250                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3283                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         3036                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         3048                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        91020                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       603640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       191406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         3002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         3187                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         3196                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         3178                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       928720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         5566                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2987                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2890                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         3162                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3124                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2906                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         3028                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        89798                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       605609                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       191258                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         3221                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         3064                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         3041                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         3158                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       928760                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               3715197                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       455680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       445696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       439040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       460288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       432640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       468224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       444928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       449792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       441088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       449024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       453632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       443392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       452352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       437760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       454144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       446720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      7174400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       441600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       454144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       456192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       448256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       439552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       441344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       451840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       433408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       460544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       449792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       452864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       447232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       449280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       436992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       458496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       434432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      7155968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       457216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       445440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       461056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       454144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       471552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       444160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       454912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       451584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       446976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       451072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       451840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       451328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       444672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       461824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       439808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       453120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      7240705                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       446208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       447488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       444416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       431360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       451328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       448768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       440576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       458496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       446464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       453632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       430848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       449024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       453888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       454400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       435968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       461056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      7153920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               28724993                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53701800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    378271762                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    470496600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   2470117200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      8165800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   2477264184                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     33307400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    235137271                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          751                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        23400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       519400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         1400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         8399                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          772                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           1                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             545800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              8399                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           42986800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              12728                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           35513200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               7498                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           35555800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               7443                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           36293000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               8055                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           36024400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               7852                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           35644000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               7546                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           35608800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               7538                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           35531400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               7511                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          280544400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             182544                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         1720216600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            1211001                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         562771600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            384180                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          35412800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              7512                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          36249000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              7995                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          35762600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              7699                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          35742200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              7713                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          35932200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              7809                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         773198661                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            458223                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         772226535                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            458182                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         773842616                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            458063                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         771406905                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            458104                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        38363                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        38363                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        50053                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      1764584                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         5833                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      1770417                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        23791                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        23791                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       928879                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       928838                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       928720                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       928760                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      3715197                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      7174400                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      7155968                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      7240705                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      7153920                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     28724993                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30690400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    153452000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    200212000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   1411667200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      4666400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   1416333600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     19032800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     95164000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           69                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3727                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        75100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      3387400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  3796                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      3462500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    416310400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       470656                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    416444800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       470656                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    416823300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       470657                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    416691200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       470656                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1664950400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      1832572                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            9093891                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8726794                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       367097                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               148                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              148                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            82014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         3965540                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        618796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4584336                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         4730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         4730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1941674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1941674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        11088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4849842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        11436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3261235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         9742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        39966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5464756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        13343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        85346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3960554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           42                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        14445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17735618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1419264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     11959216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        20392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1556480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3168444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        17800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5115648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     27348424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        23304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     10924288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     16619424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           84                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        23784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        57125                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78372353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   4869452584                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   6350044729                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       148000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        76495                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2665915021                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2123299269                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    341828412                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    891630450                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      2397934                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq   1025890261                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    945045972                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       153175                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5732                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           31                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1166                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        51832                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        35890                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          362                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          223                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        50748                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          174                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    985771729                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     86677405                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       835999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     26588272                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    409766383                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     72210479                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1405500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       529000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq    171697112                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      2190998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       295147                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6268                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1667398974                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          90273903                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        13595954                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15706346                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              15706346    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15706346                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11030002981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           15706793                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         180205942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              5544                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       89868409494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            26.8                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           4199028                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           6360950                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              6338                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         197633421                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              6080                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       93577788510                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            27.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           3152425                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           5302974                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              5292                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        649495883                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            19983                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     100531680684                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           30.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          4744403                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            31000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               31                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7539446                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             7517                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       1386927379                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            42673                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      74750205459                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           22.3                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          3426098                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            21000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               21                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          8514963                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             8499                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           227500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           228500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           228500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         15050492                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              463                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          8308997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              353                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        33515    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        33515                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        33515    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        33515                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        33515    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        33515                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        33515    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        33515                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            33515    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        33515                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        33515                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           33515    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        33515                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     62271                       # number of replacements
system.l2.tags.tagsinuse                  7979.420298                       # Cycle average of tags in use
system.l2.tags.total_refs                       81593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.310289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4731.526866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.782229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    56.717147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1547.421396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.176044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    58.226842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   429.189905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     4.102498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    66.225562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   532.296364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.566124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    35.208215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   299.193995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     9.052149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   149.190348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    55.544614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.577579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.006923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.188894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.007108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.052391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.008084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.064978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.004298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.036523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.018212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.006780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6601                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002686                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16988038                       # Number of tag accesses
system.l2.tags.data_accesses                 16988038                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5084                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         5437                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         7773                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         4444                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         5742                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         3416                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         5798                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           31                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        19538                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        55320                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         5921                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           21                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        42416                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        16255                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          344                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           98                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  177643                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            82014                       # number of Writeback hits
system.l2.Writeback_hits::total                 82014                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         4755                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          627                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data         6464                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data         1172                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13020                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data          119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                180                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         2344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         1535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4883                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5084                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          5437                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          8297                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         4444                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          5742                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          3887                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         5798                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           31                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         19538                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         57664                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         5921                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           21                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         42416                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         17790                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           344                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           107                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182526                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5084                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         5437                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         8297                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         4444                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         5742                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         3887                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         5798                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           31                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        19538                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        57664                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         5921                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           21                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        42416                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        17790                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          344                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          107                       # number of overall hits
system.l2.overall_hits::total                  182526                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          107                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        18768                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          338                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         4649                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          445                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         9802                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          257                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         3859                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          119                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           26                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38444                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       594719                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        95645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data       606122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       467645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1764180                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         4478                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          805                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          498                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5833                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         6698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data        16175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24195                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          107                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        19545                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          338                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         5187                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          445                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        16500                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          257                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        20034                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::total                  62639                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          107                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        19545                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          338                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         5187                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          445                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        16500                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          257                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        20034                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          119                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           33                       # number of overall misses
system.l2.overall_misses::total                 62639                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1809500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     13733000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   2426698693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       751000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     43938500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    600819389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      3424500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     57964000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   1266959583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3140500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     33221000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    497808870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3340500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4969157035                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      5085500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      4113498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      4322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     16652498                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       195000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2215000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       980000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2870500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6260500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     97127500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     67428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    834201000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data   2054385500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3054012500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     13733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   2523826193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     43938500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    668247389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      3424500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     57964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   2101160583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3140500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     33221000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   2552194370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8023169535                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1809500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     13733000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   2523826193                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       751000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     43938500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    668247389                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      3424500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     57964000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   2101160583                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3140500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     33221000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   2552194370                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15423500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8023169535                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         5544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        26541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         4450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         6080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         8065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         5826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        19983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        65122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         5946                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        42673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        20114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              216087                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        82014                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             82014                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       599474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        96272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data       612586                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       468817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1777200                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         4518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          825                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          617                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6013                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         1301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         9042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data        17710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29078                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5098                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         5544                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        27842                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         4450                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         6080                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         9074                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         5826                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        19983                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        74164                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         5946                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        42673                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        37824                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               245165                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5098                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         5544                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        27842                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         4450                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         6080                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         9074                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         5826                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        19983                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        74164                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         5946                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        42673                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        37824                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              245165                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.019300                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.707132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.001348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.055592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.576441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.004806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.022269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.150517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.004205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.006023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.191856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.257019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.209677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.177910                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.992068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.993487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.989448                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.997500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.992674                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.991147                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.980769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.975758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.807131                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.970065                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.597233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.533201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.740765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.913326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.437500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832072                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002746                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.019300                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.701997                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.001348                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.055592                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.571633                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.004806                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.022269                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.222480                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.004205                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.006023                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.529664                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.257019                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.235714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255497                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002746                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.019300                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.701997                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.001348                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.055592                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.571633                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.004806                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.022269                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.222480                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.004205                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.006023                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.529664                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.257019                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.235714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255497                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       129250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 128345.794393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129299.802483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 125166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 129995.562130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129236.263498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 122303.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130256.179775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129255.211487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       125620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 129264.591440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 128999.448044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129609.243697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 128480.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129257.024113                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     8.551097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data    43.007977                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     5.165627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     9.243122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     9.439228                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    43.546226                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data 43431.372549                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1217.391304                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  5764.056225                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1073.289902                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125003.217503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 125330.855019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 124544.789489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 127009.922720                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 124357.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126224.943170                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       129250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 128345.794393                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129128.994270                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 125166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 129995.562130                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128831.191247                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 122303.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130256.179775                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127343.065636                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       125620                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 129264.591440                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 127393.150145                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129609.243697                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 127606.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128085.849630                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       129250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 128345.794393                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129128.994270                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 125166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 129995.562130                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128831.191247                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 122303.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130256.179775                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127343.065636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       125620                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 129264.591440                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 127393.150145                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129609.243697                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 127606.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128085.849630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                50053                       # number of writebacks
system.l2.writebacks::total                     50053                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 81                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  81                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 81                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        18767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         4649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         9800                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         3854                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38363                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       594719                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        95645                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data       606122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       467645                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1764180                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         4478                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          805                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5833                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         6698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data        16175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24195                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        19544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         5187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        16498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        20029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             62558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        19544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         5187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        16498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        20029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            62558                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1655500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     11569500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   2220222193                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       685000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     38899000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    549680389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3063000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     50353000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   1159091583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2865500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     27872500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    454812370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14114500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3054500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4538052035                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data  32294976715                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   5199951013                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  32966023908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data  25455409778                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      2667500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  95919028914                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    243190452                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      2764999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     43627968                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     27038993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    316676412                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     88580500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     61510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    760523000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data   1876460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2787867500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1655500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     11569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   2308802693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     38899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    611190389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3063000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     50353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1919614583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2865500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     27872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   2331272870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7325919535                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1655500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     11569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   2308802693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     38899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    611190389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3063000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     50353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1919614583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2865500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     27872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   2331272870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7325919535                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1446500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1502000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1522500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1401000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       120000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      5992000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       720000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       720000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       760000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       680000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2974500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      2166500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      2222000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      2282500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      2081000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      8966500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.017496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.707095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.001348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.053618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.576441                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.004634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.021018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.150487                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.004205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.005437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.191608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.257019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.209677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177535                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.992068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.993487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.989448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.997500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.992674                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.991147                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.980769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.975758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.807131                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.970065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.597233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.533201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.740765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.913326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.437500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832072                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.017496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.701961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.001348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.053618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.571633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.004634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.021018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.222453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.004205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.005437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.529532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.257019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.235714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.017496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.701961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.001348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.053618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.571633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.004634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.021018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.222453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.004205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.005437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.529532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.257019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.235714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       118250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119273.195876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118304.587467                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119322.085890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118236.263498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113444.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119888.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118274.651327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       114620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120140.086207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118010.474831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118609.243697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 117480.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118292.418085                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54302.917369                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54367.201767                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54388.429900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54433.191370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54438.775510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54370.318740                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54307.827602                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54215.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54196.233540                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54295.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54290.487228                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114003.217503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 114330.855019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 113544.789489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 116009.922720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 113357.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115224.943170                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       118250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119273.195876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118133.580280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119322.085890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117831.191247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113444.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119888.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116354.381319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       114620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120140.086207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116394.870937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118609.243697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 116606.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117106.038157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       118250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119273.195876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118133.580280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119322.085890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117831.191247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113444.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119888.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116354.381319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       114620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120140.086207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116394.870937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118609.243697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 116606.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117106.038157                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       6632                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15592                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15592    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15592                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        12433                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        12433    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        12433                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     11899054.154856                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    25884575.342780                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        31352     93.55%     93.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          928      2.77%     96.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          382      1.14%     97.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          569      1.70%     99.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08          138      0.41%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           77      0.23%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           55      0.16%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            5      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        11909388.584729      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3991552                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    9486856.631359                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   22912785.337956                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        31800     94.88%     94.88% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          892      2.66%     97.54% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          257      0.77%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          328      0.98%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08          101      0.30%     99.59% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           64      0.19%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           63      0.19%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       9496500.017569      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                3182848                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15592                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       98807.343509                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      97805.046428                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17368.527425                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        14428     92.53%     92.53% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          188      1.21%     93.74% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          221      1.42%     95.16% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          201      1.29%     96.45% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          194      1.24%     97.69% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          239      1.53%     99.22% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            1      0.01%     99.23% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.23% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          120      0.77%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15592                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15592                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           21505557.272960                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          26544339.207688                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15592    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            111000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         256426000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15592                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             12433                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         26957282.071905                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        35321939.798618                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           12433    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          126000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       499582000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               12433                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 28025                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             11959318.037467                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            14672586.563745                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               28024    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               65000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           205563000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   28025                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.004714                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.068500                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            33357     99.53%     99.53% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              158      0.47%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        33515                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           33515    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             33515                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.464807                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.011470                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 31366     93.59%     93.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1282      3.83%     97.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   587      1.75%     99.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   211      0.63%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    55      0.16%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   7      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               33515                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            33515                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.370580                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.895031                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  25067     74.79%     74.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   6733     20.09%     94.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    892      2.66%     97.54% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    257      0.77%     98.31% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    194      0.58%     98.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    134      0.40%     99.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                    101      0.30%     99.59% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     64      0.19%     99.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     51      0.15%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                     12      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     4      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              33515                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15478                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15478    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15478                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        12475                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        12475    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        12475                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     11811212.889751                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    25932695.458548                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        31359     93.57%     93.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          957      2.86%     96.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          326      0.97%     97.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          584      1.74%     99.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          138      0.41%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           75      0.22%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           59      0.18%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            7      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        11822313.783635      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3962368                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    9521993.137401                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   23031891.340148                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        31803     94.89%     94.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          862      2.57%     97.46% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          275      0.82%     98.28% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          338      1.01%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08          107      0.32%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           64      0.19%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           57      0.17%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       9528580.207446      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                3193600                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15478                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       98702.913813                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      97692.258826                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17589.380050                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        14385     92.94%     92.94% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          203      1.31%     94.25% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          177      1.14%     95.39% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          177      1.14%     96.54% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          178      1.15%     97.69% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          218      1.41%     99.10% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            0      0.00%     99.10% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.10% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          139      0.90%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15478                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15478                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           21653979.067063                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          26807209.328005                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15478    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            103000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         290224000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15478                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             12475                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         26866456.032064                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        34701467.979273                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           12475    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          120000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       338862000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               12475                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 27953                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             11990123.814975                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            14668677.496725                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               27953    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value              103000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           136964000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   27953                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.005043                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.070832                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            33346     99.50%     99.50% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              169      0.50%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        33515                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           33515    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             33515                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.461376                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.013261                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 31363     93.58%     93.58% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  1279      3.82%     97.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   586      1.75%     99.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   213      0.64%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    58      0.17%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   9      0.03%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               33515                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            33515                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.371953                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.899683                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                31803     94.89%     94.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                 1137      3.39%     98.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  338      1.01%     99.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                  171      0.51%     99.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   57      0.17%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              33515                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15691                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15691    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15691                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        12594                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.979752                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.887307                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.272262                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        12593     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        12594                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     11977729.374907                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    25831992.111931                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        31316     93.44%     93.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          947      2.83%     96.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          399      1.19%     97.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          562      1.68%     99.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          134      0.40%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           84      0.25%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           62      0.18%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        11985006.175153      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4016896                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    9606015.217067                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   23286807.367397                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        31739     94.70%     94.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          934      2.79%     97.49% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          279      0.83%     98.32% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          327      0.98%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08          104      0.31%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           60      0.18%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           59      0.18%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       9618713.248367      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                3223809                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15691                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       98663.871009                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      97669.213519                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17413.512201                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        14597     93.03%     93.03% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          177      1.13%     94.16% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          196      1.25%     95.41% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          183      1.17%     96.57% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          182      1.16%     97.73% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          221      1.41%     99.14% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            1      0.01%     99.15% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            1      0.01%     99.15% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          132      0.84%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15691                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15691                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           21370103.435090                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          26084154.535516                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15691    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            138000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         236563000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15691                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             12594                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         26612700.889312                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        33925471.967223                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           12593     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           84000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       396982000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               12594                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 28285                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             11849402.686937                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            14371339.787142                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               28284    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               84000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           136414000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   28285                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.004505                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.066972                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            33364     99.55%     99.55% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              151      0.45%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        33515                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           33515    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             33515                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.467880                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.010422                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0                   23260     69.40%     69.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::1                    8054     24.03%     93.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2                     942      2.81%     96.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::3                     403      1.20%     97.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4                     329      0.98%     98.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::5                     237      0.71%     99.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6                     135      0.40%     99.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::7                      83      0.25%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8                      49      0.15%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::9                      12      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10                      2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::11                      2      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::13                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14                      3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::15                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               33515                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            33515                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.375235                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.909641                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                31739     94.70%     94.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                 1213      3.62%     98.32% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                  327      0.98%     99.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                  164      0.49%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   59      0.18%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  7      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              33515                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15393                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15393    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15393                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        12552                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        12552    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        12552                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     11747050.574370                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    25952783.589977                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        31379     93.63%     93.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          932      2.78%     96.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          357      1.07%     97.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          565      1.69%     99.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          143      0.43%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           62      0.18%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           60      0.18%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            6      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        11757389.589837      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3940608                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    9576225.570640                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   23138635.717503                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        31756     94.75%     94.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          892      2.66%     97.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          307      0.92%     98.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          327      0.98%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           97      0.29%     99.59% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           63      0.19%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           63      0.19%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          33515                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       9587393.888887      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3213312                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15393                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       98798.713701                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      97755.724800                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17922.154728                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            1      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        14300     92.90%     92.91% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          172      1.12%     94.02% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          194      1.26%     95.28% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          184      1.20%     96.48% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          186      1.21%     97.69% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          208      1.35%     99.04% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            0      0.00%     99.04% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.01%     99.05% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          145      0.94%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15393                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15393                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           21773526.148249                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          26838838.880219                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15392     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             68000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         292520000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15393                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             12552                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         26713866.236456                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        35098176.935989                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           12551     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           72000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       413020000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               12552                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 27945                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             11993554.768295                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            14733516.395354                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               27941     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               68000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           181361000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   27945                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.004147                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.064268                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            33376     99.59%     99.59% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              139      0.41%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        33515                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           33515    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             33515                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.458869                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.013957                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0                   23475     70.04%     70.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::1                    7910     23.60%     93.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2                     930      2.77%     96.42% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::3                     346      1.03%     97.45% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4                     289      0.86%     98.31% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::5                     282      0.84%     99.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6                     143      0.43%     99.58% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::7                      64      0.19%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8                      53      0.16%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::9                       6      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10                      3      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::11                      1      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12                      3      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::13                      1      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14                      5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::15                      3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               33515                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            33515                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.374071                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.903853                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                31756     94.75%     94.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                 1199      3.58%     98.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                  327      0.98%     99.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                  160      0.48%     99.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   63      0.19%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  5      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              33515                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       932532                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       932532    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         932532                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        50054                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994906                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.971641                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.139779                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        50053    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         50054                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      47435046.993883                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     82980715.272006                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        31761     94.77%     94.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          364      1.09%     95.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          407      1.21%     97.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          932      2.78%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           16      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           14      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            4      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            5      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            33515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         47474098.133355      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   15911424                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         33515                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     38191090.556467                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    71535096.373166                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        32073     95.70%     95.70% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          559      1.67%     97.37% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          494      1.47%     98.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          305      0.91%     99.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           59      0.18%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           11      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            6      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           33515                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        38231187.362269      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                12813569                       # Number of bytes written
system.Hmon.readLatencyHist::samples            62154                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107501.906555                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106541.246694                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       17630.376785                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            1      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        58055     93.41%     93.41% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          763      1.23%     94.63% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          755      1.21%     95.85% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          744      1.20%     97.05% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          763      1.23%     98.27% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          531      0.85%     99.13% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            1      0.00%     99.13% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            3      0.00%     99.13% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          534      0.86%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              62154                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               932532                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            359408.643350                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           687198.618052                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 3      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 15203      1.63%      1.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              8955      0.96%      2.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            12004      1.29%      3.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            15014      1.61%      5.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            48384      5.19%     10.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            10681      1.15%     11.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            18335      1.97%     13.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            35387      3.79%     17.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            19836      2.13%     19.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             9122      0.98%     20.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             4289      0.46%     21.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            20080      2.15%     23.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             4357      0.47%     23.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             3599      0.39%     24.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            10373      1.11%     25.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2672      0.29%     25.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             1920      0.21%     25.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            13291      1.43%     27.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4163      0.45%     27.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            6630      0.71%     28.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             668234     71.66%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           25974500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 932532                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              50054                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          6695970.571782                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         8911594.773471                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           2689      5.37%      5.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             17      0.03%      5.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             20      0.04%      5.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             48      0.10%      5.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             25      0.05%      5.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             54      0.11%      5.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             17      0.03%      5.73% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             20      0.04%      5.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             19      0.04%      5.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             44      0.09%      5.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             19      0.04%      5.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              5      0.01%      5.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             30      0.06%      6.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              8      0.02%      6.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             13      0.03%      6.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              9      0.02%      6.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            17      0.03%      6.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            47000     93.90%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        138797500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                50054                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 982586                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              341100.026868                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             664029.329772                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   4      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   15350      1.56%      1.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                9174      0.93%      2.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              14097      1.43%      3.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              19769      2.01%      5.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              49503      5.04%     10.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              11604      1.18%     12.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              19292      1.96%     14.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              38792      3.95%     18.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              21204      2.16%     20.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               9435      0.96%     21.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               4784      0.49%     21.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              20377      2.07%     23.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               4634      0.47%     24.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               4067      0.41%     24.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              10627      1.08%     25.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2926      0.30%     26.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               2272      0.23%     26.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              13502      1.37%     27.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               4668      0.48%     28.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              8917      0.91%     29.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               697588     71.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             23892000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   982586                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        33515                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.019961                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.140295                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             32848     98.01%     98.01% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               665      1.98%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 2      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         33515                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        33515                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            33515    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        33515                       # Outstanding write transactions
system.Hmon.readTransHist::samples              33515                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             27.822557                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             8.053489                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-3                   2130      6.36%      6.36% # Histogram of read transactions per sample period
system.Hmon.readTransHist::4-7                     42      0.13%      6.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-11                    29      0.09%      6.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::12-15                   98      0.29%      6.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-19                  596      1.78%      8.64% # Histogram of read transactions per sample period
system.Hmon.readTransHist::20-23                 1158      3.46%     12.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-27                 4848     14.47%     26.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::28-31                15135     45.16%     71.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-35                 8072     24.08%     95.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::36-39                 1229      3.67%     99.47% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-43                  157      0.47%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::44-47                    9      0.03%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-51                    3      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::52-55                    0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-59                    1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::60-63                    1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-67                    3      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::68-71                    2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-75                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::76-79                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                33515                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             33515                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.491839                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.794340                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 31557     94.16%     94.16% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   752      2.24%     96.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  424      1.27%     97.67% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 393      1.17%     98.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 282      0.84%     99.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  72      0.21%     99.90% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  12      0.04%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   9      0.03%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   4      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   4      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               33515                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    34055531                       # DTB read hits
system.cpu0.dtb.read_misses                      1934                       # DTB read misses
system.cpu0.dtb.write_hits                   11486337                       # DTB write hits
system.cpu0.dtb.write_misses                     1361                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                34057465                       # DTB read accesses
system.cpu0.dtb.write_accesses               11487698                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         45541868                       # DTB hits
system.cpu0.dtb.misses                           3295                       # DTB misses
system.cpu0.dtb.accesses                     45545163                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   136146130                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               136146130                       # ITB inst accesses
system.cpu0.itb.hits                        136146130                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    136146130                       # DTB accesses
system.cpu0.numCycles                       663903196                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  127567882                       # Number of instructions committed
system.cpu0.committedOps                    134216155                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            108021423                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    1722749                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     17948061                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   108021423                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          161476736                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          70995768                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           504832341                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           77333835                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     46147341                       # number of memory refs
system.cpu0.num_load_insts                   34134245                       # Number of load instructions
system.cpu0.num_store_insts                  12013096                       # Number of store instructions
system.cpu0.num_idle_cycles              43660547.905073                       # Number of idle cycles
system.cpu0.num_busy_cycles              620242648.094926                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.934237                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.065763                       # Percentage of idle cycles
system.cpu0.Branches                         23585524                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 88674351     65.77%     65.77% # Class of executed instruction
system.cpu0.op_class::IntMult                     933      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.77% # Class of executed instruction
system.cpu0.op_class::MemRead                34134245     25.32%     91.09% # Class of executed instruction
system.cpu0.op_class::MemWrite               12013096      8.91%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 134822646                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             5544                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          132546645                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5544                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         23908.125000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        272297804                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       272297804                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    136140586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      136140586                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    136140586                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       136140586                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    136140586                       # number of overall hits
system.cpu0.icache.overall_hits::total      136140586                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         5544                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5544                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         5544                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5544                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         5544                       # number of overall misses
system.cpu0.icache.overall_misses::total         5544                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    107183942                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    107183942                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    107183942                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    107183942                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    107183942                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    107183942                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    136146130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    136146130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    136146130                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    136146130                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    136146130                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    136146130                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 19333.322872                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19333.322872                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 19333.322872                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19333.322872                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 19333.322872                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19333.322872                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         5544                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         5544                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         5544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         5544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         5544                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5544                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     96044058                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     96044058                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     96044058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     96044058                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     96044058                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     96044058                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 17323.964286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17323.964286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 17323.964286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17323.964286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 17323.964286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17323.964286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               866                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            24761                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          210.519709                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14916803                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            24761                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           602.431364                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   210.519709                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.822343                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.822343                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         93813991                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        93813991                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     31311292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31311292                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      8980874                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8980874                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          651                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          651                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       624527                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       624527                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       422175                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       422175                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     40292166                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40292166                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     40292817                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40292817                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      1999242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1999242                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data      1879261                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1879261                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          142                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          142                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       119605                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       119605                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       201827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       201827                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      3878503                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3878503                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      3878645                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3878645                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  49441130737                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  49441130737                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  61643823218                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  61643823218                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1154364083                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1154364083                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   1863666421                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1863666421                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     11531996                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     11531996                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 111084953955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 111084953955                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 111084953955                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 111084953955                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     33310534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33310534                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     10860135                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10860135                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       744132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       744132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       624002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       624002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     44170669                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44170669                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     44171462                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44171462                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.060018                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060018                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.173042                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.173042                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.179067                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.179067                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.160731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.323440                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.323440                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.087807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.087809                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087809                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 24729.938015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24729.938015                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 32802.161710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32802.161710                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9651.470114                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9651.470114                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data  9233.979700                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9233.979700                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 28641.193253                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28641.193253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 28640.144678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28640.144678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18872                       # number of writebacks
system.cpu0.dcache.writebacks::total            18872                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      1999242                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1999242                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data      1879261                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1879261                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          142                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       119466                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       119466                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       200809                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       200809                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      3878503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3878503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      3878645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3878645                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  45069661243                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  45069661243                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  57752929724                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57752929724                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2297502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2297502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    908597415                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    908597415                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   1462398579                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   1462398579                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     10624004                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     10624004                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 102822590967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102822590967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 102824888469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102824888469                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2549499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      2549499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1250000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1250000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      3799499                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3799499                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.060018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.173042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.173042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.179067                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.179067                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.160544                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.160544                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.321808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.321808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.087807                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087807                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.087809                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087809                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 22543.374560                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22543.374560                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 30731.723653                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30731.723653                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 16179.591549                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16179.591549                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  7605.489554                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7605.489554                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  7282.535041                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7282.535041                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 26510.896335                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26510.896335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 26510.518098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26510.518098                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             53197                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    37033870                       # DTB read hits
system.cpu1.dtb.read_misses                      1876                       # DTB read misses
system.cpu1.dtb.write_hits                    3590555                       # DTB write hits
system.cpu1.dtb.write_misses                     1004                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    32                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                37035746                       # DTB read accesses
system.cpu1.dtb.write_accesses                3591559                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         40624425                       # DTB hits
system.cpu1.dtb.misses                           2880                       # DTB misses
system.cpu1.dtb.accesses                     40627305                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   151206229                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               151206229                       # ITB inst accesses
system.cpu1.itb.hits                        151206229                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    151206229                       # DTB accesses
system.cpu1.numCycles                       663951330                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  145291544                       # Number of instructions committed
system.cpu1.committedOps                    146908209                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            112421347                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     581460                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     22829520                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   112421347                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads          142688705                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          75009712                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           551877009                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           99240774                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     40696712                       # number of memory refs
system.cpu1.num_load_insts                   37044593                       # Number of load instructions
system.cpu1.num_store_insts                   3652119                       # Number of store instructions
system.cpu1.num_idle_cycles              53850313.430499                       # Number of idle cycles
system.cpu1.num_busy_cycles              610101016.569501                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.918894                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.081106                       # Percentage of idle cycles
system.cpu1.Branches                         29068331                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                106283697     72.31%     72.31% # Class of executed instruction
system.cpu1.op_class::IntMult                     955      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                14      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.31% # Class of executed instruction
system.cpu1.op_class::MemRead                37044593     25.20%     97.52% # Class of executed instruction
system.cpu1.op_class::MemWrite                3652119      2.48%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 146981379                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             6080                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          151453708                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6080                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24910.149342                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        302418538                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       302418538                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    151200149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      151200149                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    151200149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       151200149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    151200149                       # number of overall hits
system.cpu1.icache.overall_hits::total      151200149                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         6080                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6080                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         6080                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6080                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         6080                       # number of overall misses
system.cpu1.icache.overall_misses::total         6080                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    142535921                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    142535921                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    142535921                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    142535921                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    142535921                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    142535921                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    151206229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    151206229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    151206229                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    151206229                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    151206229                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    151206229                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 23443.408059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23443.408059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 23443.408059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23443.408059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 23443.408059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23443.408059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         6080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6080                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         6080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         6080                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6080                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    130309079                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    130309079                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    130309079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    130309079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    130309079                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    130309079                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 21432.414309                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21432.414309                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 21432.414309                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21432.414309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 21432.414309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21432.414309                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               944                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             8437                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          191.469246                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           40019371                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8437                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          4743.317648                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   191.469246                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.747927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.747927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         84112879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        84112879                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     34299140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34299140                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      3059225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3059225                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          645                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          645                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        64091                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        64091                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        46083                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        46083                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     37358365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37358365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     37359010                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37359010                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      2473254                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2473254                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       454791                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       454791                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       196540                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       196540                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        29672                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29672                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      2928045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2928045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      2928170                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2928170                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  77779324792                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  77779324792                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  11188367513                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11188367513                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   2224483237                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2224483237                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    498542452                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    498542452                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      1049000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1049000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  88967692305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  88967692305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  88967692305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  88967692305                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     36772394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36772394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      3514016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3514016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          770                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          770                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       260631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       260631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        75755                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        75755                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     40286410                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     40286410                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     40287180                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     40287180                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.067258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067258                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.129422                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.129422                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.162338                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.162338                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.754093                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.754093                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.391684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.391684                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.072681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.072681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.072682                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.072682                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 31448.175073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31448.175073                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 24601.119004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24601.119004                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11318.221415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11318.221415                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 16801.781208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16801.781208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 30384.673837                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30384.673837                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 30383.376752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30383.376752                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3301                       # number of writebacks
system.cpu1.dcache.writebacks::total             3301                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      2473254                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2473254                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       454791                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       454791                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          125                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          125                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       196421                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       196421                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        27723                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        27723                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      2928045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2928045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      2928170                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2928170                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  72272021184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72272021184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  10249725465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10249725465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3332000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3332000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   1823367263                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1823367263                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    443134548                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    443134548                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       967000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       967000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  82521746649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  82521746649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  82525078649                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  82525078649                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2652503                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2652503                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1291503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1291503                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      3944006                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3944006                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.067258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.067258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.129422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.162338                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.162338                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.753636                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.753636                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.365956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.365956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.072681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072681                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.072682                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072682                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 29221.431031                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29221.431031                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 22537.221416                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22537.221416                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data        26656                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        26656                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  9282.954791                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9282.954791                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 15984.364896                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15984.364896                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 28183.223499                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28183.223499                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 28183.158303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28183.158303                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             64213                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    37062947                       # DTB read hits
system.cpu2.dtb.read_misses                      1917                       # DTB read misses
system.cpu2.dtb.write_hits                   15037045                       # DTB write hits
system.cpu2.dtb.write_misses                     1915                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      35                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                37064864                       # DTB read accesses
system.cpu2.dtb.write_accesses               15038960                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         52099992                       # DTB hits
system.cpu2.dtb.misses                           3832                       # DTB misses
system.cpu2.dtb.accesses                     52103824                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   147465190                       # ITB inst hits
system.cpu2.itb.inst_misses                        16                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               147465206                       # ITB inst accesses
system.cpu2.itb.hits                        147465190                       # DTB hits
system.cpu2.itb.misses                             16                       # DTB misses
system.cpu2.itb.accesses                    147465206                       # DTB accesses
system.cpu2.numCycles                       670320168                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  139049588                       # Number of instructions committed
system.cpu2.committedOps                    147258188                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            120469849                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    2100852                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     18113921                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   120469849                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          184869361                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          79250744                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           553615371                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           85598949                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     52598566                       # number of memory refs
system.cpu2.num_load_insts                   37105259                       # Number of load instructions
system.cpu2.num_store_insts                  15493307                       # Number of store instructions
system.cpu2.num_idle_cycles                  0.006000                       # Number of idle cycles
system.cpu2.num_busy_cycles              670320167.994000                       # Number of busy cycles
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.Branches                         23766123                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 95162004     64.40%     64.40% # Class of executed instruction
system.cpu2.op_class::IntMult                     991      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 6      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.40% # Class of executed instruction
system.cpu2.op_class::MemRead                37105259     25.11%     89.51% # Class of executed instruction
system.cpu2.op_class::MemWrite               15493307     10.49%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 147761569                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            19983                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          110816364                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19983                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5545.531902                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294950363                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294950363                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    147445207                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      147445207                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    147445207                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       147445207                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    147445207                       # number of overall hits
system.cpu2.icache.overall_hits::total      147445207                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        19983                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        19983                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        19983                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         19983                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        19983                       # number of overall misses
system.cpu2.icache.overall_misses::total        19983                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    359395883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    359395883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    359395883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    359395883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    359395883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    359395883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    147465190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    147465190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    147465190                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    147465190                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    147465190                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    147465190                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000136                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000136                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 17985.081469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17985.081469                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 17985.081469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17985.081469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 17985.081469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17985.081469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        19983                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19983                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        19983                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19983                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        19983                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19983                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    319333117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    319333117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    319333117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    319333117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    319333117                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    319333117                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 15980.239053                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15980.239053                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 15980.239053                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15980.239053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 15980.239053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15980.239053                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1571                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            69183                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          168.975971                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17268479                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            69183                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           249.605814                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   168.975971                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.660062                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.660062                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        107256055                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       107256055                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     33872447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       33872447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     12446054                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12446054                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         4219                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         4219                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       661258                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       661258                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       366951                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       366951                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     46318501                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46318501                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     46322720                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46322720                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      2388486                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2388486                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data      1952551                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1952551                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          768                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          768                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       135693                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       135693                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       269757                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       269757                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      4341037                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4341037                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      4341805                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4341805                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  52660316964                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52660316964                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  61413626464                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  61413626464                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   1589464833                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1589464833                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   3420176906                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   3420176906                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     10328500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     10328500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 114073943428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 114073943428                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 114073943428                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 114073943428                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     36260933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     36260933                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     14398605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14398605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         4987                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4987                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       796951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       796951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       636708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       636708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     50659538                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50659538                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     50664525                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50664525                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.065869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.065869                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.135607                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.135607                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.154000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.154000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.170265                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.170265                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.423675                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.423675                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.085690                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.085690                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.085697                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.085697                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 22047.571961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22047.571961                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 31453.020415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31453.020415                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 11713.683337                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11713.683337                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 12678.732734                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12678.732734                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 26278.039885                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26278.039885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 26273.391695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26273.391695                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        32664                       # number of writebacks
system.cpu2.dcache.writebacks::total            32664                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          754                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          754                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      2388486                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2388486                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data      1952551                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1952551                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          768                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          768                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       134939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       134939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       267545                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       267545                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      4341037                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4341037                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      4341805                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4341805                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  47508027010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47508027010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  57433300512                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57433300512                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data     10557001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     10557001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   1306736166                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1306736166                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   2844165094                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2844165094                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      6280500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      6280500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 104941327522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 104941327522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 104951884523                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 104951884523                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2705507                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2705507                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1489000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1489000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      4194507                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      4194507                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.065869                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065869                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.135607                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.135607                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.154000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.154000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.169319                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.169319                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.420200                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420200                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.085690                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.085690                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.085697                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085697                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 19890.435619                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19890.435619                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 29414.494429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29414.494429                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 13746.095052                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 13746.095052                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  9683.902845                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9683.902845                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 10630.604549                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10630.604549                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 24174.253185                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24174.253185                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 24172.408600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24172.408600                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             67177                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    39557067                       # DTB read hits
system.cpu3.dtb.read_misses                      1481                       # DTB read misses
system.cpu3.dtb.write_hits                   19831662                       # DTB write hits
system.cpu3.dtb.write_misses                     2836                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     121                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                39558548                       # DTB read accesses
system.cpu3.dtb.write_accesses               19834498                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         59388729                       # DTB hits
system.cpu3.dtb.misses                           4317                       # DTB misses
system.cpu3.dtb.accesses                     59393046                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   169052734                       # ITB inst hits
system.cpu3.itb.inst_misses                        11                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               169052745                       # ITB inst accesses
system.cpu3.itb.hits                        169052734                       # DTB hits
system.cpu3.itb.misses                             11                       # DTB misses
system.cpu3.itb.accesses                    169052745                       # DTB accesses
system.cpu3.numCycles                       663910055                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  158100027                       # Number of instructions committed
system.cpu3.committedOps                    170090864                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            141296189                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    2874448                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     19581435                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   141296189                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          218723855                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          93761423                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           630208403                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           99155950                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     59969607                       # number of memory refs
system.cpu3.num_load_insts                   39567973                       # Number of load instructions
system.cpu3.num_store_insts                  20401634                       # Number of store instructions
system.cpu3.num_idle_cycles              6397349.500392                       # Number of idle cycles
system.cpu3.num_busy_cycles              657512705.499608                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990364                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009636                       # Percentage of idle cycles
system.cpu3.Branches                         26237199                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                110712830     64.86%     64.86% # Class of executed instruction
system.cpu3.op_class::IntMult                    1029      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.87% # Class of executed instruction
system.cpu3.op_class::MemRead                39567973     23.18%     88.05% # Class of executed instruction
system.cpu3.op_class::MemWrite               20401634     11.95%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 170683475                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            42673                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          150723570                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            42673                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3532.059382                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        338148141                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       338148141                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    169010061                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      169010061                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    169010061                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       169010061                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    169010061                       # number of overall hits
system.cpu3.icache.overall_hits::total      169010061                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        42673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        42673                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        42673                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         42673                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        42673                       # number of overall misses
system.cpu3.icache.overall_misses::total        42673                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    665977379                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    665977379                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    665977379                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    665977379                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    665977379                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    665977379                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    169052734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    169052734                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    169052734                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    169052734                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    169052734                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    169052734                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000252                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000252                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 15606.528226                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15606.528226                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 15606.528226                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15606.528226                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 15606.528226                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15606.528226                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        42673                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        42673                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        42673                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        42673                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        42673                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        42673                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    580521621                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    580521621                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    580521621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    580521621                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    580521621                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    580521621                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000252                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000252                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 13603.956155                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13603.956155                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 13603.956155                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13603.956155                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 13603.956155                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13603.956155                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              2116                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            37981                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          207.521061                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24496876                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            37981                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           644.977120                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   207.521061                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.810629                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.810629                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121048817                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121048817                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     37106351                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       37106351                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     17523712                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17523712                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data        11193                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        11193                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       760255                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       760255                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       554463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       554463                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     54630063                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        54630063                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     54641256                       # number of overall hits
system.cpu3.dcache.overall_hits::total       54641256                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      1560664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1560664                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data      1620512                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1620512                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data         1159                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1159                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       117375                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       117375                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       130204                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       130204                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      3181176                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3181176                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      3182335                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3182335                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  39952819824                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39952819824                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  51070765136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  51070765136                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   1060606251                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1060606251                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   1584053728                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1584053728                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     11265500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     11265500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  91023584960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  91023584960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  91023584960                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  91023584960                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     38667015                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     38667015                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     19144224                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19144224                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data        12352                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        12352                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       877630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       877630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       684667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       684667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     57811239                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     57811239                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     57823591                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     57823591                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.040362                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040362                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.084648                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.084648                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.093831                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.093831                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.133741                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.133741                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.190171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.190171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.055027                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055027                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.055035                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055035                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 25599.885577                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25599.885577                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 31515.203304                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31515.203304                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  9036.048997                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9036.048997                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 12165.937513                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12165.937513                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 28613.187375                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28613.187375                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 28602.766509                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28602.766509                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27094                       # number of writebacks
system.cpu3.dcache.writebacks::total            27094                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data         1147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      1560664                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1560664                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data      1620512                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1620512                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data         1159                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1159                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       116228                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       116228                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       127431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       127431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      3181176                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3181176                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      3182335                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3182335                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  36568223124                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  36568223124                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  47784839856                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  47784839856                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data     20370002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     20370002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    804689747                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    804689747                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   1302361272                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1302361272                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      6839500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6839500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  84353062980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  84353062980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  84373432982                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  84373432982                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2599508                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2599508                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1401001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1401001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      4000509                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      4000509                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.040362                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040362                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.084648                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084648                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.093831                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.093831                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.132434                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132434                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.186121                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.186121                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.055027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.055035                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055035                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 23431.195391                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23431.195391                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 29487.495221                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29487.495221                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 17575.497843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 17575.497843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  6923.372569                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6923.372569                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 10220.129105                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10220.129105                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 26516.314401                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26516.314401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 26513.058173                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26513.058173                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            104311                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         130                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        126                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     130                       # DTB read accesses
system.cpu4.dtb.write_accesses                    126                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              256                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          256                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         574                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu4.itb.hits                              574                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          574                       # DTB accesses
system.cpu4.numCycles                       939989088                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        562                       # Number of instructions committed
system.cpu4.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         64                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         684                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          268                       # number of memory refs
system.cpu4.num_load_insts                        136                       # Number of load instructions
system.cpu4.num_store_insts                       132                       # Number of store instructions
system.cpu4.num_idle_cycles              939986569.471770                       # Number of idle cycles
system.cpu4.num_busy_cycles               2518.528230                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu4.Branches                              116                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       758                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          574                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          574                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          574                       # number of overall hits
system.cpu4.icache.overall_hits::total            574                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          574                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          574                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          183.083392                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   183.083392                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.715170                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.715170                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          117                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            117                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          120                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            4                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            4                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          237                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             237                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          241                       # number of overall hits
system.cpu4.dcache.overall_hits::total            241                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            5                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            2                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            7                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             7                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            7                       # number of overall misses
system.cpu4.dcache.overall_misses::total            7                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        32000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        32000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         8000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         8000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        40000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        40000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        40000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        40000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          244                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          248                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         6400                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         6400                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data  5714.285714                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  5714.285714                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data  5714.285714                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  5714.285714                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            7                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        22000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         4000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         4000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        26000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         4400                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         4400                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data  3714.285714                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  3714.285714                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data  3714.285714                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  3714.285714                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                         130                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                        126                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                     130                       # DTB read accesses
system.cpu5.dtb.write_accesses                    126                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              256                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          256                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         574                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu5.itb.hits                              574                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          574                       # DTB accesses
system.cpu5.numCycles                       939989337                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        562                       # Number of instructions committed
system.cpu5.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         64                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         684                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          268                       # number of memory refs
system.cpu5.num_load_insts                        136                       # Number of load instructions
system.cpu5.num_store_insts                       132                       # Number of store instructions
system.cpu5.num_idle_cycles              939986779.206733                       # Number of idle cycles
system.cpu5.num_busy_cycles               2557.793267                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu5.Branches                              116                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       758                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          574                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          574                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          574                       # number of overall hits
system.cpu5.icache.overall_hits::total            574                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          574                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          574                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          196.089328                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   196.089328                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.765974                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.765974                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data          115                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data          120                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            4                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            4                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          235                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          239                       # number of overall hits
system.cpu5.dcache.overall_hits::total            239                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            7                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            2                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            9                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            9                       # number of overall misses
system.cpu5.dcache.overall_misses::total            9                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        48000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        48000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data        91000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total        91000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data        91000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total        91000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          244                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          248                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data  6857.142857                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  6857.142857                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 10111.111111                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 10111.111111                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            9                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        34000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        34000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        73000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        73000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        73000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        73000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  4857.142857                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  4857.142857                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data  8111.111111                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  8111.111111                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data  8111.111111                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  8111.111111                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         130                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        126                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     130                       # DTB read accesses
system.cpu6.dtb.write_accesses                    126                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              256                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          256                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         574                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu6.itb.hits                              574                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          574                       # DTB accesses
system.cpu6.numCycles                       939989384                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        562                       # Number of instructions committed
system.cpu6.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         64                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         684                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          268                       # number of memory refs
system.cpu6.num_load_insts                        136                       # Number of load instructions
system.cpu6.num_store_insts                       132                       # Number of store instructions
system.cpu6.num_idle_cycles              939986826.206605                       # Number of idle cycles
system.cpu6.num_busy_cycles               2557.793395                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu6.Branches                              116                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       758                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          574                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          574                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          574                       # number of overall hits
system.cpu6.icache.overall_hits::total            574                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          574                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          574                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          183.083385                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   183.083385                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.715169                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.715169                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          115                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          120                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          235                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          239                       # number of overall hits
system.cpu6.dcache.overall_hits::total            239                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            2                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            9                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            9                       # number of overall misses
system.cpu6.dcache.overall_misses::total            9                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        48000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        48000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        91000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        91000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        91000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        91000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          244                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          248                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  6857.142857                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6857.142857                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 10111.111111                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 10111.111111                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10111.111111                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            9                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        34000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        34000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        73000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        73000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        73000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        73000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  4857.142857                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  4857.142857                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  8111.111111                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8111.111111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  8111.111111                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8111.111111                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4706                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       4126                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4709                       # DTB read accesses
system.cpu7.dtb.write_accesses                   4127                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8832                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                         8836                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       21623                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                168                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   21623                       # ITB inst accesses
system.cpu7.itb.hits                            21623                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        21623                       # DTB accesses
system.cpu7.numCycles                       670320534                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21225                       # Number of instructions committed
system.cpu7.committedOps                        25462                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                23455                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1504                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2423                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       23455                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              41980                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             16214                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               93221                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               9205                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         9554                       # number of memory refs
system.cpu7.num_load_insts                       4876                       # Number of load instructions
system.cpu7.num_store_insts                      4678                       # Number of store instructions
system.cpu7.num_idle_cycles              670165873.286014                       # Number of idle cycles
system.cpu7.num_busy_cycles              154660.713986                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000231                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999769                       # Percentage of idle cycles
system.cpu7.Branches                             4009                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    16611     63.22%     63.22% # Class of executed instruction
system.cpu7.op_class::IntMult                     100      0.38%     63.60% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.04%     63.64% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.64% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.64% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.64% # Class of executed instruction
system.cpu7.op_class::MemRead                    4876     18.56%     82.20% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4678     17.80%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     26275                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              463                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             154699                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           334.123110                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            43709                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           43709                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21160                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21160                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21160                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21160                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21160                       # number of overall hits
system.cpu7.icache.overall_hits::total          21160                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          463                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          463                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          463                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           463                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          463                       # number of overall misses
system.cpu7.icache.overall_misses::total          463                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     21781492                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     21781492                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     21781492                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     21781492                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     21781492                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     21781492                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        21623                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        21623                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        21623                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        21623                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        21623                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        21623                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.021412                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.021412                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.021412                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.021412                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.021412                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.021412                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 47044.259179                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 47044.259179                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 47044.259179                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 47044.259179                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 47044.259179                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 47044.259179                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          463                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          463                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          463                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     20849508                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     20849508                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     20849508                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     20849508                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     20849508                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     20849508                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.021412                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.021412                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.021412                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.021412                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.021412                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 45031.334773                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 45031.334773                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 45031.334773                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 45031.334773                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 45031.334773                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 45031.334773                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                66                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              166                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          210.562108                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9448                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              166                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            56.915663                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   210.562108                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.822508                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.822508                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            17898                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           17898                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4309                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4309                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3928                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3928                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           60                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           60                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           86                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           83                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         8237                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            8237                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         8297                       # number of overall hits
system.cpu7.dcache.overall_hits::total           8297                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          214                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           93                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           14                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           17                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          307                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           307                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          321                       # number of overall misses
system.cpu7.dcache.overall_misses::total          321                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      5770498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      5770498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      4735000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      4735000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       401000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       444500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       444500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     10505498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     10505498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     10505498                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     10505498                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4523                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4523                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         4021                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         4021                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         8544                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         8544                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         8618                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8618                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.047314                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047314                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.023129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.023129                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.189189                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.189189                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.165049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.165049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.178218                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.178218                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.035932                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.035932                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.037248                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037248                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 26964.943925                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26964.943925                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 50913.978495                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50913.978495                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 23588.235294                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 23588.235294                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 24694.444444                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 24694.444444                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 34219.863192                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 34219.863192                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 32727.408100                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 32727.408100                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu7.dcache.writebacks::total               83                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           13                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          214                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           93                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          307                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          321                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5340502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5340502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      4549000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4549000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       387000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       387000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       408500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       408500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      9889502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      9889502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     10276502                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     10276502                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       154501                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       154501                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       346501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       346501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.047314                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.047314                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.023129                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.023129                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.189189                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.189189                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.038835                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.038835                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.178218                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.178218                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.035932                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.035932                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.037248                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.037248                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 24955.616822                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24955.616822                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 48913.978495                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48913.978495                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 27642.857143                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 27642.857143                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 22694.444444                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 22694.444444                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 32213.361564                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 32213.361564                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 32014.024922                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 32014.024922                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                42                       # Number of times sendTimingReq failed
sim_ticks.offload_task 335160111000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -223275830.400000
system.mem_ctrls.total_actEnergy                       301731091.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -150622584.000000
system.mem_ctrls.total_preEnergy                       203548752.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -716557171.200000
system.mem_ctrls.total_readEnergy                       964771891.200000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -466208317.440000
system.mem_ctrls.total_writeEnergy                       632278794.240000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1521759457443.842285
system.mem_ctrls.total_refreshEnergy                       1891293912637.438477
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -444479716630.080017
system.mem_ctrls.total_actBackEnergy                       552729152741.759644
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4910089115568.000000
system.mem_ctrls.total_preBackEnergy                       6102147933408.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.33516
system.cpu.totalNumCycles                       6152373092.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       3594034259.013086
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       482234315.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       102661534.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       147857354.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       51565230.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       570031952.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       707804081.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       319035349.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7281205.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       482234315.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       603893655.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       27.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       603893628.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       74743.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       145015765.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       47921367.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       197678942.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       14328.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       8421879.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       5907214.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       21355131
system.mem_ctrls.total_reads                       62154.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       50053.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       129718.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       434534.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       333385.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       38363.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
