// Seed: 2454598563
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1ps `celldefine
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_11(
      id_8, id_4, id_5
  );
  logic id_10;
  always @(*)
    if (1) begin
      if (1'b0 && 1'b0 < 1'b0) id_10 = 1 & id_1;
      #1 id_7 = id_4;
    end else begin
      SystemTFIdentifier(id_10);
      id_4 <= {({id_8{id_4}}) {id_9}};
    end
endmodule
