<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › edac › amd8131_edac.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>amd8131_edac.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * amd8131_edac.h, EDAC defs for AMD8131 hypertransport chip</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Wind River Systems, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:	Cao Qingtao &lt;qingtao.cao@windriver.com&gt;</span>
<span class="cm"> * 		Benjamin Walsh &lt;benjamin.walsh@windriver.com&gt;</span>
<span class="cm"> * 		Hu Yongqi &lt;yongqi.hu@windriver.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> * See the GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _AMD8131_EDAC_H_</span>
<span class="cp">#define _AMD8131_EDAC_H_</span>

<span class="cp">#define DEVFN_PCIX_BRIDGE_NORTH_A	8</span>
<span class="cp">#define DEVFN_PCIX_BRIDGE_NORTH_B	16</span>
<span class="cp">#define DEVFN_PCIX_BRIDGE_SOUTH_A	24</span>
<span class="cp">#define DEVFN_PCIX_BRIDGE_SOUTH_B	32</span>

<span class="cm">/************************************************************</span>
<span class="cm"> *	PCI-X Bridge Status and Command Register, DevA:0x04</span>
<span class="cm"> ************************************************************/</span>
<span class="cp">#define REG_STS_CMD	0x04</span>
<span class="k">enum</span> <span class="n">sts_cmd_bits</span> <span class="p">{</span>
	<span class="n">STS_CMD_SSE</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>
	<span class="n">STS_CMD_SERREN</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span>
<span class="p">};</span>

<span class="cm">/************************************************************</span>
<span class="cm"> *	PCI-X Bridge Interrupt and Bridge Control Register,</span>
<span class="cm"> ************************************************************/</span>
<span class="cp">#define REG_INT_CTLR	0x3c</span>
<span class="k">enum</span> <span class="n">int_ctlr_bits</span> <span class="p">{</span>
	<span class="n">INT_CTLR_DTSE</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span>
	<span class="n">INT_CTLR_DTS</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>
	<span class="n">INT_CTLR_SERR</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span>
	<span class="n">INT_CTLR_PERR</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span>
<span class="p">};</span>

<span class="cm">/************************************************************</span>
<span class="cm"> *	PCI-X Bridge Memory Base-Limit Register, DevA:0x1C</span>
<span class="cm"> ************************************************************/</span>
<span class="cp">#define REG_MEM_LIM	0x1c</span>
<span class="k">enum</span> <span class="n">mem_limit_bits</span> <span class="p">{</span>
	<span class="n">MEM_LIMIT_DPE</span> 	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_RSE</span> 	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_RMA</span> 	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_RTA</span> 	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_STA</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_MDPE</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span>
	<span class="n">MEM_LIMIT_MASK</span>	<span class="o">=</span> <span class="n">MEM_LIMIT_DPE</span><span class="o">|</span><span class="n">MEM_LIMIT_RSE</span><span class="o">|</span><span class="n">MEM_LIMIT_RMA</span><span class="o">|</span>
				<span class="n">MEM_LIMIT_RTA</span><span class="o">|</span><span class="n">MEM_LIMIT_STA</span><span class="o">|</span><span class="n">MEM_LIMIT_MDPE</span>
<span class="p">};</span>

<span class="cm">/************************************************************</span>
<span class="cm"> *	Link Configuration And Control Register, side A</span>
<span class="cm"> ************************************************************/</span>
<span class="cp">#define REG_LNK_CTRL_A	0xc4</span>

<span class="cm">/************************************************************</span>
<span class="cm"> *	Link Configuration And Control Register, side B</span>
<span class="cm"> ************************************************************/</span>
<span class="cp">#define REG_LNK_CTRL_B  0xc8</span>

<span class="k">enum</span> <span class="n">lnk_ctrl_bits</span> <span class="p">{</span>
	<span class="n">LNK_CTRL_CRCERR_A</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>
	<span class="n">LNK_CTRL_CRCERR_B</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>
	<span class="n">LNK_CTRL_CRCFEN</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pcix_bridge_inst</span> <span class="p">{</span>
	<span class="n">NORTH_A</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NORTH_B</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">SOUTH_A</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">SOUTH_B</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">NO_BRIDGE</span> <span class="o">=</span> <span class="mi">4</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">amd8131_dev_info</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">devfn</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">pcix_bridge_inst</span> <span class="n">inst</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">edac_idx</span><span class="p">;</span>	<span class="cm">/* pci device index */</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">ctl_name</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">edac_pci_ctl_info</span> <span class="o">*</span><span class="n">edac_dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * AMD8131 chipset has two pairs of PCIX Bridge and related IOAPIC</span>
<span class="cm"> * Controller, and ATCA-6101 has two AMD8131 chipsets, so there are</span>
<span class="cm"> * four PCIX Bridges on ATCA-6101 altogether.</span>
<span class="cm"> *</span>
<span class="cm"> * These PCIX Bridges share the same PCI Device ID and are all of</span>
<span class="cm"> * Function Zero, they could be discrimated by their pci_dev-&gt;devfn.</span>
<span class="cm"> * They share the same set of init/check/exit methods, and their</span>
<span class="cm"> * private structures are collected in the devices[] array.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">amd8131_info</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">err_dev</span><span class="p">;</span>	<span class="cm">/* PCI Device ID for AMD8131 APIC*/</span>
	<span class="k">struct</span> <span class="n">amd8131_dev_info</span> <span class="o">*</span><span class="n">devices</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">amd8131_dev_info</span> <span class="o">*</span><span class="n">dev_info</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">exit</span><span class="p">)(</span><span class="k">struct</span> <span class="n">amd8131_dev_info</span> <span class="o">*</span><span class="n">dev_info</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">check</span><span class="p">)(</span><span class="k">struct</span> <span class="n">edac_pci_ctl_info</span> <span class="o">*</span><span class="n">edac_dev</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _AMD8131_EDAC_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
