#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n11912.Q[0] (.latch clocked by pclk)
Endpoint  : n16356.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11912.clk[0] (.latch)                                           1.014     1.014
n11912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17024.in[0] (.names)                                            1.014     2.070
n17024.out[0] (.names)                                           0.261     2.331
n17025.in[0] (.names)                                            1.014     3.344
n17025.out[0] (.names)                                           0.261     3.605
n17026.in[0] (.names)                                            1.014     4.619
n17026.out[0] (.names)                                           0.261     4.880
n17028.in[1] (.names)                                            1.014     5.894
n17028.out[0] (.names)                                           0.261     6.155
n17007.in[0] (.names)                                            1.014     7.169
n17007.out[0] (.names)                                           0.261     7.430
n17006.in[0] (.names)                                            1.014     8.444
n17006.out[0] (.names)                                           0.261     8.705
n16972.in[0] (.names)                                            1.014     9.719
n16972.out[0] (.names)                                           0.261     9.980
n16973.in[2] (.names)                                            1.014    10.993
n16973.out[0] (.names)                                           0.261    11.254
n16975.in[0] (.names)                                            1.014    12.268
n16975.out[0] (.names)                                           0.261    12.529
n16976.in[0] (.names)                                            1.014    13.543
n16976.out[0] (.names)                                           0.261    13.804
n16977.in[0] (.names)                                            1.014    14.818
n16977.out[0] (.names)                                           0.261    15.079
n16978.in[2] (.names)                                            1.014    16.093
n16978.out[0] (.names)                                           0.261    16.354
n16980.in[0] (.names)                                            1.014    17.367
n16980.out[0] (.names)                                           0.261    17.628
n16981.in[0] (.names)                                            1.014    18.642
n16981.out[0] (.names)                                           0.261    18.903
n16982.in[1] (.names)                                            1.014    19.917
n16982.out[0] (.names)                                           0.261    20.178
n16983.in[1] (.names)                                            1.014    21.192
n16983.out[0] (.names)                                           0.261    21.453
n16987.in[0] (.names)                                            1.014    22.467
n16987.out[0] (.names)                                           0.261    22.728
n16988.in[0] (.names)                                            1.014    23.742
n16988.out[0] (.names)                                           0.261    24.003
n16989.in[0] (.names)                                            1.014    25.016
n16989.out[0] (.names)                                           0.261    25.277
n16990.in[0] (.names)                                            1.014    26.291
n16990.out[0] (.names)                                           0.261    26.552
n16991.in[0] (.names)                                            1.014    27.566
n16991.out[0] (.names)                                           0.261    27.827
n16995.in[0] (.names)                                            1.014    28.841
n16995.out[0] (.names)                                           0.261    29.102
n16996.in[0] (.names)                                            1.014    30.116
n16996.out[0] (.names)                                           0.261    30.377
n17000.in[1] (.names)                                            1.014    31.390
n17000.out[0] (.names)                                           0.261    31.651
n17003.in[1] (.names)                                            1.014    32.665
n17003.out[0] (.names)                                           0.261    32.926
n16998.in[0] (.names)                                            1.014    33.940
n16998.out[0] (.names)                                           0.261    34.201
n16999.in[0] (.names)                                            1.014    35.215
n16999.out[0] (.names)                                           0.261    35.476
n17432.in[2] (.names)                                            1.014    36.490
n17432.out[0] (.names)                                           0.261    36.751
n17445.in[2] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17449.in[1] (.names)                                            1.014    39.039
n17449.out[0] (.names)                                           0.261    39.300
n17451.in[3] (.names)                                            1.014    40.314
n17451.out[0] (.names)                                           0.261    40.575
n17452.in[1] (.names)                                            1.014    41.589
n17452.out[0] (.names)                                           0.261    41.850
n17453.in[0] (.names)                                            1.014    42.864
n17453.out[0] (.names)                                           0.261    43.125
n17489.in[1] (.names)                                            1.014    44.139
n17489.out[0] (.names)                                           0.261    44.400
n17490.in[0] (.names)                                            1.014    45.413
n17490.out[0] (.names)                                           0.261    45.674
n17491.in[2] (.names)                                            1.014    46.688
n17491.out[0] (.names)                                           0.261    46.949
n17492.in[1] (.names)                                            1.014    47.963
n17492.out[0] (.names)                                           0.261    48.224
n17493.in[1] (.names)                                            1.014    49.238
n17493.out[0] (.names)                                           0.261    49.499
n16341.in[0] (.names)                                            1.014    50.513
n16341.out[0] (.names)                                           0.261    50.774
n16355.in[0] (.names)                                            1.014    51.787
n16355.out[0] (.names)                                           0.261    52.048
n16356.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16356.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n8770.Q[0] (.latch clocked by pclk)
Endpoint  : n207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8770.clk[0] (.latch)                                            1.014     1.014
n8770.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8739.in[0] (.names)                                             1.014     2.070
n8739.out[0] (.names)                                            0.261     2.331
n8741.in[1] (.names)                                             1.014     3.344
n8741.out[0] (.names)                                            0.261     3.605
n8742.in[1] (.names)                                             1.014     4.619
n8742.out[0] (.names)                                            0.261     4.880
n8743.in[0] (.names)                                             1.014     5.894
n8743.out[0] (.names)                                            0.261     6.155
n8744.in[0] (.names)                                             1.014     7.169
n8744.out[0] (.names)                                            0.261     7.430
n8704.in[3] (.names)                                             1.014     8.444
n8704.out[0] (.names)                                            0.261     8.705
n8705.in[2] (.names)                                             1.014     9.719
n8705.out[0] (.names)                                            0.261     9.980
n8706.in[0] (.names)                                             1.014    10.993
n8706.out[0] (.names)                                            0.261    11.254
n8707.in[0] (.names)                                             1.014    12.268
n8707.out[0] (.names)                                            0.261    12.529
n8708.in[1] (.names)                                             1.014    13.543
n8708.out[0] (.names)                                            0.261    13.804
n8709.in[0] (.names)                                             1.014    14.818
n8709.out[0] (.names)                                            0.261    15.079
n8719.in[1] (.names)                                             1.014    16.093
n8719.out[0] (.names)                                            0.261    16.354
n8720.in[0] (.names)                                             1.014    17.367
n8720.out[0] (.names)                                            0.261    17.628
n8722.in[0] (.names)                                             1.014    18.642
n8722.out[0] (.names)                                            0.261    18.903
n8723.in[0] (.names)                                             1.014    19.917
n8723.out[0] (.names)                                            0.261    20.178
n8725.in[0] (.names)                                             1.014    21.192
n8725.out[0] (.names)                                            0.261    21.453
n8733.in[0] (.names)                                             1.014    22.467
n8733.out[0] (.names)                                            0.261    22.728
n8701.in[0] (.names)                                             1.014    23.742
n8701.out[0] (.names)                                            0.261    24.003
n8702.in[1] (.names)                                             1.014    25.016
n8702.out[0] (.names)                                            0.261    25.277
n9039.in[3] (.names)                                             1.014    26.291
n9039.out[0] (.names)                                            0.261    26.552
n9041.in[0] (.names)                                             1.014    27.566
n9041.out[0] (.names)                                            0.261    27.827
n9042.in[2] (.names)                                             1.014    28.841
n9042.out[0] (.names)                                            0.261    29.102
n9040.in[0] (.names)                                             1.014    30.116
n9040.out[0] (.names)                                            0.261    30.377
n9226.in[2] (.names)                                             1.014    31.390
n9226.out[0] (.names)                                            0.261    31.651
n9235.in[1] (.names)                                             1.014    32.665
n9235.out[0] (.names)                                            0.261    32.926
n9233.in[0] (.names)                                             1.014    33.940
n9233.out[0] (.names)                                            0.261    34.201
n9234.in[0] (.names)                                             1.014    35.215
n9234.out[0] (.names)                                            0.261    35.476
n9240.in[1] (.names)                                             1.014    36.490
n9240.out[0] (.names)                                            0.261    36.751
n9241.in[1] (.names)                                             1.014    37.765
n9241.out[0] (.names)                                            0.261    38.026
n9243.in[0] (.names)                                             1.014    39.039
n9243.out[0] (.names)                                            0.261    39.300
n9245.in[1] (.names)                                             1.014    40.314
n9245.out[0] (.names)                                            0.261    40.575
n9247.in[0] (.names)                                             1.014    41.589
n9247.out[0] (.names)                                            0.261    41.850
n9248.in[0] (.names)                                             1.014    42.864
n9248.out[0] (.names)                                            0.261    43.125
n9251.in[0] (.names)                                             1.014    44.139
n9251.out[0] (.names)                                            0.261    44.400
n9236.in[0] (.names)                                             1.014    45.413
n9236.out[0] (.names)                                            0.261    45.674
n8662.in[1] (.names)                                             1.014    46.688
n8662.out[0] (.names)                                            0.261    46.949
n9368.in[0] (.names)                                             1.014    47.963
n9368.out[0] (.names)                                            0.261    48.224
n9369.in[1] (.names)                                             1.014    49.238
n9369.out[0] (.names)                                            0.261    49.499
n9354.in[1] (.names)                                             1.014    50.513
n9354.out[0] (.names)                                            0.261    50.774
n8606.in[0] (.names)                                             1.014    51.787
n8606.out[0] (.names)                                            0.261    52.048
n207.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n207.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n3449.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8493.in[0] (.names)                                             1.014     2.070
n8493.out[0] (.names)                                            0.261     2.331
n8498.in[0] (.names)                                             1.014     3.344
n8498.out[0] (.names)                                            0.261     3.605
n8494.in[0] (.names)                                             1.014     4.619
n8494.out[0] (.names)                                            0.261     4.880
n8495.in[0] (.names)                                             1.014     5.894
n8495.out[0] (.names)                                            0.261     6.155
n8499.in[1] (.names)                                             1.014     7.169
n8499.out[0] (.names)                                            0.261     7.430
n8501.in[3] (.names)                                             1.014     8.444
n8501.out[0] (.names)                                            0.261     8.705
n8502.in[2] (.names)                                             1.014     9.719
n8502.out[0] (.names)                                            0.261     9.980
n8509.in[0] (.names)                                             1.014    10.993
n8509.out[0] (.names)                                            0.261    11.254
n8519.in[2] (.names)                                             1.014    12.268
n8519.out[0] (.names)                                            0.261    12.529
n8520.in[1] (.names)                                             1.014    13.543
n8520.out[0] (.names)                                            0.261    13.804
n8521.in[0] (.names)                                             1.014    14.818
n8521.out[0] (.names)                                            0.261    15.079
n8523.in[0] (.names)                                             1.014    16.093
n8523.out[0] (.names)                                            0.261    16.354
n8524.in[0] (.names)                                             1.014    17.367
n8524.out[0] (.names)                                            0.261    17.628
n8525.in[0] (.names)                                             1.014    18.642
n8525.out[0] (.names)                                            0.261    18.903
n291.in[0] (.names)                                              1.014    19.917
n291.out[0] (.names)                                             0.261    20.178
n4609.in[1] (.names)                                             1.014    21.192
n4609.out[0] (.names)                                            0.261    21.453
n4618.in[0] (.names)                                             1.014    22.467
n4618.out[0] (.names)                                            0.261    22.728
n4610.in[0] (.names)                                             1.014    23.742
n4610.out[0] (.names)                                            0.261    24.003
n4594.in[0] (.names)                                             1.014    25.016
n4594.out[0] (.names)                                            0.261    25.277
n4612.in[0] (.names)                                             1.014    26.291
n4612.out[0] (.names)                                            0.261    26.552
n4614.in[0] (.names)                                             1.014    27.566
n4614.out[0] (.names)                                            0.261    27.827
n4620.in[0] (.names)                                             1.014    28.841
n4620.out[0] (.names)                                            0.261    29.102
n4622.in[1] (.names)                                             1.014    30.116
n4622.out[0] (.names)                                            0.261    30.377
n4623.in[0] (.names)                                             1.014    31.390
n4623.out[0] (.names)                                            0.261    31.651
n4624.in[0] (.names)                                             1.014    32.665
n4624.out[0] (.names)                                            0.261    32.926
n4634.in[2] (.names)                                             1.014    33.940
n4634.out[0] (.names)                                            0.261    34.201
n4638.in[1] (.names)                                             1.014    35.215
n4638.out[0] (.names)                                            0.261    35.476
n4636.in[0] (.names)                                             1.014    36.490
n4636.out[0] (.names)                                            0.261    36.751
n4637.in[0] (.names)                                             1.014    37.765
n4637.out[0] (.names)                                            0.261    38.026
n3410.in[1] (.names)                                             1.014    39.039
n3410.out[0] (.names)                                            0.261    39.300
n4582.in[2] (.names)                                             1.014    40.314
n4582.out[0] (.names)                                            0.261    40.575
n4585.in[2] (.names)                                             1.014    41.589
n4585.out[0] (.names)                                            0.261    41.850
n4586.in[0] (.names)                                             1.014    42.864
n4586.out[0] (.names)                                            0.261    43.125
n4588.in[0] (.names)                                             1.014    44.139
n4588.out[0] (.names)                                            0.261    44.400
n4590.in[2] (.names)                                             1.014    45.413
n4590.out[0] (.names)                                            0.261    45.674
n4591.in[0] (.names)                                             1.014    46.688
n4591.out[0] (.names)                                            0.261    46.949
n4589.in[1] (.names)                                             1.014    47.963
n4589.out[0] (.names)                                            0.261    48.224
n4592.in[0] (.names)                                             1.014    49.238
n4592.out[0] (.names)                                            0.261    49.499
n3317.in[0] (.names)                                             1.014    50.513
n3317.out[0] (.names)                                            0.261    50.774
n3448.in[0] (.names)                                             1.014    51.787
n3448.out[0] (.names)                                            0.261    52.048
n3449.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3449.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n3938.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5356.in[2] (.names)                                             1.014     8.444
n5356.out[0] (.names)                                            0.261     8.705
n5359.in[2] (.names)                                             1.014     9.719
n5359.out[0] (.names)                                            0.261     9.980
n5361.in[1] (.names)                                             1.014    10.993
n5361.out[0] (.names)                                            0.261    11.254
n5362.in[0] (.names)                                             1.014    12.268
n5362.out[0] (.names)                                            0.261    12.529
n5363.in[0] (.names)                                             1.014    13.543
n5363.out[0] (.names)                                            0.261    13.804
n5648.in[1] (.names)                                             1.014    14.818
n5648.out[0] (.names)                                            0.261    15.079
n5655.in[0] (.names)                                             1.014    16.093
n5655.out[0] (.names)                                            0.261    16.354
n5656.in[0] (.names)                                             1.014    17.367
n5656.out[0] (.names)                                            0.261    17.628
n5376.in[0] (.names)                                             1.014    18.642
n5376.out[0] (.names)                                            0.261    18.903
n5657.in[0] (.names)                                             1.014    19.917
n5657.out[0] (.names)                                            0.261    20.178
n5545.in[1] (.names)                                             1.014    21.192
n5545.out[0] (.names)                                            0.261    21.453
n5672.in[0] (.names)                                             1.014    22.467
n5672.out[0] (.names)                                            0.261    22.728
n5668.in[0] (.names)                                             1.014    23.742
n5668.out[0] (.names)                                            0.261    24.003
n5731.in[0] (.names)                                             1.014    25.016
n5731.out[0] (.names)                                            0.261    25.277
n5732.in[2] (.names)                                             1.014    26.291
n5732.out[0] (.names)                                            0.261    26.552
n5733.in[0] (.names)                                             1.014    27.566
n5733.out[0] (.names)                                            0.261    27.827
n5324.in[0] (.names)                                             1.014    28.841
n5324.out[0] (.names)                                            0.261    29.102
n5319.in[2] (.names)                                             1.014    30.116
n5319.out[0] (.names)                                            0.261    30.377
n5334.in[0] (.names)                                             1.014    31.390
n5334.out[0] (.names)                                            0.261    31.651
n5336.in[1] (.names)                                             1.014    32.665
n5336.out[0] (.names)                                            0.261    32.926
n5302.in[0] (.names)                                             1.014    33.940
n5302.out[0] (.names)                                            0.261    34.201
n5337.in[3] (.names)                                             1.014    35.215
n5337.out[0] (.names)                                            0.261    35.476
n5346.in[0] (.names)                                             1.014    36.490
n5346.out[0] (.names)                                            0.261    36.751
n5338.in[1] (.names)                                             1.014    37.765
n5338.out[0] (.names)                                            0.261    38.026
n5339.in[1] (.names)                                             1.014    39.039
n5339.out[0] (.names)                                            0.261    39.300
n5340.in[0] (.names)                                             1.014    40.314
n5340.out[0] (.names)                                            0.261    40.575
n5321.in[0] (.names)                                             1.014    41.589
n5321.out[0] (.names)                                            0.261    41.850
n3374.in[0] (.names)                                             1.014    42.864
n3374.out[0] (.names)                                            0.261    43.125
n5347.in[1] (.names)                                             1.014    44.139
n5347.out[0] (.names)                                            0.261    44.400
n5348.in[1] (.names)                                             1.014    45.413
n5348.out[0] (.names)                                            0.261    45.674
n5349.in[0] (.names)                                             1.014    46.688
n5349.out[0] (.names)                                            0.261    46.949
n6632.in[2] (.names)                                             1.014    47.963
n6632.out[0] (.names)                                            0.261    48.224
n6633.in[1] (.names)                                             1.014    49.238
n6633.out[0] (.names)                                            0.261    49.499
n4893.in[0] (.names)                                             1.014    50.513
n4893.out[0] (.names)                                            0.261    50.774
n4892.in[0] (.names)                                             1.014    51.787
n4892.out[0] (.names)                                            0.261    52.048
n3938.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3938.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2182.in[3] (.names)                                             1.014    23.742
n2182.out[0] (.names)                                            0.261    24.003
n2162.in[0] (.names)                                             1.014    25.016
n2162.out[0] (.names)                                            0.261    25.277
n2850.in[0] (.names)                                             1.014    26.291
n2850.out[0] (.names)                                            0.261    26.552
n2852.in[2] (.names)                                             1.014    27.566
n2852.out[0] (.names)                                            0.261    27.827
n2855.in[0] (.names)                                             1.014    28.841
n2855.out[0] (.names)                                            0.261    29.102
n2856.in[0] (.names)                                             1.014    30.116
n2856.out[0] (.names)                                            0.261    30.377
n2857.in[0] (.names)                                             1.014    31.390
n2857.out[0] (.names)                                            0.261    31.651
n2858.in[0] (.names)                                             1.014    32.665
n2858.out[0] (.names)                                            0.261    32.926
n2859.in[0] (.names)                                             1.014    33.940
n2859.out[0] (.names)                                            0.261    34.201
n2860.in[1] (.names)                                             1.014    35.215
n2860.out[0] (.names)                                            0.261    35.476
n2938.in[1] (.names)                                             1.014    36.490
n2938.out[0] (.names)                                            0.261    36.751
n2940.in[2] (.names)                                             1.014    37.765
n2940.out[0] (.names)                                            0.261    38.026
n2941.in[3] (.names)                                             1.014    39.039
n2941.out[0] (.names)                                            0.261    39.300
n2944.in[1] (.names)                                             1.014    40.314
n2944.out[0] (.names)                                            0.261    40.575
n2945.in[1] (.names)                                             1.014    41.589
n2945.out[0] (.names)                                            0.261    41.850
n2939.in[0] (.names)                                             1.014    42.864
n2939.out[0] (.names)                                            0.261    43.125
n2884.in[0] (.names)                                             1.014    44.139
n2884.out[0] (.names)                                            0.261    44.400
n2882.in[0] (.names)                                             1.014    45.413
n2882.out[0] (.names)                                            0.261    45.674
n2883.in[0] (.names)                                             1.014    46.688
n2883.out[0] (.names)                                            0.261    46.949
n2885.in[1] (.names)                                             1.014    47.963
n2885.out[0] (.names)                                            0.261    48.224
n2893.in[1] (.names)                                             1.014    49.238
n2893.out[0] (.names)                                            0.261    49.499
n2894.in[1] (.names)                                             1.014    50.513
n2894.out[0] (.names)                                            0.261    50.774
n1303.in[0] (.names)                                             1.014    51.787
n1303.out[0] (.names)                                            0.261    52.048
n1304.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1304.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1398.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n2164.in[3] (.names)                                             1.014    31.390
n2164.out[0] (.names)                                            0.261    31.651
n2241.in[0] (.names)                                             1.014    32.665
n2241.out[0] (.names)                                            0.261    32.926
n2243.in[1] (.names)                                             1.014    33.940
n2243.out[0] (.names)                                            0.261    34.201
n2244.in[1] (.names)                                             1.014    35.215
n2244.out[0] (.names)                                            0.261    35.476
n2245.in[0] (.names)                                             1.014    36.490
n2245.out[0] (.names)                                            0.261    36.751
n2370.in[0] (.names)                                             1.014    37.765
n2370.out[0] (.names)                                            0.261    38.026
n2371.in[0] (.names)                                             1.014    39.039
n2371.out[0] (.names)                                            0.261    39.300
n2372.in[1] (.names)                                             1.014    40.314
n2372.out[0] (.names)                                            0.261    40.575
n2373.in[0] (.names)                                             1.014    41.589
n2373.out[0] (.names)                                            0.261    41.850
n1399.in[0] (.names)                                             1.014    42.864
n1399.out[0] (.names)                                            0.261    43.125
n1403.in[0] (.names)                                             1.014    44.139
n1403.out[0] (.names)                                            0.261    44.400
n2374.in[0] (.names)                                             1.014    45.413
n2374.out[0] (.names)                                            0.261    45.674
n2376.in[0] (.names)                                             1.014    46.688
n2376.out[0] (.names)                                            0.261    46.949
n1401.in[0] (.names)                                             1.014    47.963
n1401.out[0] (.names)                                            0.261    48.224
n2377.in[0] (.names)                                             1.014    49.238
n2377.out[0] (.names)                                            0.261    49.499
n2378.in[0] (.names)                                             1.014    50.513
n2378.out[0] (.names)                                            0.261    50.774
n1397.in[1] (.names)                                             1.014    51.787
n1397.out[0] (.names)                                            0.261    52.048
n1398.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1398.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n396.Q[0] (.latch clocked by pclk)
Endpoint  : n3284.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n396.clk[0] (.latch)                                             1.014     1.014
n396.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1913.in[0] (.names)                                             1.014     2.070
n1913.out[0] (.names)                                            0.261     2.331
n1914.in[0] (.names)                                             1.014     3.344
n1914.out[0] (.names)                                            0.261     3.605
n1915.in[0] (.names)                                             1.014     4.619
n1915.out[0] (.names)                                            0.261     4.880
n1916.in[0] (.names)                                             1.014     5.894
n1916.out[0] (.names)                                            0.261     6.155
n1917.in[0] (.names)                                             1.014     7.169
n1917.out[0] (.names)                                            0.261     7.430
n1918.in[0] (.names)                                             1.014     8.444
n1918.out[0] (.names)                                            0.261     8.705
n1919.in[0] (.names)                                             1.014     9.719
n1919.out[0] (.names)                                            0.261     9.980
n1921.in[1] (.names)                                             1.014    10.993
n1921.out[0] (.names)                                            0.261    11.254
n1937.in[1] (.names)                                             1.014    12.268
n1937.out[0] (.names)                                            0.261    12.529
n1939.in[2] (.names)                                             1.014    13.543
n1939.out[0] (.names)                                            0.261    13.804
n1940.in[2] (.names)                                             1.014    14.818
n1940.out[0] (.names)                                            0.261    15.079
n1924.in[2] (.names)                                             1.014    16.093
n1924.out[0] (.names)                                            0.261    16.354
n1617.in[2] (.names)                                             1.014    17.367
n1617.out[0] (.names)                                            0.261    17.628
n1618.in[0] (.names)                                             1.014    18.642
n1618.out[0] (.names)                                            0.261    18.903
n1619.in[0] (.names)                                             1.014    19.917
n1619.out[0] (.names)                                            0.261    20.178
n1621.in[3] (.names)                                             1.014    21.192
n1621.out[0] (.names)                                            0.261    21.453
n1622.in[1] (.names)                                             1.014    22.467
n1622.out[0] (.names)                                            0.261    22.728
n1623.in[0] (.names)                                             1.014    23.742
n1623.out[0] (.names)                                            0.261    24.003
n1624.in[1] (.names)                                             1.014    25.016
n1624.out[0] (.names)                                            0.261    25.277
n1625.in[0] (.names)                                             1.014    26.291
n1625.out[0] (.names)                                            0.261    26.552
n1591.in[2] (.names)                                             1.014    27.566
n1591.out[0] (.names)                                            0.261    27.827
n1597.in[1] (.names)                                             1.014    28.841
n1597.out[0] (.names)                                            0.261    29.102
n1598.in[0] (.names)                                             1.014    30.116
n1598.out[0] (.names)                                            0.261    30.377
n1599.in[1] (.names)                                             1.014    31.390
n1599.out[0] (.names)                                            0.261    31.651
n1607.in[1] (.names)                                             1.014    32.665
n1607.out[0] (.names)                                            0.261    32.926
n1604.in[1] (.names)                                             1.014    33.940
n1604.out[0] (.names)                                            0.261    34.201
n1605.in[0] (.names)                                             1.014    35.215
n1605.out[0] (.names)                                            0.261    35.476
n1608.in[0] (.names)                                             1.014    36.490
n1608.out[0] (.names)                                            0.261    36.751
n1586.in[1] (.names)                                             1.014    37.765
n1586.out[0] (.names)                                            0.261    38.026
n1587.in[0] (.names)                                             1.014    39.039
n1587.out[0] (.names)                                            0.261    39.300
n1610.in[0] (.names)                                             1.014    40.314
n1610.out[0] (.names)                                            0.261    40.575
n1611.in[0] (.names)                                             1.014    41.589
n1611.out[0] (.names)                                            0.261    41.850
n3295.in[0] (.names)                                             1.014    42.864
n3295.out[0] (.names)                                            0.261    43.125
n3296.in[0] (.names)                                             1.014    44.139
n3296.out[0] (.names)                                            0.261    44.400
n3300.in[0] (.names)                                             1.014    45.413
n3300.out[0] (.names)                                            0.261    45.674
n433.in[0] (.names)                                              1.014    46.688
n433.out[0] (.names)                                             0.261    46.949
n1249.in[0] (.names)                                             1.014    47.963
n1249.out[0] (.names)                                            0.261    48.224
n391.in[1] (.names)                                              1.014    49.238
n391.out[0] (.names)                                             0.261    49.499
n3283.in[0] (.names)                                             1.014    50.513
n3283.out[0] (.names)                                            0.261    50.774
n3294.in[3] (.names)                                             1.014    51.787
n3294.out[0] (.names)                                            0.261    52.048
n3284.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3284.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n10481.Q[0] (.latch clocked by pclk)
Endpoint  : n12173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10481.clk[0] (.latch)                                           1.014     1.014
n10481.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12740.in[0] (.names)                                            1.014     2.070
n12740.out[0] (.names)                                           0.261     2.331
n12741.in[0] (.names)                                            1.014     3.344
n12741.out[0] (.names)                                           0.261     3.605
n12742.in[1] (.names)                                            1.014     4.619
n12742.out[0] (.names)                                           0.261     4.880
n12744.in[0] (.names)                                            1.014     5.894
n12744.out[0] (.names)                                           0.261     6.155
n12745.in[0] (.names)                                            1.014     7.169
n12745.out[0] (.names)                                           0.261     7.430
n12748.in[1] (.names)                                            1.014     8.444
n12748.out[0] (.names)                                           0.261     8.705
n12749.in[0] (.names)                                            1.014     9.719
n12749.out[0] (.names)                                           0.261     9.980
n12750.in[0] (.names)                                            1.014    10.993
n12750.out[0] (.names)                                           0.261    11.254
n12751.in[0] (.names)                                            1.014    12.268
n12751.out[0] (.names)                                           0.261    12.529
n12752.in[0] (.names)                                            1.014    13.543
n12752.out[0] (.names)                                           0.261    13.804
n12763.in[1] (.names)                                            1.014    14.818
n12763.out[0] (.names)                                           0.261    15.079
n12764.in[0] (.names)                                            1.014    16.093
n12764.out[0] (.names)                                           0.261    16.354
n12765.in[1] (.names)                                            1.014    17.367
n12765.out[0] (.names)                                           0.261    17.628
n12766.in[0] (.names)                                            1.014    18.642
n12766.out[0] (.names)                                           0.261    18.903
n12780.in[0] (.names)                                            1.014    19.917
n12780.out[0] (.names)                                           0.261    20.178
n12781.in[0] (.names)                                            1.014    21.192
n12781.out[0] (.names)                                           0.261    21.453
n12782.in[1] (.names)                                            1.014    22.467
n12782.out[0] (.names)                                           0.261    22.728
n12784.in[1] (.names)                                            1.014    23.742
n12784.out[0] (.names)                                           0.261    24.003
n12785.in[1] (.names)                                            1.014    25.016
n12785.out[0] (.names)                                           0.261    25.277
n12786.in[0] (.names)                                            1.014    26.291
n12786.out[0] (.names)                                           0.261    26.552
n12787.in[0] (.names)                                            1.014    27.566
n12787.out[0] (.names)                                           0.261    27.827
n12007.in[2] (.names)                                            1.014    28.841
n12007.out[0] (.names)                                           0.261    29.102
n12792.in[2] (.names)                                            1.014    30.116
n12792.out[0] (.names)                                           0.261    30.377
n12791.in[1] (.names)                                            1.014    31.390
n12791.out[0] (.names)                                           0.261    31.651
n8624.in[1] (.names)                                             1.014    32.665
n8624.out[0] (.names)                                            0.261    32.926
n12794.in[1] (.names)                                            1.014    33.940
n12794.out[0] (.names)                                           0.261    34.201
n12152.in[0] (.names)                                            1.014    35.215
n12152.out[0] (.names)                                           0.261    35.476
n12162.in[0] (.names)                                            1.014    36.490
n12162.out[0] (.names)                                           0.261    36.751
n12155.in[0] (.names)                                            1.014    37.765
n12155.out[0] (.names)                                           0.261    38.026
n12156.in[0] (.names)                                            1.014    39.039
n12156.out[0] (.names)                                           0.261    39.300
n11883.in[0] (.names)                                            1.014    40.314
n11883.out[0] (.names)                                           0.261    40.575
n12177.in[0] (.names)                                            1.014    41.589
n12177.out[0] (.names)                                           0.261    41.850
n12180.in[0] (.names)                                            1.014    42.864
n12180.out[0] (.names)                                           0.261    43.125
n12182.in[1] (.names)                                            1.014    44.139
n12182.out[0] (.names)                                           0.261    44.400
n12183.in[0] (.names)                                            1.014    45.413
n12183.out[0] (.names)                                           0.261    45.674
n12184.in[2] (.names)                                            1.014    46.688
n12184.out[0] (.names)                                           0.261    46.949
n12005.in[0] (.names)                                            1.014    47.963
n12005.out[0] (.names)                                           0.261    48.224
n12185.in[0] (.names)                                            1.014    49.238
n12185.out[0] (.names)                                           0.261    49.499
n12190.in[1] (.names)                                            1.014    50.513
n12190.out[0] (.names)                                           0.261    50.774
n12173.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12173.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n6652.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5356.in[2] (.names)                                             1.014     8.444
n5356.out[0] (.names)                                            0.261     8.705
n5359.in[2] (.names)                                             1.014     9.719
n5359.out[0] (.names)                                            0.261     9.980
n5361.in[1] (.names)                                             1.014    10.993
n5361.out[0] (.names)                                            0.261    11.254
n5362.in[0] (.names)                                             1.014    12.268
n5362.out[0] (.names)                                            0.261    12.529
n5363.in[0] (.names)                                             1.014    13.543
n5363.out[0] (.names)                                            0.261    13.804
n5648.in[1] (.names)                                             1.014    14.818
n5648.out[0] (.names)                                            0.261    15.079
n5655.in[0] (.names)                                             1.014    16.093
n5655.out[0] (.names)                                            0.261    16.354
n5656.in[0] (.names)                                             1.014    17.367
n5656.out[0] (.names)                                            0.261    17.628
n5376.in[0] (.names)                                             1.014    18.642
n5376.out[0] (.names)                                            0.261    18.903
n5657.in[0] (.names)                                             1.014    19.917
n5657.out[0] (.names)                                            0.261    20.178
n5545.in[1] (.names)                                             1.014    21.192
n5545.out[0] (.names)                                            0.261    21.453
n5672.in[0] (.names)                                             1.014    22.467
n5672.out[0] (.names)                                            0.261    22.728
n5668.in[0] (.names)                                             1.014    23.742
n5668.out[0] (.names)                                            0.261    24.003
n5731.in[0] (.names)                                             1.014    25.016
n5731.out[0] (.names)                                            0.261    25.277
n5732.in[2] (.names)                                             1.014    26.291
n5732.out[0] (.names)                                            0.261    26.552
n5733.in[0] (.names)                                             1.014    27.566
n5733.out[0] (.names)                                            0.261    27.827
n5324.in[0] (.names)                                             1.014    28.841
n5324.out[0] (.names)                                            0.261    29.102
n5319.in[2] (.names)                                             1.014    30.116
n5319.out[0] (.names)                                            0.261    30.377
n5334.in[0] (.names)                                             1.014    31.390
n5334.out[0] (.names)                                            0.261    31.651
n5336.in[1] (.names)                                             1.014    32.665
n5336.out[0] (.names)                                            0.261    32.926
n5302.in[0] (.names)                                             1.014    33.940
n5302.out[0] (.names)                                            0.261    34.201
n5337.in[3] (.names)                                             1.014    35.215
n5337.out[0] (.names)                                            0.261    35.476
n5346.in[0] (.names)                                             1.014    36.490
n5346.out[0] (.names)                                            0.261    36.751
n5338.in[1] (.names)                                             1.014    37.765
n5338.out[0] (.names)                                            0.261    38.026
n5339.in[1] (.names)                                             1.014    39.039
n5339.out[0] (.names)                                            0.261    39.300
n5340.in[0] (.names)                                             1.014    40.314
n5340.out[0] (.names)                                            0.261    40.575
n5321.in[0] (.names)                                             1.014    41.589
n5321.out[0] (.names)                                            0.261    41.850
n3374.in[0] (.names)                                             1.014    42.864
n3374.out[0] (.names)                                            0.261    43.125
n5347.in[1] (.names)                                             1.014    44.139
n5347.out[0] (.names)                                            0.261    44.400
n5348.in[1] (.names)                                             1.014    45.413
n5348.out[0] (.names)                                            0.261    45.674
n5349.in[0] (.names)                                             1.014    46.688
n5349.out[0] (.names)                                            0.261    46.949
n6632.in[2] (.names)                                             1.014    47.963
n6632.out[0] (.names)                                            0.261    48.224
n4898.in[0] (.names)                                             1.014    49.238
n4898.out[0] (.names)                                            0.261    49.499
n6651.in[0] (.names)                                             1.014    50.513
n6651.out[0] (.names)                                            0.261    50.774
n6652.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6652.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n9855.Q[0] (.latch clocked by pclk)
Endpoint  : n10023.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9855.clk[0] (.latch)                                            1.014     1.014
n9855.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10176.in[0] (.names)                                            1.014     2.070
n10176.out[0] (.names)                                           0.261     2.331
n10177.in[0] (.names)                                            1.014     3.344
n10177.out[0] (.names)                                           0.261     3.605
n10178.in[3] (.names)                                            1.014     4.619
n10178.out[0] (.names)                                           0.261     4.880
n9803.in[1] (.names)                                             1.014     5.894
n9803.out[0] (.names)                                            0.261     6.155
n10038.in[0] (.names)                                            1.014     7.169
n10038.out[0] (.names)                                           0.261     7.430
n10039.in[2] (.names)                                            1.014     8.444
n10039.out[0] (.names)                                           0.261     8.705
n10040.in[0] (.names)                                            1.014     9.719
n10040.out[0] (.names)                                           0.261     9.980
n10041.in[1] (.names)                                            1.014    10.993
n10041.out[0] (.names)                                           0.261    11.254
n10043.in[0] (.names)                                            1.014    12.268
n10043.out[0] (.names)                                           0.261    12.529
n9993.in[0] (.names)                                             1.014    13.543
n9993.out[0] (.names)                                            0.261    13.804
n9998.in[0] (.names)                                             1.014    14.818
n9998.out[0] (.names)                                            0.261    15.079
n9999.in[0] (.names)                                             1.014    16.093
n9999.out[0] (.names)                                            0.261    16.354
n10000.in[0] (.names)                                            1.014    17.367
n10000.out[0] (.names)                                           0.261    17.628
n10002.in[2] (.names)                                            1.014    18.642
n10002.out[0] (.names)                                           0.261    18.903
n10004.in[2] (.names)                                            1.014    19.917
n10004.out[0] (.names)                                           0.261    20.178
n10006.in[0] (.names)                                            1.014    21.192
n10006.out[0] (.names)                                           0.261    21.453
n9990.in[0] (.names)                                             1.014    22.467
n9990.out[0] (.names)                                            0.261    22.728
n10008.in[0] (.names)                                            1.014    23.742
n10008.out[0] (.names)                                           0.261    24.003
n10011.in[1] (.names)                                            1.014    25.016
n10011.out[0] (.names)                                           0.261    25.277
n10025.in[0] (.names)                                            1.014    26.291
n10025.out[0] (.names)                                           0.261    26.552
n10026.in[0] (.names)                                            1.014    27.566
n10026.out[0] (.names)                                           0.261    27.827
n10027.in[1] (.names)                                            1.014    28.841
n10027.out[0] (.names)                                           0.261    29.102
n10028.in[0] (.names)                                            1.014    30.116
n10028.out[0] (.names)                                           0.261    30.377
n10029.in[1] (.names)                                            1.014    31.390
n10029.out[0] (.names)                                           0.261    31.651
n10030.in[1] (.names)                                            1.014    32.665
n10030.out[0] (.names)                                           0.261    32.926
n10031.in[0] (.names)                                            1.014    33.940
n10031.out[0] (.names)                                           0.261    34.201
n10032.in[1] (.names)                                            1.014    35.215
n10032.out[0] (.names)                                           0.261    35.476
n10012.in[1] (.names)                                            1.014    36.490
n10012.out[0] (.names)                                           0.261    36.751
n10013.in[2] (.names)                                            1.014    37.765
n10013.out[0] (.names)                                           0.261    38.026
n10015.in[0] (.names)                                            1.014    39.039
n10015.out[0] (.names)                                           0.261    39.300
n10016.in[0] (.names)                                            1.014    40.314
n10016.out[0] (.names)                                           0.261    40.575
n10017.in[0] (.names)                                            1.014    41.589
n10017.out[0] (.names)                                           0.261    41.850
n10018.in[0] (.names)                                            1.014    42.864
n10018.out[0] (.names)                                           0.261    43.125
n9370.in[1] (.names)                                             1.014    44.139
n9370.out[0] (.names)                                            0.261    44.400
n10020.in[0] (.names)                                            1.014    45.413
n10020.out[0] (.names)                                           0.261    45.674
n10021.in[1] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10024.in[1] (.names)                                            1.014    47.963
n10024.out[0] (.names)                                           0.261    48.224
n10022.in[1] (.names)                                            1.014    49.238
n10022.out[0] (.names)                                           0.261    49.499
n8643.in[0] (.names)                                             1.014    50.513
n8643.out[0] (.names)                                            0.261    50.774
n10023.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10023.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n9855.Q[0] (.latch clocked by pclk)
Endpoint  : n230.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9855.clk[0] (.latch)                                            1.014     1.014
n9855.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10176.in[0] (.names)                                            1.014     2.070
n10176.out[0] (.names)                                           0.261     2.331
n10177.in[0] (.names)                                            1.014     3.344
n10177.out[0] (.names)                                           0.261     3.605
n10178.in[3] (.names)                                            1.014     4.619
n10178.out[0] (.names)                                           0.261     4.880
n9803.in[1] (.names)                                             1.014     5.894
n9803.out[0] (.names)                                            0.261     6.155
n10038.in[0] (.names)                                            1.014     7.169
n10038.out[0] (.names)                                           0.261     7.430
n10039.in[2] (.names)                                            1.014     8.444
n10039.out[0] (.names)                                           0.261     8.705
n10040.in[0] (.names)                                            1.014     9.719
n10040.out[0] (.names)                                           0.261     9.980
n10041.in[1] (.names)                                            1.014    10.993
n10041.out[0] (.names)                                           0.261    11.254
n10043.in[0] (.names)                                            1.014    12.268
n10043.out[0] (.names)                                           0.261    12.529
n9993.in[0] (.names)                                             1.014    13.543
n9993.out[0] (.names)                                            0.261    13.804
n9998.in[0] (.names)                                             1.014    14.818
n9998.out[0] (.names)                                            0.261    15.079
n9999.in[0] (.names)                                             1.014    16.093
n9999.out[0] (.names)                                            0.261    16.354
n10000.in[0] (.names)                                            1.014    17.367
n10000.out[0] (.names)                                           0.261    17.628
n10002.in[2] (.names)                                            1.014    18.642
n10002.out[0] (.names)                                           0.261    18.903
n10004.in[2] (.names)                                            1.014    19.917
n10004.out[0] (.names)                                           0.261    20.178
n10006.in[0] (.names)                                            1.014    21.192
n10006.out[0] (.names)                                           0.261    21.453
n9990.in[0] (.names)                                             1.014    22.467
n9990.out[0] (.names)                                            0.261    22.728
n10008.in[0] (.names)                                            1.014    23.742
n10008.out[0] (.names)                                           0.261    24.003
n10011.in[1] (.names)                                            1.014    25.016
n10011.out[0] (.names)                                           0.261    25.277
n10025.in[0] (.names)                                            1.014    26.291
n10025.out[0] (.names)                                           0.261    26.552
n10026.in[0] (.names)                                            1.014    27.566
n10026.out[0] (.names)                                           0.261    27.827
n10027.in[1] (.names)                                            1.014    28.841
n10027.out[0] (.names)                                           0.261    29.102
n10028.in[0] (.names)                                            1.014    30.116
n10028.out[0] (.names)                                           0.261    30.377
n10029.in[1] (.names)                                            1.014    31.390
n10029.out[0] (.names)                                           0.261    31.651
n10030.in[1] (.names)                                            1.014    32.665
n10030.out[0] (.names)                                           0.261    32.926
n10031.in[0] (.names)                                            1.014    33.940
n10031.out[0] (.names)                                           0.261    34.201
n10032.in[1] (.names)                                            1.014    35.215
n10032.out[0] (.names)                                           0.261    35.476
n10012.in[1] (.names)                                            1.014    36.490
n10012.out[0] (.names)                                           0.261    36.751
n10013.in[2] (.names)                                            1.014    37.765
n10013.out[0] (.names)                                           0.261    38.026
n10015.in[0] (.names)                                            1.014    39.039
n10015.out[0] (.names)                                           0.261    39.300
n10016.in[0] (.names)                                            1.014    40.314
n10016.out[0] (.names)                                           0.261    40.575
n10017.in[0] (.names)                                            1.014    41.589
n10017.out[0] (.names)                                           0.261    41.850
n10018.in[0] (.names)                                            1.014    42.864
n10018.out[0] (.names)                                           0.261    43.125
n9370.in[1] (.names)                                             1.014    44.139
n9370.out[0] (.names)                                            0.261    44.400
n10020.in[0] (.names)                                            1.014    45.413
n10020.out[0] (.names)                                           0.261    45.674
n10021.in[1] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10024.in[1] (.names)                                            1.014    47.963
n10024.out[0] (.names)                                           0.261    48.224
n10022.in[1] (.names)                                            1.014    49.238
n10022.out[0] (.names)                                           0.261    49.499
n8643.in[0] (.names)                                             1.014    50.513
n8643.out[0] (.names)                                            0.261    50.774
n230.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n230.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n9781.Q[0] (.latch clocked by pclk)
Endpoint  : n9385.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9781.clk[0] (.latch)                                            1.014     1.014
n9781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9782.in[0] (.names)                                             1.014     2.070
n9782.out[0] (.names)                                            0.261     2.331
n9762.in[0] (.names)                                             1.014     3.344
n9762.out[0] (.names)                                            0.261     3.605
n9760.in[0] (.names)                                             1.014     4.619
n9760.out[0] (.names)                                            0.261     4.880
n9783.in[0] (.names)                                             1.014     5.894
n9783.out[0] (.names)                                            0.261     6.155
n9785.in[1] (.names)                                             1.014     7.169
n9785.out[0] (.names)                                            0.261     7.430
n9547.in[1] (.names)                                             1.014     8.444
n9547.out[0] (.names)                                            0.261     8.705
n9722.in[2] (.names)                                             1.014     9.719
n9722.out[0] (.names)                                            0.261     9.980
n9725.in[1] (.names)                                             1.014    10.993
n9725.out[0] (.names)                                            0.261    11.254
n9726.in[0] (.names)                                             1.014    12.268
n9726.out[0] (.names)                                            0.261    12.529
n9732.in[2] (.names)                                             1.014    13.543
n9732.out[0] (.names)                                            0.261    13.804
n9733.in[3] (.names)                                             1.014    14.818
n9733.out[0] (.names)                                            0.261    15.079
n9735.in[1] (.names)                                             1.014    16.093
n9735.out[0] (.names)                                            0.261    16.354
n9736.in[0] (.names)                                             1.014    17.367
n9736.out[0] (.names)                                            0.261    17.628
n9737.in[1] (.names)                                             1.014    18.642
n9737.out[0] (.names)                                            0.261    18.903
n9738.in[3] (.names)                                             1.014    19.917
n9738.out[0] (.names)                                            0.261    20.178
n9740.in[1] (.names)                                             1.014    21.192
n9740.out[0] (.names)                                            0.261    21.453
n9742.in[0] (.names)                                             1.014    22.467
n9742.out[0] (.names)                                            0.261    22.728
n9743.in[0] (.names)                                             1.014    23.742
n9743.out[0] (.names)                                            0.261    24.003
n9707.in[0] (.names)                                             1.014    25.016
n9707.out[0] (.names)                                            0.261    25.277
n9761.in[2] (.names)                                             1.014    26.291
n9761.out[0] (.names)                                            0.261    26.552
n10205.in[3] (.names)                                            1.014    27.566
n10205.out[0] (.names)                                           0.261    27.827
n10208.in[0] (.names)                                            1.014    28.841
n10208.out[0] (.names)                                           0.261    29.102
n10210.in[0] (.names)                                            1.014    30.116
n10210.out[0] (.names)                                           0.261    30.377
n10211.in[0] (.names)                                            1.014    31.390
n10211.out[0] (.names)                                           0.261    31.651
n10212.in[0] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10301.in[2] (.names)                                            1.014    33.940
n10301.out[0] (.names)                                           0.261    34.201
n10328.in[2] (.names)                                            1.014    35.215
n10328.out[0] (.names)                                           0.261    35.476
n10320.in[0] (.names)                                            1.014    36.490
n10320.out[0] (.names)                                           0.261    36.751
n10321.in[0] (.names)                                            1.014    37.765
n10321.out[0] (.names)                                           0.261    38.026
n10324.in[1] (.names)                                            1.014    39.039
n10324.out[0] (.names)                                           0.261    39.300
n10325.in[1] (.names)                                            1.014    40.314
n10325.out[0] (.names)                                           0.261    40.575
n10330.in[2] (.names)                                            1.014    41.589
n10330.out[0] (.names)                                           0.261    41.850
n10332.in[1] (.names)                                            1.014    42.864
n10332.out[0] (.names)                                           0.261    43.125
n9420.in[1] (.names)                                             1.014    44.139
n9420.out[0] (.names)                                            0.261    44.400
n10333.in[1] (.names)                                            1.014    45.413
n10333.out[0] (.names)                                           0.261    45.674
n10334.in[0] (.names)                                            1.014    46.688
n10334.out[0] (.names)                                           0.261    46.949
n10336.in[0] (.names)                                            1.014    47.963
n10336.out[0] (.names)                                           0.261    48.224
n10312.in[0] (.names)                                            1.014    49.238
n10312.out[0] (.names)                                           0.261    49.499
n9384.in[0] (.names)                                             1.014    50.513
n9384.out[0] (.names)                                            0.261    50.774
n9385.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9385.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n9719.Q[0] (.latch clocked by pclk)
Endpoint  : n9787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9719.clk[0] (.latch)                                            1.014     1.014
n9719.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9720.in[0] (.names)                                             1.014     2.070
n9720.out[0] (.names)                                            0.261     2.331
n9709.in[0] (.names)                                             1.014     3.344
n9709.out[0] (.names)                                            0.261     3.605
n9710.in[0] (.names)                                             1.014     4.619
n9710.out[0] (.names)                                            0.261     4.880
n9440.in[2] (.names)                                             1.014     5.894
n9440.out[0] (.names)                                            0.261     6.155
n9441.in[2] (.names)                                             1.014     7.169
n9441.out[0] (.names)                                            0.261     7.430
n9442.in[3] (.names)                                             1.014     8.444
n9442.out[0] (.names)                                            0.261     8.705
n9446.in[1] (.names)                                             1.014     9.719
n9446.out[0] (.names)                                            0.261     9.980
n9447.in[1] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9448.in[0] (.names)                                             1.014    12.268
n9448.out[0] (.names)                                            0.261    12.529
n9451.in[0] (.names)                                             1.014    13.543
n9451.out[0] (.names)                                            0.261    13.804
n9556.in[0] (.names)                                             1.014    14.818
n9556.out[0] (.names)                                            0.261    15.079
n9557.in[2] (.names)                                             1.014    16.093
n9557.out[0] (.names)                                            0.261    16.354
n9559.in[0] (.names)                                             1.014    17.367
n9559.out[0] (.names)                                            0.261    17.628
n9562.in[2] (.names)                                             1.014    18.642
n9562.out[0] (.names)                                            0.261    18.903
n9563.in[2] (.names)                                             1.014    19.917
n9563.out[0] (.names)                                            0.261    20.178
n9577.in[1] (.names)                                             1.014    21.192
n9577.out[0] (.names)                                            0.261    21.453
n9564.in[0] (.names)                                             1.014    22.467
n9564.out[0] (.names)                                            0.261    22.728
n9573.in[0] (.names)                                             1.014    23.742
n9573.out[0] (.names)                                            0.261    24.003
n9574.in[0] (.names)                                             1.014    25.016
n9574.out[0] (.names)                                            0.261    25.277
n9575.in[1] (.names)                                             1.014    26.291
n9575.out[0] (.names)                                            0.261    26.552
n9567.in[0] (.names)                                             1.014    27.566
n9567.out[0] (.names)                                            0.261    27.827
n9568.in[1] (.names)                                             1.014    28.841
n9568.out[0] (.names)                                            0.261    29.102
n9569.in[0] (.names)                                             1.014    30.116
n9569.out[0] (.names)                                            0.261    30.377
n9570.in[0] (.names)                                             1.014    31.390
n9570.out[0] (.names)                                            0.261    31.651
n9572.in[1] (.names)                                             1.014    32.665
n9572.out[0] (.names)                                            0.261    32.926
n9576.in[1] (.names)                                             1.014    33.940
n9576.out[0] (.names)                                            0.261    34.201
n9745.in[1] (.names)                                             1.014    35.215
n9745.out[0] (.names)                                            0.261    35.476
n9747.in[1] (.names)                                             1.014    36.490
n9747.out[0] (.names)                                            0.261    36.751
n9748.in[0] (.names)                                             1.014    37.765
n9748.out[0] (.names)                                            0.261    38.026
n9749.in[0] (.names)                                             1.014    39.039
n9749.out[0] (.names)                                            0.261    39.300
n9751.in[1] (.names)                                             1.014    40.314
n9751.out[0] (.names)                                            0.261    40.575
n9752.in[0] (.names)                                             1.014    41.589
n9752.out[0] (.names)                                            0.261    41.850
n9753.in[0] (.names)                                             1.014    42.864
n9753.out[0] (.names)                                            0.261    43.125
n9755.in[0] (.names)                                             1.014    44.139
n9755.out[0] (.names)                                            0.261    44.400
n9757.in[1] (.names)                                             1.014    45.413
n9757.out[0] (.names)                                            0.261    45.674
n9406.in[0] (.names)                                             1.014    46.688
n9406.out[0] (.names)                                            0.261    46.949
n9758.in[0] (.names)                                             1.014    47.963
n9758.out[0] (.names)                                            0.261    48.224
n9216.in[1] (.names)                                             1.014    49.238
n9216.out[0] (.names)                                            0.261    49.499
n9786.in[1] (.names)                                             1.014    50.513
n9786.out[0] (.names)                                            0.261    50.774
n9787.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9787.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n8770.Q[0] (.latch clocked by pclk)
Endpoint  : n9331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8770.clk[0] (.latch)                                            1.014     1.014
n8770.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8739.in[0] (.names)                                             1.014     2.070
n8739.out[0] (.names)                                            0.261     2.331
n8741.in[1] (.names)                                             1.014     3.344
n8741.out[0] (.names)                                            0.261     3.605
n8742.in[1] (.names)                                             1.014     4.619
n8742.out[0] (.names)                                            0.261     4.880
n8743.in[0] (.names)                                             1.014     5.894
n8743.out[0] (.names)                                            0.261     6.155
n8744.in[0] (.names)                                             1.014     7.169
n8744.out[0] (.names)                                            0.261     7.430
n8704.in[3] (.names)                                             1.014     8.444
n8704.out[0] (.names)                                            0.261     8.705
n8705.in[2] (.names)                                             1.014     9.719
n8705.out[0] (.names)                                            0.261     9.980
n8706.in[0] (.names)                                             1.014    10.993
n8706.out[0] (.names)                                            0.261    11.254
n8707.in[0] (.names)                                             1.014    12.268
n8707.out[0] (.names)                                            0.261    12.529
n8708.in[1] (.names)                                             1.014    13.543
n8708.out[0] (.names)                                            0.261    13.804
n8709.in[0] (.names)                                             1.014    14.818
n8709.out[0] (.names)                                            0.261    15.079
n8719.in[1] (.names)                                             1.014    16.093
n8719.out[0] (.names)                                            0.261    16.354
n8720.in[0] (.names)                                             1.014    17.367
n8720.out[0] (.names)                                            0.261    17.628
n8722.in[0] (.names)                                             1.014    18.642
n8722.out[0] (.names)                                            0.261    18.903
n8723.in[0] (.names)                                             1.014    19.917
n8723.out[0] (.names)                                            0.261    20.178
n8725.in[0] (.names)                                             1.014    21.192
n8725.out[0] (.names)                                            0.261    21.453
n8733.in[0] (.names)                                             1.014    22.467
n8733.out[0] (.names)                                            0.261    22.728
n8701.in[0] (.names)                                             1.014    23.742
n8701.out[0] (.names)                                            0.261    24.003
n8702.in[1] (.names)                                             1.014    25.016
n8702.out[0] (.names)                                            0.261    25.277
n9039.in[3] (.names)                                             1.014    26.291
n9039.out[0] (.names)                                            0.261    26.552
n9041.in[0] (.names)                                             1.014    27.566
n9041.out[0] (.names)                                            0.261    27.827
n9042.in[2] (.names)                                             1.014    28.841
n9042.out[0] (.names)                                            0.261    29.102
n9040.in[0] (.names)                                             1.014    30.116
n9040.out[0] (.names)                                            0.261    30.377
n9226.in[2] (.names)                                             1.014    31.390
n9226.out[0] (.names)                                            0.261    31.651
n9235.in[1] (.names)                                             1.014    32.665
n9235.out[0] (.names)                                            0.261    32.926
n9233.in[0] (.names)                                             1.014    33.940
n9233.out[0] (.names)                                            0.261    34.201
n9234.in[0] (.names)                                             1.014    35.215
n9234.out[0] (.names)                                            0.261    35.476
n9240.in[1] (.names)                                             1.014    36.490
n9240.out[0] (.names)                                            0.261    36.751
n9241.in[1] (.names)                                             1.014    37.765
n9241.out[0] (.names)                                            0.261    38.026
n9243.in[0] (.names)                                             1.014    39.039
n9243.out[0] (.names)                                            0.261    39.300
n9245.in[1] (.names)                                             1.014    40.314
n9245.out[0] (.names)                                            0.261    40.575
n9247.in[0] (.names)                                             1.014    41.589
n9247.out[0] (.names)                                            0.261    41.850
n9248.in[0] (.names)                                             1.014    42.864
n9248.out[0] (.names)                                            0.261    43.125
n9251.in[0] (.names)                                             1.014    44.139
n9251.out[0] (.names)                                            0.261    44.400
n9236.in[0] (.names)                                             1.014    45.413
n9236.out[0] (.names)                                            0.261    45.674
n8662.in[1] (.names)                                             1.014    46.688
n8662.out[0] (.names)                                            0.261    46.949
n9368.in[0] (.names)                                             1.014    47.963
n9368.out[0] (.names)                                            0.261    48.224
n9369.in[1] (.names)                                             1.014    49.238
n9369.out[0] (.names)                                            0.261    49.499
n9354.in[1] (.names)                                             1.014    50.513
n9354.out[0] (.names)                                            0.261    50.774
n9331.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9331.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8493.in[0] (.names)                                             1.014     2.070
n8493.out[0] (.names)                                            0.261     2.331
n8498.in[0] (.names)                                             1.014     3.344
n8498.out[0] (.names)                                            0.261     3.605
n8494.in[0] (.names)                                             1.014     4.619
n8494.out[0] (.names)                                            0.261     4.880
n8495.in[0] (.names)                                             1.014     5.894
n8495.out[0] (.names)                                            0.261     6.155
n8499.in[1] (.names)                                             1.014     7.169
n8499.out[0] (.names)                                            0.261     7.430
n8501.in[3] (.names)                                             1.014     8.444
n8501.out[0] (.names)                                            0.261     8.705
n8502.in[2] (.names)                                             1.014     9.719
n8502.out[0] (.names)                                            0.261     9.980
n8509.in[0] (.names)                                             1.014    10.993
n8509.out[0] (.names)                                            0.261    11.254
n8519.in[2] (.names)                                             1.014    12.268
n8519.out[0] (.names)                                            0.261    12.529
n8520.in[1] (.names)                                             1.014    13.543
n8520.out[0] (.names)                                            0.261    13.804
n8521.in[0] (.names)                                             1.014    14.818
n8521.out[0] (.names)                                            0.261    15.079
n8523.in[0] (.names)                                             1.014    16.093
n8523.out[0] (.names)                                            0.261    16.354
n8524.in[0] (.names)                                             1.014    17.367
n8524.out[0] (.names)                                            0.261    17.628
n8525.in[0] (.names)                                             1.014    18.642
n8525.out[0] (.names)                                            0.261    18.903
n291.in[0] (.names)                                              1.014    19.917
n291.out[0] (.names)                                             0.261    20.178
n4609.in[1] (.names)                                             1.014    21.192
n4609.out[0] (.names)                                            0.261    21.453
n4618.in[0] (.names)                                             1.014    22.467
n4618.out[0] (.names)                                            0.261    22.728
n4610.in[0] (.names)                                             1.014    23.742
n4610.out[0] (.names)                                            0.261    24.003
n4594.in[0] (.names)                                             1.014    25.016
n4594.out[0] (.names)                                            0.261    25.277
n4612.in[0] (.names)                                             1.014    26.291
n4612.out[0] (.names)                                            0.261    26.552
n4614.in[0] (.names)                                             1.014    27.566
n4614.out[0] (.names)                                            0.261    27.827
n4620.in[0] (.names)                                             1.014    28.841
n4620.out[0] (.names)                                            0.261    29.102
n4622.in[1] (.names)                                             1.014    30.116
n4622.out[0] (.names)                                            0.261    30.377
n4623.in[0] (.names)                                             1.014    31.390
n4623.out[0] (.names)                                            0.261    31.651
n4624.in[0] (.names)                                             1.014    32.665
n4624.out[0] (.names)                                            0.261    32.926
n4634.in[2] (.names)                                             1.014    33.940
n4634.out[0] (.names)                                            0.261    34.201
n4638.in[1] (.names)                                             1.014    35.215
n4638.out[0] (.names)                                            0.261    35.476
n4636.in[0] (.names)                                             1.014    36.490
n4636.out[0] (.names)                                            0.261    36.751
n4637.in[0] (.names)                                             1.014    37.765
n4637.out[0] (.names)                                            0.261    38.026
n3410.in[1] (.names)                                             1.014    39.039
n3410.out[0] (.names)                                            0.261    39.300
n4582.in[2] (.names)                                             1.014    40.314
n4582.out[0] (.names)                                            0.261    40.575
n4585.in[2] (.names)                                             1.014    41.589
n4585.out[0] (.names)                                            0.261    41.850
n4586.in[0] (.names)                                             1.014    42.864
n4586.out[0] (.names)                                            0.261    43.125
n4588.in[0] (.names)                                             1.014    44.139
n4588.out[0] (.names)                                            0.261    44.400
n4590.in[2] (.names)                                             1.014    45.413
n4590.out[0] (.names)                                            0.261    45.674
n4591.in[0] (.names)                                             1.014    46.688
n4591.out[0] (.names)                                            0.261    46.949
n4589.in[1] (.names)                                             1.014    47.963
n4589.out[0] (.names)                                            0.261    48.224
n4592.in[0] (.names)                                             1.014    49.238
n4592.out[0] (.names)                                            0.261    49.499
n3317.in[0] (.names)                                             1.014    50.513
n3317.out[0] (.names)                                            0.261    50.774
n203.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n203.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n5238.Q[0] (.latch clocked by pclk)
Endpoint  : n4895.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5238.clk[0] (.latch)                                            1.014     1.014
n5238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6033.in[0] (.names)                                             1.014     2.070
n6033.out[0] (.names)                                            0.261     2.331
n6233.in[1] (.names)                                             1.014     3.344
n6233.out[0] (.names)                                            0.261     3.605
n6235.in[1] (.names)                                             1.014     4.619
n6235.out[0] (.names)                                            0.261     4.880
n6236.in[1] (.names)                                             1.014     5.894
n6236.out[0] (.names)                                            0.261     6.155
n6237.in[0] (.names)                                             1.014     7.169
n6237.out[0] (.names)                                            0.261     7.430
n6238.in[0] (.names)                                             1.014     8.444
n6238.out[0] (.names)                                            0.261     8.705
n6246.in[1] (.names)                                             1.014     9.719
n6246.out[0] (.names)                                            0.261     9.980
n6247.in[2] (.names)                                             1.014    10.993
n6247.out[0] (.names)                                            0.261    11.254
n6248.in[0] (.names)                                             1.014    12.268
n6248.out[0] (.names)                                            0.261    12.529
n6251.in[0] (.names)                                             1.014    13.543
n6251.out[0] (.names)                                            0.261    13.804
n6252.in[1] (.names)                                             1.014    14.818
n6252.out[0] (.names)                                            0.261    15.079
n6253.in[0] (.names)                                             1.014    16.093
n6253.out[0] (.names)                                            0.261    16.354
n6256.in[0] (.names)                                             1.014    17.367
n6256.out[0] (.names)                                            0.261    17.628
n6257.in[0] (.names)                                             1.014    18.642
n6257.out[0] (.names)                                            0.261    18.903
n6258.in[0] (.names)                                             1.014    19.917
n6258.out[0] (.names)                                            0.261    20.178
n6259.in[2] (.names)                                             1.014    21.192
n6259.out[0] (.names)                                            0.261    21.453
n4971.in[0] (.names)                                             1.014    22.467
n4971.out[0] (.names)                                            0.261    22.728
n4972.in[1] (.names)                                             1.014    23.742
n4972.out[0] (.names)                                            0.261    24.003
n4974.in[0] (.names)                                             1.014    25.016
n4974.out[0] (.names)                                            0.261    25.277
n4975.in[0] (.names)                                             1.014    26.291
n4975.out[0] (.names)                                            0.261    26.552
n4976.in[0] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4979.in[1] (.names)                                             1.014    28.841
n4979.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n4980.in[0] (.names)                                             1.014    31.390
n4980.out[0] (.names)                                            0.261    31.651
n5057.in[0] (.names)                                             1.014    32.665
n5057.out[0] (.names)                                            0.261    32.926
n5152.in[2] (.names)                                             1.014    33.940
n5152.out[0] (.names)                                            0.261    34.201
n5149.in[0] (.names)                                             1.014    35.215
n5149.out[0] (.names)                                            0.261    35.476
n5153.in[0] (.names)                                             1.014    36.490
n5153.out[0] (.names)                                            0.261    36.751
n5150.in[0] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n5147.in[0] (.names)                                             1.014    39.039
n5147.out[0] (.names)                                            0.261    39.300
n5142.in[0] (.names)                                             1.014    40.314
n5142.out[0] (.names)                                            0.261    40.575
n4912.in[0] (.names)                                             1.014    41.589
n4912.out[0] (.names)                                            0.261    41.850
n5143.in[0] (.names)                                             1.014    42.864
n5143.out[0] (.names)                                            0.261    43.125
n5144.in[2] (.names)                                             1.014    44.139
n5144.out[0] (.names)                                            0.261    44.400
n5145.in[1] (.names)                                             1.014    45.413
n5145.out[0] (.names)                                            0.261    45.674
n5146.in[0] (.names)                                             1.014    46.688
n5146.out[0] (.names)                                            0.261    46.949
n5148.in[2] (.names)                                             1.014    47.963
n5148.out[0] (.names)                                            0.261    48.224
n4910.in[1] (.names)                                             1.014    49.238
n4910.out[0] (.names)                                            0.261    49.499
n4894.in[1] (.names)                                             1.014    50.513
n4894.out[0] (.names)                                            0.261    50.774
n4895.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4895.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n4266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5356.in[2] (.names)                                             1.014     8.444
n5356.out[0] (.names)                                            0.261     8.705
n5359.in[2] (.names)                                             1.014     9.719
n5359.out[0] (.names)                                            0.261     9.980
n5361.in[1] (.names)                                             1.014    10.993
n5361.out[0] (.names)                                            0.261    11.254
n5362.in[0] (.names)                                             1.014    12.268
n5362.out[0] (.names)                                            0.261    12.529
n5363.in[0] (.names)                                             1.014    13.543
n5363.out[0] (.names)                                            0.261    13.804
n5648.in[1] (.names)                                             1.014    14.818
n5648.out[0] (.names)                                            0.261    15.079
n5655.in[0] (.names)                                             1.014    16.093
n5655.out[0] (.names)                                            0.261    16.354
n5656.in[0] (.names)                                             1.014    17.367
n5656.out[0] (.names)                                            0.261    17.628
n5376.in[0] (.names)                                             1.014    18.642
n5376.out[0] (.names)                                            0.261    18.903
n5657.in[0] (.names)                                             1.014    19.917
n5657.out[0] (.names)                                            0.261    20.178
n5545.in[1] (.names)                                             1.014    21.192
n5545.out[0] (.names)                                            0.261    21.453
n5672.in[0] (.names)                                             1.014    22.467
n5672.out[0] (.names)                                            0.261    22.728
n5668.in[0] (.names)                                             1.014    23.742
n5668.out[0] (.names)                                            0.261    24.003
n5731.in[0] (.names)                                             1.014    25.016
n5731.out[0] (.names)                                            0.261    25.277
n5732.in[2] (.names)                                             1.014    26.291
n5732.out[0] (.names)                                            0.261    26.552
n5733.in[0] (.names)                                             1.014    27.566
n5733.out[0] (.names)                                            0.261    27.827
n5324.in[0] (.names)                                             1.014    28.841
n5324.out[0] (.names)                                            0.261    29.102
n5319.in[2] (.names)                                             1.014    30.116
n5319.out[0] (.names)                                            0.261    30.377
n5334.in[0] (.names)                                             1.014    31.390
n5334.out[0] (.names)                                            0.261    31.651
n5336.in[1] (.names)                                             1.014    32.665
n5336.out[0] (.names)                                            0.261    32.926
n5302.in[0] (.names)                                             1.014    33.940
n5302.out[0] (.names)                                            0.261    34.201
n5337.in[3] (.names)                                             1.014    35.215
n5337.out[0] (.names)                                            0.261    35.476
n5346.in[0] (.names)                                             1.014    36.490
n5346.out[0] (.names)                                            0.261    36.751
n5338.in[1] (.names)                                             1.014    37.765
n5338.out[0] (.names)                                            0.261    38.026
n5339.in[1] (.names)                                             1.014    39.039
n5339.out[0] (.names)                                            0.261    39.300
n5340.in[0] (.names)                                             1.014    40.314
n5340.out[0] (.names)                                            0.261    40.575
n5321.in[0] (.names)                                             1.014    41.589
n5321.out[0] (.names)                                            0.261    41.850
n3374.in[0] (.names)                                             1.014    42.864
n3374.out[0] (.names)                                            0.261    43.125
n5347.in[1] (.names)                                             1.014    44.139
n5347.out[0] (.names)                                            0.261    44.400
n5348.in[1] (.names)                                             1.014    45.413
n5348.out[0] (.names)                                            0.261    45.674
n5349.in[0] (.names)                                             1.014    46.688
n5349.out[0] (.names)                                            0.261    46.949
n6632.in[2] (.names)                                             1.014    47.963
n6632.out[0] (.names)                                            0.261    48.224
n6633.in[1] (.names)                                             1.014    49.238
n6633.out[0] (.names)                                            0.261    49.499
n4893.in[0] (.names)                                             1.014    50.513
n4893.out[0] (.names)                                            0.261    50.774
n4266.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4266.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n3403.Q[0] (.latch clocked by pclk)
Endpoint  : n3466.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3403.clk[0] (.latch)                                            1.014     1.014
n3403.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4461.in[0] (.names)                                             1.014     2.070
n4461.out[0] (.names)                                            0.261     2.331
n4462.in[0] (.names)                                             1.014     3.344
n4462.out[0] (.names)                                            0.261     3.605
n4458.in[0] (.names)                                             1.014     4.619
n4458.out[0] (.names)                                            0.261     4.880
n4416.in[0] (.names)                                             1.014     5.894
n4416.out[0] (.names)                                            0.261     6.155
n4486.in[1] (.names)                                             1.014     7.169
n4486.out[0] (.names)                                            0.261     7.430
n4493.in[1] (.names)                                             1.014     8.444
n4493.out[0] (.names)                                            0.261     8.705
n4494.in[2] (.names)                                             1.014     9.719
n4494.out[0] (.names)                                            0.261     9.980
n4495.in[1] (.names)                                             1.014    10.993
n4495.out[0] (.names)                                            0.261    11.254
n4496.in[0] (.names)                                             1.014    12.268
n4496.out[0] (.names)                                            0.261    12.529
n4498.in[0] (.names)                                             1.014    13.543
n4498.out[0] (.names)                                            0.261    13.804
n4505.in[1] (.names)                                             1.014    14.818
n4505.out[0] (.names)                                            0.261    15.079
n4507.in[3] (.names)                                             1.014    16.093
n4507.out[0] (.names)                                            0.261    16.354
n4509.in[0] (.names)                                             1.014    17.367
n4509.out[0] (.names)                                            0.261    17.628
n4515.in[0] (.names)                                             1.014    18.642
n4515.out[0] (.names)                                            0.261    18.903
n4516.in[0] (.names)                                             1.014    19.917
n4516.out[0] (.names)                                            0.261    20.178
n4517.in[1] (.names)                                             1.014    21.192
n4517.out[0] (.names)                                            0.261    21.453
n4443.in[0] (.names)                                             1.014    22.467
n4443.out[0] (.names)                                            0.261    22.728
n4348.in[0] (.names)                                             1.014    23.742
n4348.out[0] (.names)                                            0.261    24.003
n4349.in[3] (.names)                                             1.014    25.016
n4349.out[0] (.names)                                            0.261    25.277
n4354.in[1] (.names)                                             1.014    26.291
n4354.out[0] (.names)                                            0.261    26.552
n4355.in[0] (.names)                                             1.014    27.566
n4355.out[0] (.names)                                            0.261    27.827
n4356.in[1] (.names)                                             1.014    28.841
n4356.out[0] (.names)                                            0.261    29.102
n4351.in[0] (.names)                                             1.014    30.116
n4351.out[0] (.names)                                            0.261    30.377
n4534.in[0] (.names)                                             1.014    31.390
n4534.out[0] (.names)                                            0.261    31.651
n4537.in[2] (.names)                                             1.014    32.665
n4537.out[0] (.names)                                            0.261    32.926
n3581.in[0] (.names)                                             1.014    33.940
n3581.out[0] (.names)                                            0.261    34.201
n3582.in[0] (.names)                                             1.014    35.215
n3582.out[0] (.names)                                            0.261    35.476
n3587.in[0] (.names)                                             1.014    36.490
n3587.out[0] (.names)                                            0.261    36.751
n3588.in[0] (.names)                                             1.014    37.765
n3588.out[0] (.names)                                            0.261    38.026
n3590.in[0] (.names)                                             1.014    39.039
n3590.out[0] (.names)                                            0.261    39.300
n3584.in[1] (.names)                                             1.014    40.314
n3584.out[0] (.names)                                            0.261    40.575
n3583.in[0] (.names)                                             1.014    41.589
n3583.out[0] (.names)                                            0.261    41.850
n3597.in[2] (.names)                                             1.014    42.864
n3597.out[0] (.names)                                            0.261    43.125
n3598.in[0] (.names)                                             1.014    44.139
n3598.out[0] (.names)                                            0.261    44.400
n3599.in[1] (.names)                                             1.014    45.413
n3599.out[0] (.names)                                            0.261    45.674
n3600.in[1] (.names)                                             1.014    46.688
n3600.out[0] (.names)                                            0.261    46.949
n3601.in[0] (.names)                                             1.014    47.963
n3601.out[0] (.names)                                            0.261    48.224
n3602.in[0] (.names)                                             1.014    49.238
n3602.out[0] (.names)                                            0.261    49.499
n3402.in[0] (.names)                                             1.014    50.513
n3402.out[0] (.names)                                            0.261    50.774
n3466.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3466.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n3403.Q[0] (.latch clocked by pclk)
Endpoint  : n3403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3403.clk[0] (.latch)                                            1.014     1.014
n3403.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4461.in[0] (.names)                                             1.014     2.070
n4461.out[0] (.names)                                            0.261     2.331
n4462.in[0] (.names)                                             1.014     3.344
n4462.out[0] (.names)                                            0.261     3.605
n4458.in[0] (.names)                                             1.014     4.619
n4458.out[0] (.names)                                            0.261     4.880
n4416.in[0] (.names)                                             1.014     5.894
n4416.out[0] (.names)                                            0.261     6.155
n4486.in[1] (.names)                                             1.014     7.169
n4486.out[0] (.names)                                            0.261     7.430
n4493.in[1] (.names)                                             1.014     8.444
n4493.out[0] (.names)                                            0.261     8.705
n4494.in[2] (.names)                                             1.014     9.719
n4494.out[0] (.names)                                            0.261     9.980
n4495.in[1] (.names)                                             1.014    10.993
n4495.out[0] (.names)                                            0.261    11.254
n4496.in[0] (.names)                                             1.014    12.268
n4496.out[0] (.names)                                            0.261    12.529
n4498.in[0] (.names)                                             1.014    13.543
n4498.out[0] (.names)                                            0.261    13.804
n4505.in[1] (.names)                                             1.014    14.818
n4505.out[0] (.names)                                            0.261    15.079
n4507.in[3] (.names)                                             1.014    16.093
n4507.out[0] (.names)                                            0.261    16.354
n4509.in[0] (.names)                                             1.014    17.367
n4509.out[0] (.names)                                            0.261    17.628
n4515.in[0] (.names)                                             1.014    18.642
n4515.out[0] (.names)                                            0.261    18.903
n4516.in[0] (.names)                                             1.014    19.917
n4516.out[0] (.names)                                            0.261    20.178
n4517.in[1] (.names)                                             1.014    21.192
n4517.out[0] (.names)                                            0.261    21.453
n4443.in[0] (.names)                                             1.014    22.467
n4443.out[0] (.names)                                            0.261    22.728
n4348.in[0] (.names)                                             1.014    23.742
n4348.out[0] (.names)                                            0.261    24.003
n4349.in[3] (.names)                                             1.014    25.016
n4349.out[0] (.names)                                            0.261    25.277
n4354.in[1] (.names)                                             1.014    26.291
n4354.out[0] (.names)                                            0.261    26.552
n4355.in[0] (.names)                                             1.014    27.566
n4355.out[0] (.names)                                            0.261    27.827
n4356.in[1] (.names)                                             1.014    28.841
n4356.out[0] (.names)                                            0.261    29.102
n4351.in[0] (.names)                                             1.014    30.116
n4351.out[0] (.names)                                            0.261    30.377
n4534.in[0] (.names)                                             1.014    31.390
n4534.out[0] (.names)                                            0.261    31.651
n4537.in[2] (.names)                                             1.014    32.665
n4537.out[0] (.names)                                            0.261    32.926
n3581.in[0] (.names)                                             1.014    33.940
n3581.out[0] (.names)                                            0.261    34.201
n3582.in[0] (.names)                                             1.014    35.215
n3582.out[0] (.names)                                            0.261    35.476
n3587.in[0] (.names)                                             1.014    36.490
n3587.out[0] (.names)                                            0.261    36.751
n3588.in[0] (.names)                                             1.014    37.765
n3588.out[0] (.names)                                            0.261    38.026
n3590.in[0] (.names)                                             1.014    39.039
n3590.out[0] (.names)                                            0.261    39.300
n3584.in[1] (.names)                                             1.014    40.314
n3584.out[0] (.names)                                            0.261    40.575
n3583.in[0] (.names)                                             1.014    41.589
n3583.out[0] (.names)                                            0.261    41.850
n3597.in[2] (.names)                                             1.014    42.864
n3597.out[0] (.names)                                            0.261    43.125
n3598.in[0] (.names)                                             1.014    44.139
n3598.out[0] (.names)                                            0.261    44.400
n3599.in[1] (.names)                                             1.014    45.413
n3599.out[0] (.names)                                            0.261    45.674
n3600.in[1] (.names)                                             1.014    46.688
n3600.out[0] (.names)                                            0.261    46.949
n3601.in[0] (.names)                                             1.014    47.963
n3601.out[0] (.names)                                            0.261    48.224
n3602.in[0] (.names)                                             1.014    49.238
n3602.out[0] (.names)                                            0.261    49.499
n3402.in[0] (.names)                                             1.014    50.513
n3402.out[0] (.names)                                            0.261    50.774
n3403.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n2879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2182.in[3] (.names)                                             1.014    23.742
n2182.out[0] (.names)                                            0.261    24.003
n2162.in[0] (.names)                                             1.014    25.016
n2162.out[0] (.names)                                            0.261    25.277
n2850.in[0] (.names)                                             1.014    26.291
n2850.out[0] (.names)                                            0.261    26.552
n2852.in[2] (.names)                                             1.014    27.566
n2852.out[0] (.names)                                            0.261    27.827
n2855.in[0] (.names)                                             1.014    28.841
n2855.out[0] (.names)                                            0.261    29.102
n2856.in[0] (.names)                                             1.014    30.116
n2856.out[0] (.names)                                            0.261    30.377
n2857.in[0] (.names)                                             1.014    31.390
n2857.out[0] (.names)                                            0.261    31.651
n2858.in[0] (.names)                                             1.014    32.665
n2858.out[0] (.names)                                            0.261    32.926
n2859.in[0] (.names)                                             1.014    33.940
n2859.out[0] (.names)                                            0.261    34.201
n2860.in[1] (.names)                                             1.014    35.215
n2860.out[0] (.names)                                            0.261    35.476
n2938.in[1] (.names)                                             1.014    36.490
n2938.out[0] (.names)                                            0.261    36.751
n2940.in[2] (.names)                                             1.014    37.765
n2940.out[0] (.names)                                            0.261    38.026
n2941.in[3] (.names)                                             1.014    39.039
n2941.out[0] (.names)                                            0.261    39.300
n2944.in[1] (.names)                                             1.014    40.314
n2944.out[0] (.names)                                            0.261    40.575
n2945.in[1] (.names)                                             1.014    41.589
n2945.out[0] (.names)                                            0.261    41.850
n2939.in[0] (.names)                                             1.014    42.864
n2939.out[0] (.names)                                            0.261    43.125
n2884.in[0] (.names)                                             1.014    44.139
n2884.out[0] (.names)                                            0.261    44.400
n2882.in[0] (.names)                                             1.014    45.413
n2882.out[0] (.names)                                            0.261    45.674
n2883.in[0] (.names)                                             1.014    46.688
n2883.out[0] (.names)                                            0.261    46.949
n2885.in[1] (.names)                                             1.014    47.963
n2885.out[0] (.names)                                            0.261    48.224
n2893.in[1] (.names)                                             1.014    49.238
n2893.out[0] (.names)                                            0.261    49.499
n2894.in[1] (.names)                                             1.014    50.513
n2894.out[0] (.names)                                            0.261    50.774
n2879.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2879.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1323.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n1520.in[0] (.names)                                             1.014    31.390
n1520.out[0] (.names)                                            0.261    31.651
n1521.in[0] (.names)                                             1.014    32.665
n1521.out[0] (.names)                                            0.261    32.926
n1513.in[1] (.names)                                             1.014    33.940
n1513.out[0] (.names)                                            0.261    34.201
n1515.in[0] (.names)                                             1.014    35.215
n1515.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1517.in[1] (.names)                                             1.014    37.765
n1517.out[0] (.names)                                            0.261    38.026
n1530.in[1] (.names)                                             1.014    39.039
n1530.out[0] (.names)                                            0.261    39.300
n1531.in[0] (.names)                                             1.014    40.314
n1531.out[0] (.names)                                            0.261    40.575
n1532.in[3] (.names)                                             1.014    41.589
n1532.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[2] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1541.in[0] (.names)                                             1.014    46.688
n1541.out[0] (.names)                                            0.261    46.949
n1542.in[0] (.names)                                             1.014    47.963
n1542.out[0] (.names)                                            0.261    48.224
n411.in[1] (.names)                                              1.014    49.238
n411.out[0] (.names)                                             0.261    49.499
n1322.in[0] (.names)                                             1.014    50.513
n1322.out[0] (.names)                                            0.261    50.774
n1323.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1323.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1386.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n1520.in[0] (.names)                                             1.014    31.390
n1520.out[0] (.names)                                            0.261    31.651
n1521.in[0] (.names)                                             1.014    32.665
n1521.out[0] (.names)                                            0.261    32.926
n1513.in[1] (.names)                                             1.014    33.940
n1513.out[0] (.names)                                            0.261    34.201
n1515.in[0] (.names)                                             1.014    35.215
n1515.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1517.in[1] (.names)                                             1.014    37.765
n1517.out[0] (.names)                                            0.261    38.026
n1529.in[0] (.names)                                             1.014    39.039
n1529.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1553.in[1] (.names)                                             1.014    41.589
n1553.out[0] (.names)                                            0.261    41.850
n1431.in[0] (.names)                                             1.014    42.864
n1431.out[0] (.names)                                            0.261    43.125
n1426.in[1] (.names)                                             1.014    44.139
n1426.out[0] (.names)                                            0.261    44.400
n1424.in[0] (.names)                                             1.014    45.413
n1424.out[0] (.names)                                            0.261    45.674
n1429.in[0] (.names)                                             1.014    46.688
n1429.out[0] (.names)                                            0.261    46.949
n1439.in[2] (.names)                                             1.014    47.963
n1439.out[0] (.names)                                            0.261    48.224
n1440.in[0] (.names)                                             1.014    49.238
n1440.out[0] (.names)                                            0.261    49.499
n1385.in[1] (.names)                                             1.014    50.513
n1385.out[0] (.names)                                            0.261    50.774
n1386.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1386.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n13542.Q[0] (.latch clocked by pclk)
Endpoint  : n11876.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13542.clk[0] (.latch)                                           1.014     1.014
n13542.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13543.in[0] (.names)                                            1.014     2.070
n13543.out[0] (.names)                                           0.261     2.331
n13189.in[1] (.names)                                            1.014     3.344
n13189.out[0] (.names)                                           0.261     3.605
n13634.in[0] (.names)                                            1.014     4.619
n13634.out[0] (.names)                                           0.261     4.880
n13635.in[0] (.names)                                            1.014     5.894
n13635.out[0] (.names)                                           0.261     6.155
n13628.in[0] (.names)                                            1.014     7.169
n13628.out[0] (.names)                                           0.261     7.430
n13621.in[0] (.names)                                            1.014     8.444
n13621.out[0] (.names)                                           0.261     8.705
n13622.in[0] (.names)                                            1.014     9.719
n13622.out[0] (.names)                                           0.261     9.980
n13625.in[1] (.names)                                            1.014    10.993
n13625.out[0] (.names)                                           0.261    11.254
n13626.in[0] (.names)                                            1.014    12.268
n13626.out[0] (.names)                                           0.261    12.529
n13627.in[0] (.names)                                            1.014    13.543
n13627.out[0] (.names)                                           0.261    13.804
n13633.in[0] (.names)                                            1.014    14.818
n13633.out[0] (.names)                                           0.261    15.079
n13526.in[0] (.names)                                            1.014    16.093
n13526.out[0] (.names)                                           0.261    16.354
n13452.in[0] (.names)                                            1.014    17.367
n13452.out[0] (.names)                                           0.261    17.628
n13453.in[2] (.names)                                            1.014    18.642
n13453.out[0] (.names)                                           0.261    18.903
n13511.in[1] (.names)                                            1.014    19.917
n13511.out[0] (.names)                                           0.261    20.178
n13512.in[1] (.names)                                            1.014    21.192
n13512.out[0] (.names)                                           0.261    21.453
n13464.in[1] (.names)                                            1.014    22.467
n13464.out[0] (.names)                                           0.261    22.728
n13465.in[1] (.names)                                            1.014    23.742
n13465.out[0] (.names)                                           0.261    24.003
n13466.in[1] (.names)                                            1.014    25.016
n13466.out[0] (.names)                                           0.261    25.277
n13467.in[0] (.names)                                            1.014    26.291
n13467.out[0] (.names)                                           0.261    26.552
n13468.in[0] (.names)                                            1.014    27.566
n13468.out[0] (.names)                                           0.261    27.827
n13470.in[1] (.names)                                            1.014    28.841
n13470.out[0] (.names)                                           0.261    29.102
n13475.in[1] (.names)                                            1.014    30.116
n13475.out[0] (.names)                                           0.261    30.377
n13493.in[0] (.names)                                            1.014    31.390
n13493.out[0] (.names)                                           0.261    31.651
n13494.in[0] (.names)                                            1.014    32.665
n13494.out[0] (.names)                                           0.261    32.926
n13495.in[0] (.names)                                            1.014    33.940
n13495.out[0] (.names)                                           0.261    34.201
n13508.in[2] (.names)                                            1.014    35.215
n13508.out[0] (.names)                                           0.261    35.476
n13509.in[0] (.names)                                            1.014    36.490
n13509.out[0] (.names)                                           0.261    36.751
n13518.in[0] (.names)                                            1.014    37.765
n13518.out[0] (.names)                                           0.261    38.026
n13516.in[3] (.names)                                            1.014    39.039
n13516.out[0] (.names)                                           0.261    39.300
n13503.in[0] (.names)                                            1.014    40.314
n13503.out[0] (.names)                                           0.261    40.575
n13517.in[1] (.names)                                            1.014    41.589
n13517.out[0] (.names)                                           0.261    41.850
n13520.in[0] (.names)                                            1.014    42.864
n13520.out[0] (.names)                                           0.261    43.125
n13521.in[2] (.names)                                            1.014    44.139
n13521.out[0] (.names)                                           0.261    44.400
n13522.in[1] (.names)                                            1.014    45.413
n13522.out[0] (.names)                                           0.261    45.674
n13523.in[2] (.names)                                            1.014    46.688
n13523.out[0] (.names)                                           0.261    46.949
n13524.in[2] (.names)                                            1.014    47.963
n13524.out[0] (.names)                                           0.261    48.224
n12920.in[1] (.names)                                            1.014    49.238
n12920.out[0] (.names)                                           0.261    49.499
n11875.in[0] (.names)                                            1.014    50.513
n11875.out[0] (.names)                                           0.261    50.774
n11876.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11876.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n201.Q[0] (.latch clocked by pclk)
Endpoint  : n19312.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n201.clk[0] (.latch)                                             1.014     1.014
n201.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n19516.in[0] (.names)                                            1.014     2.070
n19516.out[0] (.names)                                           0.261     2.331
n19517.in[0] (.names)                                            1.014     3.344
n19517.out[0] (.names)                                           0.261     3.605
n19518.in[0] (.names)                                            1.014     4.619
n19518.out[0] (.names)                                           0.261     4.880
n19519.in[2] (.names)                                            1.014     5.894
n19519.out[0] (.names)                                           0.261     6.155
n19521.in[0] (.names)                                            1.014     7.169
n19521.out[0] (.names)                                           0.261     7.430
n19524.in[0] (.names)                                            1.014     8.444
n19524.out[0] (.names)                                           0.261     8.705
n19525.in[0] (.names)                                            1.014     9.719
n19525.out[0] (.names)                                           0.261     9.980
n19526.in[0] (.names)                                            1.014    10.993
n19526.out[0] (.names)                                           0.261    11.254
n19527.in[0] (.names)                                            1.014    12.268
n19527.out[0] (.names)                                           0.261    12.529
n19529.in[0] (.names)                                            1.014    13.543
n19529.out[0] (.names)                                           0.261    13.804
n19534.in[0] (.names)                                            1.014    14.818
n19534.out[0] (.names)                                           0.261    15.079
n19531.in[1] (.names)                                            1.014    16.093
n19531.out[0] (.names)                                           0.261    16.354
n19532.in[0] (.names)                                            1.014    17.367
n19532.out[0] (.names)                                           0.261    17.628
n19536.in[2] (.names)                                            1.014    18.642
n19536.out[0] (.names)                                           0.261    18.903
n19537.in[0] (.names)                                            1.014    19.917
n19537.out[0] (.names)                                           0.261    20.178
n19538.in[0] (.names)                                            1.014    21.192
n19538.out[0] (.names)                                           0.261    21.453
n19541.in[0] (.names)                                            1.014    22.467
n19541.out[0] (.names)                                           0.261    22.728
n19542.in[1] (.names)                                            1.014    23.742
n19542.out[0] (.names)                                           0.261    24.003
n19543.in[1] (.names)                                            1.014    25.016
n19543.out[0] (.names)                                           0.261    25.277
n19544.in[0] (.names)                                            1.014    26.291
n19544.out[0] (.names)                                           0.261    26.552
n19552.in[1] (.names)                                            1.014    27.566
n19552.out[0] (.names)                                           0.261    27.827
n19553.in[0] (.names)                                            1.014    28.841
n19553.out[0] (.names)                                           0.261    29.102
n19461.in[1] (.names)                                            1.014    30.116
n19461.out[0] (.names)                                           0.261    30.377
n19556.in[1] (.names)                                            1.014    31.390
n19556.out[0] (.names)                                           0.261    31.651
n20070.in[0] (.names)                                            1.014    32.665
n20070.out[0] (.names)                                           0.261    32.926
n20074.in[0] (.names)                                            1.014    33.940
n20074.out[0] (.names)                                           0.261    34.201
n20077.in[1] (.names)                                            1.014    35.215
n20077.out[0] (.names)                                           0.261    35.476
n20079.in[1] (.names)                                            1.014    36.490
n20079.out[0] (.names)                                           0.261    36.751
n20080.in[1] (.names)                                            1.014    37.765
n20080.out[0] (.names)                                           0.261    38.026
n20081.in[0] (.names)                                            1.014    39.039
n20081.out[0] (.names)                                           0.261    39.300
n20082.in[0] (.names)                                            1.014    40.314
n20082.out[0] (.names)                                           0.261    40.575
n20083.in[0] (.names)                                            1.014    41.589
n20083.out[0] (.names)                                           0.261    41.850
n20085.in[0] (.names)                                            1.014    42.864
n20085.out[0] (.names)                                           0.261    43.125
n20087.in[0] (.names)                                            1.014    44.139
n20087.out[0] (.names)                                           0.261    44.400
n20089.in[0] (.names)                                            1.014    45.413
n20089.out[0] (.names)                                           0.261    45.674
n20093.in[2] (.names)                                            1.014    46.688
n20093.out[0] (.names)                                           0.261    46.949
n10558.in[1] (.names)                                            1.014    47.963
n10558.out[0] (.names)                                           0.261    48.224
n19347.in[0] (.names)                                            1.014    49.238
n19347.out[0] (.names)                                           0.261    49.499
n19311.in[0] (.names)                                            1.014    50.513
n19311.out[0] (.names)                                           0.261    50.774
n19312.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19312.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n17555.Q[0] (.latch clocked by pclk)
Endpoint  : n18190.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17555.clk[0] (.latch)                                           1.014     1.014
n17555.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18284.in[0] (.names)                                            1.014     2.070
n18284.out[0] (.names)                                           0.261     2.331
n18285.in[0] (.names)                                            1.014     3.344
n18285.out[0] (.names)                                           0.261     3.605
n18287.in[0] (.names)                                            1.014     4.619
n18287.out[0] (.names)                                           0.261     4.880
n18288.in[1] (.names)                                            1.014     5.894
n18288.out[0] (.names)                                           0.261     6.155
n18289.in[0] (.names)                                            1.014     7.169
n18289.out[0] (.names)                                           0.261     7.430
n18279.in[0] (.names)                                            1.014     8.444
n18279.out[0] (.names)                                           0.261     8.705
n18282.in[0] (.names)                                            1.014     9.719
n18282.out[0] (.names)                                           0.261     9.980
n18304.in[2] (.names)                                            1.014    10.993
n18304.out[0] (.names)                                           0.261    11.254
n18317.in[1] (.names)                                            1.014    12.268
n18317.out[0] (.names)                                           0.261    12.529
n18318.in[0] (.names)                                            1.014    13.543
n18318.out[0] (.names)                                           0.261    13.804
n18319.in[1] (.names)                                            1.014    14.818
n18319.out[0] (.names)                                           0.261    15.079
n18320.in[0] (.names)                                            1.014    16.093
n18320.out[0] (.names)                                           0.261    16.354
n18321.in[1] (.names)                                            1.014    17.367
n18321.out[0] (.names)                                           0.261    17.628
n18306.in[0] (.names)                                            1.014    18.642
n18306.out[0] (.names)                                           0.261    18.903
n18307.in[1] (.names)                                            1.014    19.917
n18307.out[0] (.names)                                           0.261    20.178
n18949.in[3] (.names)                                            1.014    21.192
n18949.out[0] (.names)                                           0.261    21.453
n18962.in[0] (.names)                                            1.014    22.467
n18962.out[0] (.names)                                           0.261    22.728
n18965.in[0] (.names)                                            1.014    23.742
n18965.out[0] (.names)                                           0.261    24.003
n18834.in[0] (.names)                                            1.014    25.016
n18834.out[0] (.names)                                           0.261    25.277
n18835.in[1] (.names)                                            1.014    26.291
n18835.out[0] (.names)                                           0.261    26.552
n18830.in[2] (.names)                                            1.014    27.566
n18830.out[0] (.names)                                           0.261    27.827
n18833.in[0] (.names)                                            1.014    28.841
n18833.out[0] (.names)                                           0.261    29.102
n18837.in[1] (.names)                                            1.014    30.116
n18837.out[0] (.names)                                           0.261    30.377
n18838.in[1] (.names)                                            1.014    31.390
n18838.out[0] (.names)                                           0.261    31.651
n18848.in[2] (.names)                                            1.014    32.665
n18848.out[0] (.names)                                           0.261    32.926
n18869.in[0] (.names)                                            1.014    33.940
n18869.out[0] (.names)                                           0.261    34.201
n18866.in[1] (.names)                                            1.014    35.215
n18866.out[0] (.names)                                           0.261    35.476
n18205.in[0] (.names)                                            1.014    36.490
n18205.out[0] (.names)                                           0.261    36.751
n18841.in[0] (.names)                                            1.014    37.765
n18841.out[0] (.names)                                           0.261    38.026
n18842.in[0] (.names)                                            1.014    39.039
n18842.out[0] (.names)                                           0.261    39.300
n18843.in[0] (.names)                                            1.014    40.314
n18843.out[0] (.names)                                           0.261    40.575
n18844.in[0] (.names)                                            1.014    41.589
n18844.out[0] (.names)                                           0.261    41.850
n18845.in[0] (.names)                                            1.014    42.864
n18845.out[0] (.names)                                           0.261    43.125
n18872.in[1] (.names)                                            1.014    44.139
n18872.out[0] (.names)                                           0.261    44.400
n18873.in[0] (.names)                                            1.014    45.413
n18873.out[0] (.names)                                           0.261    45.674
n18874.in[0] (.names)                                            1.014    46.688
n18874.out[0] (.names)                                           0.261    46.949
n18875.in[2] (.names)                                            1.014    47.963
n18875.out[0] (.names)                                           0.261    48.224
n10500.in[0] (.names)                                            1.014    49.238
n10500.out[0] (.names)                                           0.261    49.499
n18189.in[0] (.names)                                            1.014    50.513
n18189.out[0] (.names)                                           0.261    50.774
n18190.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18190.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n18186.Q[0] (.latch clocked by pclk)
Endpoint  : n18622.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18186.clk[0] (.latch)                                           1.014     1.014
n18186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18443.in[1] (.names)                                            1.014     2.070
n18443.out[0] (.names)                                           0.261     2.331
n18444.in[0] (.names)                                            1.014     3.344
n18444.out[0] (.names)                                           0.261     3.605
n18441.in[0] (.names)                                            1.014     4.619
n18441.out[0] (.names)                                           0.261     4.880
n18446.in[0] (.names)                                            1.014     5.894
n18446.out[0] (.names)                                           0.261     6.155
n18353.in[1] (.names)                                            1.014     7.169
n18353.out[0] (.names)                                           0.261     7.430
n18558.in[3] (.names)                                            1.014     8.444
n18558.out[0] (.names)                                           0.261     8.705
n18559.in[1] (.names)                                            1.014     9.719
n18559.out[0] (.names)                                           0.261     9.980
n18556.in[0] (.names)                                            1.014    10.993
n18556.out[0] (.names)                                           0.261    11.254
n18509.in[0] (.names)                                            1.014    12.268
n18509.out[0] (.names)                                           0.261    12.529
n18510.in[1] (.names)                                            1.014    13.543
n18510.out[0] (.names)                                           0.261    13.804
n18634.in[1] (.names)                                            1.014    14.818
n18634.out[0] (.names)                                           0.261    15.079
n18636.in[0] (.names)                                            1.014    16.093
n18636.out[0] (.names)                                           0.261    16.354
n18637.in[0] (.names)                                            1.014    17.367
n18637.out[0] (.names)                                           0.261    17.628
n18639.in[1] (.names)                                            1.014    18.642
n18639.out[0] (.names)                                           0.261    18.903
n18640.in[1] (.names)                                            1.014    19.917
n18640.out[0] (.names)                                           0.261    20.178
n18641.in[0] (.names)                                            1.014    21.192
n18641.out[0] (.names)                                           0.261    21.453
n18643.in[1] (.names)                                            1.014    22.467
n18643.out[0] (.names)                                           0.261    22.728
n18645.in[0] (.names)                                            1.014    23.742
n18645.out[0] (.names)                                           0.261    24.003
n18646.in[0] (.names)                                            1.014    25.016
n18646.out[0] (.names)                                           0.261    25.277
n18647.in[1] (.names)                                            1.014    26.291
n18647.out[0] (.names)                                           0.261    26.552
n18600.in[0] (.names)                                            1.014    27.566
n18600.out[0] (.names)                                           0.261    27.827
n18602.in[0] (.names)                                            1.014    28.841
n18602.out[0] (.names)                                           0.261    29.102
n18610.in[0] (.names)                                            1.014    30.116
n18610.out[0] (.names)                                           0.261    30.377
n18613.in[0] (.names)                                            1.014    31.390
n18613.out[0] (.names)                                           0.261    31.651
n18614.in[0] (.names)                                            1.014    32.665
n18614.out[0] (.names)                                           0.261    32.926
n18616.in[0] (.names)                                            1.014    33.940
n18616.out[0] (.names)                                           0.261    34.201
n18624.in[0] (.names)                                            1.014    35.215
n18624.out[0] (.names)                                           0.261    35.476
n18625.in[0] (.names)                                            1.014    36.490
n18625.out[0] (.names)                                           0.261    36.751
n18598.in[0] (.names)                                            1.014    37.765
n18598.out[0] (.names)                                           0.261    38.026
n18601.in[1] (.names)                                            1.014    39.039
n18601.out[0] (.names)                                           0.261    39.300
n18629.in[0] (.names)                                            1.014    40.314
n18629.out[0] (.names)                                           0.261    40.575
n18630.in[0] (.names)                                            1.014    41.589
n18630.out[0] (.names)                                           0.261    41.850
n18627.in[0] (.names)                                            1.014    42.864
n18627.out[0] (.names)                                           0.261    43.125
n18631.in[0] (.names)                                            1.014    44.139
n18631.out[0] (.names)                                           0.261    44.400
n18632.in[1] (.names)                                            1.014    45.413
n18632.out[0] (.names)                                           0.261    45.674
n18633.in[0] (.names)                                            1.014    46.688
n18633.out[0] (.names)                                           0.261    46.949
n10538.in[0] (.names)                                            1.014    47.963
n10538.out[0] (.names)                                           0.261    48.224
n18621.in[0] (.names)                                            1.014    49.238
n18621.out[0] (.names)                                           0.261    49.499
n18461.in[1] (.names)                                            1.014    50.513
n18461.out[0] (.names)                                           0.261    50.774
n18622.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18622.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n18186.Q[0] (.latch clocked by pclk)
Endpoint  : n18462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18186.clk[0] (.latch)                                           1.014     1.014
n18186.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18443.in[1] (.names)                                            1.014     2.070
n18443.out[0] (.names)                                           0.261     2.331
n18444.in[0] (.names)                                            1.014     3.344
n18444.out[0] (.names)                                           0.261     3.605
n18441.in[0] (.names)                                            1.014     4.619
n18441.out[0] (.names)                                           0.261     4.880
n18446.in[0] (.names)                                            1.014     5.894
n18446.out[0] (.names)                                           0.261     6.155
n18353.in[1] (.names)                                            1.014     7.169
n18353.out[0] (.names)                                           0.261     7.430
n18558.in[3] (.names)                                            1.014     8.444
n18558.out[0] (.names)                                           0.261     8.705
n18559.in[1] (.names)                                            1.014     9.719
n18559.out[0] (.names)                                           0.261     9.980
n18556.in[0] (.names)                                            1.014    10.993
n18556.out[0] (.names)                                           0.261    11.254
n18509.in[0] (.names)                                            1.014    12.268
n18509.out[0] (.names)                                           0.261    12.529
n18510.in[1] (.names)                                            1.014    13.543
n18510.out[0] (.names)                                           0.261    13.804
n18634.in[1] (.names)                                            1.014    14.818
n18634.out[0] (.names)                                           0.261    15.079
n18636.in[0] (.names)                                            1.014    16.093
n18636.out[0] (.names)                                           0.261    16.354
n18637.in[0] (.names)                                            1.014    17.367
n18637.out[0] (.names)                                           0.261    17.628
n18639.in[1] (.names)                                            1.014    18.642
n18639.out[0] (.names)                                           0.261    18.903
n18640.in[1] (.names)                                            1.014    19.917
n18640.out[0] (.names)                                           0.261    20.178
n18641.in[0] (.names)                                            1.014    21.192
n18641.out[0] (.names)                                           0.261    21.453
n18643.in[1] (.names)                                            1.014    22.467
n18643.out[0] (.names)                                           0.261    22.728
n18645.in[0] (.names)                                            1.014    23.742
n18645.out[0] (.names)                                           0.261    24.003
n18646.in[0] (.names)                                            1.014    25.016
n18646.out[0] (.names)                                           0.261    25.277
n18647.in[1] (.names)                                            1.014    26.291
n18647.out[0] (.names)                                           0.261    26.552
n18600.in[0] (.names)                                            1.014    27.566
n18600.out[0] (.names)                                           0.261    27.827
n18602.in[0] (.names)                                            1.014    28.841
n18602.out[0] (.names)                                           0.261    29.102
n18610.in[0] (.names)                                            1.014    30.116
n18610.out[0] (.names)                                           0.261    30.377
n18613.in[0] (.names)                                            1.014    31.390
n18613.out[0] (.names)                                           0.261    31.651
n18614.in[0] (.names)                                            1.014    32.665
n18614.out[0] (.names)                                           0.261    32.926
n18616.in[0] (.names)                                            1.014    33.940
n18616.out[0] (.names)                                           0.261    34.201
n18624.in[0] (.names)                                            1.014    35.215
n18624.out[0] (.names)                                           0.261    35.476
n18625.in[0] (.names)                                            1.014    36.490
n18625.out[0] (.names)                                           0.261    36.751
n18598.in[0] (.names)                                            1.014    37.765
n18598.out[0] (.names)                                           0.261    38.026
n18601.in[1] (.names)                                            1.014    39.039
n18601.out[0] (.names)                                           0.261    39.300
n18629.in[0] (.names)                                            1.014    40.314
n18629.out[0] (.names)                                           0.261    40.575
n18630.in[0] (.names)                                            1.014    41.589
n18630.out[0] (.names)                                           0.261    41.850
n18627.in[0] (.names)                                            1.014    42.864
n18627.out[0] (.names)                                           0.261    43.125
n18631.in[0] (.names)                                            1.014    44.139
n18631.out[0] (.names)                                           0.261    44.400
n18632.in[1] (.names)                                            1.014    45.413
n18632.out[0] (.names)                                           0.261    45.674
n18633.in[0] (.names)                                            1.014    46.688
n18633.out[0] (.names)                                           0.261    46.949
n10538.in[0] (.names)                                            1.014    47.963
n10538.out[0] (.names)                                           0.261    48.224
n18621.in[0] (.names)                                            1.014    49.238
n18621.out[0] (.names)                                           0.261    49.499
n18461.in[1] (.names)                                            1.014    50.513
n18461.out[0] (.names)                                           0.261    50.774
n18462.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18462.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n14478.Q[0] (.latch clocked by pclk)
Endpoint  : n15404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14478.clk[0] (.latch)                                           1.014     1.014
n14478.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14794.in[0] (.names)                                            1.014     2.070
n14794.out[0] (.names)                                           0.261     2.331
n14795.in[1] (.names)                                            1.014     3.344
n14795.out[0] (.names)                                           0.261     3.605
n14791.in[0] (.names)                                            1.014     4.619
n14791.out[0] (.names)                                           0.261     4.880
n14792.in[0] (.names)                                            1.014     5.894
n14792.out[0] (.names)                                           0.261     6.155
n14798.in[2] (.names)                                            1.014     7.169
n14798.out[0] (.names)                                           0.261     7.430
n14801.in[1] (.names)                                            1.014     8.444
n14801.out[0] (.names)                                           0.261     8.705
n14799.in[0] (.names)                                            1.014     9.719
n14799.out[0] (.names)                                           0.261     9.980
n14800.in[0] (.names)                                            1.014    10.993
n14800.out[0] (.names)                                           0.261    11.254
n15367.in[3] (.names)                                            1.014    12.268
n15367.out[0] (.names)                                           0.261    12.529
n15370.in[2] (.names)                                            1.014    13.543
n15370.out[0] (.names)                                           0.261    13.804
n15356.in[0] (.names)                                            1.014    14.818
n15356.out[0] (.names)                                           0.261    15.079
n15357.in[1] (.names)                                            1.014    16.093
n15357.out[0] (.names)                                           0.261    16.354
n15358.in[2] (.names)                                            1.014    17.367
n15358.out[0] (.names)                                           0.261    17.628
n15360.in[0] (.names)                                            1.014    18.642
n15360.out[0] (.names)                                           0.261    18.903
n15361.in[0] (.names)                                            1.014    19.917
n15361.out[0] (.names)                                           0.261    20.178
n15362.in[0] (.names)                                            1.014    21.192
n15362.out[0] (.names)                                           0.261    21.453
n15363.in[0] (.names)                                            1.014    22.467
n15363.out[0] (.names)                                           0.261    22.728
n15376.in[1] (.names)                                            1.014    23.742
n15376.out[0] (.names)                                           0.261    24.003
n15377.in[1] (.names)                                            1.014    25.016
n15377.out[0] (.names)                                           0.261    25.277
n15378.in[0] (.names)                                            1.014    26.291
n15378.out[0] (.names)                                           0.261    26.552
n15379.in[0] (.names)                                            1.014    27.566
n15379.out[0] (.names)                                           0.261    27.827
n15382.in[0] (.names)                                            1.014    28.841
n15382.out[0] (.names)                                           0.261    29.102
n15383.in[0] (.names)                                            1.014    30.116
n15383.out[0] (.names)                                           0.261    30.377
n15384.in[0] (.names)                                            1.014    31.390
n15384.out[0] (.names)                                           0.261    31.651
n15385.in[0] (.names)                                            1.014    32.665
n15385.out[0] (.names)                                           0.261    32.926
n15388.in[0] (.names)                                            1.014    33.940
n15388.out[0] (.names)                                           0.261    34.201
n15389.in[0] (.names)                                            1.014    35.215
n15389.out[0] (.names)                                           0.261    35.476
n15390.in[1] (.names)                                            1.014    36.490
n15390.out[0] (.names)                                           0.261    36.751
n15392.in[1] (.names)                                            1.014    37.765
n15392.out[0] (.names)                                           0.261    38.026
n15394.in[1] (.names)                                            1.014    39.039
n15394.out[0] (.names)                                           0.261    39.300
n15395.in[0] (.names)                                            1.014    40.314
n15395.out[0] (.names)                                           0.261    40.575
n15396.in[0] (.names)                                            1.014    41.589
n15396.out[0] (.names)                                           0.261    41.850
n15397.in[0] (.names)                                            1.014    42.864
n15397.out[0] (.names)                                           0.261    43.125
n14553.in[0] (.names)                                            1.014    44.139
n14553.out[0] (.names)                                           0.261    44.400
n15387.in[1] (.names)                                            1.014    45.413
n15387.out[0] (.names)                                           0.261    45.674
n14539.in[1] (.names)                                            1.014    46.688
n14539.out[0] (.names)                                           0.261    46.949
n15401.in[1] (.names)                                            1.014    47.963
n15401.out[0] (.names)                                           0.261    48.224
n15402.in[0] (.names)                                            1.014    49.238
n15402.out[0] (.names)                                           0.261    49.499
n15403.in[0] (.names)                                            1.014    50.513
n15403.out[0] (.names)                                           0.261    50.774
n15404.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15404.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n14767.Q[0] (.latch clocked by pclk)
Endpoint  : n11878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14767.clk[0] (.latch)                                           1.014     1.014
n14767.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14764.in[0] (.names)                                            1.014     2.070
n14764.out[0] (.names)                                           0.261     2.331
n14724.in[2] (.names)                                            1.014     3.344
n14724.out[0] (.names)                                           0.261     3.605
n14787.in[1] (.names)                                            1.014     4.619
n14787.out[0] (.names)                                           0.261     4.880
n14789.in[0] (.names)                                            1.014     5.894
n14789.out[0] (.names)                                           0.261     6.155
n14790.in[0] (.names)                                            1.014     7.169
n14790.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14675.in[2] (.names)                                            1.014     9.719
n14675.out[0] (.names)                                           0.261     9.980
n14676.in[1] (.names)                                            1.014    10.993
n14676.out[0] (.names)                                           0.261    11.254
n14678.in[1] (.names)                                            1.014    12.268
n14678.out[0] (.names)                                           0.261    12.529
n14679.in[0] (.names)                                            1.014    13.543
n14679.out[0] (.names)                                           0.261    13.804
n14683.in[0] (.names)                                            1.014    14.818
n14683.out[0] (.names)                                           0.261    15.079
n14681.in[1] (.names)                                            1.014    16.093
n14681.out[0] (.names)                                           0.261    16.354
n14713.in[1] (.names)                                            1.014    17.367
n14713.out[0] (.names)                                           0.261    17.628
n14684.in[0] (.names)                                            1.014    18.642
n14684.out[0] (.names)                                           0.261    18.903
n14715.in[1] (.names)                                            1.014    19.917
n14715.out[0] (.names)                                           0.261    20.178
n14670.in[0] (.names)                                            1.014    21.192
n14670.out[0] (.names)                                           0.261    21.453
n14682.in[2] (.names)                                            1.014    22.467
n14682.out[0] (.names)                                           0.261    22.728
n14680.in[1] (.names)                                            1.014    23.742
n14680.out[0] (.names)                                           0.261    24.003
n14642.in[1] (.names)                                            1.014    25.016
n14642.out[0] (.names)                                           0.261    25.277
n14643.in[3] (.names)                                            1.014    26.291
n14643.out[0] (.names)                                           0.261    26.552
n14645.in[0] (.names)                                            1.014    27.566
n14645.out[0] (.names)                                           0.261    27.827
n14647.in[1] (.names)                                            1.014    28.841
n14647.out[0] (.names)                                           0.261    29.102
n10618.in[0] (.names)                                            1.014    30.116
n10618.out[0] (.names)                                           0.261    30.377
n14644.in[0] (.names)                                            1.014    31.390
n14644.out[0] (.names)                                           0.261    31.651
n14651.in[1] (.names)                                            1.014    32.665
n14651.out[0] (.names)                                           0.261    32.926
n14652.in[0] (.names)                                            1.014    33.940
n14652.out[0] (.names)                                           0.261    34.201
n14653.in[0] (.names)                                            1.014    35.215
n14653.out[0] (.names)                                           0.261    35.476
n14656.in[0] (.names)                                            1.014    36.490
n14656.out[0] (.names)                                           0.261    36.751
n14657.in[0] (.names)                                            1.014    37.765
n14657.out[0] (.names)                                           0.261    38.026
n14658.in[0] (.names)                                            1.014    39.039
n14658.out[0] (.names)                                           0.261    39.300
n14659.in[2] (.names)                                            1.014    40.314
n14659.out[0] (.names)                                           0.261    40.575
n14660.in[0] (.names)                                            1.014    41.589
n14660.out[0] (.names)                                           0.261    41.850
n14661.in[0] (.names)                                            1.014    42.864
n14661.out[0] (.names)                                           0.261    43.125
n14662.in[0] (.names)                                            1.014    44.139
n14662.out[0] (.names)                                           0.261    44.400
n14665.in[1] (.names)                                            1.014    45.413
n14665.out[0] (.names)                                           0.261    45.674
n8637.in[1] (.names)                                             1.014    46.688
n8637.out[0] (.names)                                            0.261    46.949
n14664.in[0] (.names)                                            1.014    47.963
n14664.out[0] (.names)                                           0.261    48.224
n14507.in[1] (.names)                                            1.014    49.238
n14507.out[0] (.names)                                           0.261    49.499
n11877.in[0] (.names)                                            1.014    50.513
n11877.out[0] (.names)                                           0.261    50.774
n11878.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11878.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n11912.Q[0] (.latch clocked by pclk)
Endpoint  : n16342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11912.clk[0] (.latch)                                           1.014     1.014
n11912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17024.in[0] (.names)                                            1.014     2.070
n17024.out[0] (.names)                                           0.261     2.331
n17025.in[0] (.names)                                            1.014     3.344
n17025.out[0] (.names)                                           0.261     3.605
n17026.in[0] (.names)                                            1.014     4.619
n17026.out[0] (.names)                                           0.261     4.880
n17028.in[1] (.names)                                            1.014     5.894
n17028.out[0] (.names)                                           0.261     6.155
n17007.in[0] (.names)                                            1.014     7.169
n17007.out[0] (.names)                                           0.261     7.430
n17006.in[0] (.names)                                            1.014     8.444
n17006.out[0] (.names)                                           0.261     8.705
n16972.in[0] (.names)                                            1.014     9.719
n16972.out[0] (.names)                                           0.261     9.980
n16973.in[2] (.names)                                            1.014    10.993
n16973.out[0] (.names)                                           0.261    11.254
n16975.in[0] (.names)                                            1.014    12.268
n16975.out[0] (.names)                                           0.261    12.529
n16976.in[0] (.names)                                            1.014    13.543
n16976.out[0] (.names)                                           0.261    13.804
n16977.in[0] (.names)                                            1.014    14.818
n16977.out[0] (.names)                                           0.261    15.079
n16978.in[2] (.names)                                            1.014    16.093
n16978.out[0] (.names)                                           0.261    16.354
n16980.in[0] (.names)                                            1.014    17.367
n16980.out[0] (.names)                                           0.261    17.628
n16981.in[0] (.names)                                            1.014    18.642
n16981.out[0] (.names)                                           0.261    18.903
n16982.in[1] (.names)                                            1.014    19.917
n16982.out[0] (.names)                                           0.261    20.178
n16983.in[1] (.names)                                            1.014    21.192
n16983.out[0] (.names)                                           0.261    21.453
n16987.in[0] (.names)                                            1.014    22.467
n16987.out[0] (.names)                                           0.261    22.728
n16988.in[0] (.names)                                            1.014    23.742
n16988.out[0] (.names)                                           0.261    24.003
n16989.in[0] (.names)                                            1.014    25.016
n16989.out[0] (.names)                                           0.261    25.277
n16990.in[0] (.names)                                            1.014    26.291
n16990.out[0] (.names)                                           0.261    26.552
n16991.in[0] (.names)                                            1.014    27.566
n16991.out[0] (.names)                                           0.261    27.827
n16995.in[0] (.names)                                            1.014    28.841
n16995.out[0] (.names)                                           0.261    29.102
n16996.in[0] (.names)                                            1.014    30.116
n16996.out[0] (.names)                                           0.261    30.377
n17000.in[1] (.names)                                            1.014    31.390
n17000.out[0] (.names)                                           0.261    31.651
n17003.in[1] (.names)                                            1.014    32.665
n17003.out[0] (.names)                                           0.261    32.926
n16998.in[0] (.names)                                            1.014    33.940
n16998.out[0] (.names)                                           0.261    34.201
n16999.in[0] (.names)                                            1.014    35.215
n16999.out[0] (.names)                                           0.261    35.476
n17432.in[2] (.names)                                            1.014    36.490
n17432.out[0] (.names)                                           0.261    36.751
n17445.in[2] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17449.in[1] (.names)                                            1.014    39.039
n17449.out[0] (.names)                                           0.261    39.300
n17451.in[3] (.names)                                            1.014    40.314
n17451.out[0] (.names)                                           0.261    40.575
n17452.in[1] (.names)                                            1.014    41.589
n17452.out[0] (.names)                                           0.261    41.850
n17453.in[0] (.names)                                            1.014    42.864
n17453.out[0] (.names)                                           0.261    43.125
n17489.in[1] (.names)                                            1.014    44.139
n17489.out[0] (.names)                                           0.261    44.400
n17490.in[0] (.names)                                            1.014    45.413
n17490.out[0] (.names)                                           0.261    45.674
n17491.in[2] (.names)                                            1.014    46.688
n17491.out[0] (.names)                                           0.261    46.949
n17492.in[1] (.names)                                            1.014    47.963
n17492.out[0] (.names)                                           0.261    48.224
n17493.in[1] (.names)                                            1.014    49.238
n17493.out[0] (.names)                                           0.261    49.499
n16341.in[0] (.names)                                            1.014    50.513
n16341.out[0] (.names)                                           0.261    50.774
n16342.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16342.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n14466.Q[0] (.latch clocked by pclk)
Endpoint  : n14498.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14466.clk[0] (.latch)                                           1.014     1.014
n14466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17260.in[0] (.names)                                            1.014     2.070
n17260.out[0] (.names)                                           0.261     2.331
n17250.in[0] (.names)                                            1.014     3.344
n17250.out[0] (.names)                                           0.261     3.605
n17264.in[1] (.names)                                            1.014     4.619
n17264.out[0] (.names)                                           0.261     4.880
n17265.in[1] (.names)                                            1.014     5.894
n17265.out[0] (.names)                                           0.261     6.155
n17252.in[1] (.names)                                            1.014     7.169
n17252.out[0] (.names)                                           0.261     7.430
n17254.in[0] (.names)                                            1.014     8.444
n17254.out[0] (.names)                                           0.261     8.705
n17255.in[0] (.names)                                            1.014     9.719
n17255.out[0] (.names)                                           0.261     9.980
n17257.in[2] (.names)                                            1.014    10.993
n17257.out[0] (.names)                                           0.261    11.254
n17258.in[0] (.names)                                            1.014    12.268
n17258.out[0] (.names)                                           0.261    12.529
n17259.in[0] (.names)                                            1.014    13.543
n17259.out[0] (.names)                                           0.261    13.804
n17261.in[1] (.names)                                            1.014    14.818
n17261.out[0] (.names)                                           0.261    15.079
n17211.in[0] (.names)                                            1.014    16.093
n17211.out[0] (.names)                                           0.261    16.354
n17212.in[1] (.names)                                            1.014    17.367
n17212.out[0] (.names)                                           0.261    17.628
n17213.in[0] (.names)                                            1.014    18.642
n17213.out[0] (.names)                                           0.261    18.903
n17214.in[1] (.names)                                            1.014    19.917
n17214.out[0] (.names)                                           0.261    20.178
n17215.in[1] (.names)                                            1.014    21.192
n17215.out[0] (.names)                                           0.261    21.453
n17044.in[0] (.names)                                            1.014    22.467
n17044.out[0] (.names)                                           0.261    22.728
n17045.in[0] (.names)                                            1.014    23.742
n17045.out[0] (.names)                                           0.261    24.003
n17054.in[1] (.names)                                            1.014    25.016
n17054.out[0] (.names)                                           0.261    25.277
n17058.in[1] (.names)                                            1.014    26.291
n17058.out[0] (.names)                                           0.261    26.552
n17059.in[0] (.names)                                            1.014    27.566
n17059.out[0] (.names)                                           0.261    27.827
n17062.in[0] (.names)                                            1.014    28.841
n17062.out[0] (.names)                                           0.261    29.102
n17063.in[0] (.names)                                            1.014    30.116
n17063.out[0] (.names)                                           0.261    30.377
n17064.in[0] (.names)                                            1.014    31.390
n17064.out[0] (.names)                                           0.261    31.651
n17065.in[0] (.names)                                            1.014    32.665
n17065.out[0] (.names)                                           0.261    32.926
n17066.in[0] (.names)                                            1.014    33.940
n17066.out[0] (.names)                                           0.261    34.201
n17070.in[2] (.names)                                            1.014    35.215
n17070.out[0] (.names)                                           0.261    35.476
n17071.in[0] (.names)                                            1.014    36.490
n17071.out[0] (.names)                                           0.261    36.751
n17072.in[1] (.names)                                            1.014    37.765
n17072.out[0] (.names)                                           0.261    38.026
n17073.in[0] (.names)                                            1.014    39.039
n17073.out[0] (.names)                                           0.261    39.300
n17074.in[0] (.names)                                            1.014    40.314
n17074.out[0] (.names)                                           0.261    40.575
n17077.in[2] (.names)                                            1.014    41.589
n17077.out[0] (.names)                                           0.261    41.850
n17078.in[0] (.names)                                            1.014    42.864
n17078.out[0] (.names)                                           0.261    43.125
n17080.in[2] (.names)                                            1.014    44.139
n17080.out[0] (.names)                                           0.261    44.400
n283.in[2] (.names)                                              1.014    45.413
n283.out[0] (.names)                                             0.261    45.674
n17083.in[1] (.names)                                            1.014    46.688
n17083.out[0] (.names)                                           0.261    46.949
n17084.in[0] (.names)                                            1.014    47.963
n17084.out[0] (.names)                                           0.261    48.224
n17085.in[0] (.names)                                            1.014    49.238
n17085.out[0] (.names)                                           0.261    49.499
n14497.in[0] (.names)                                            1.014    50.513
n14497.out[0] (.names)                                           0.261    50.774
n14498.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14498.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n14466.Q[0] (.latch clocked by pclk)
Endpoint  : n16316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14466.clk[0] (.latch)                                           1.014     1.014
n14466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17260.in[0] (.names)                                            1.014     2.070
n17260.out[0] (.names)                                           0.261     2.331
n17250.in[0] (.names)                                            1.014     3.344
n17250.out[0] (.names)                                           0.261     3.605
n17264.in[1] (.names)                                            1.014     4.619
n17264.out[0] (.names)                                           0.261     4.880
n17265.in[1] (.names)                                            1.014     5.894
n17265.out[0] (.names)                                           0.261     6.155
n17252.in[1] (.names)                                            1.014     7.169
n17252.out[0] (.names)                                           0.261     7.430
n17288.in[1] (.names)                                            1.014     8.444
n17288.out[0] (.names)                                           0.261     8.705
n17292.in[1] (.names)                                            1.014     9.719
n17292.out[0] (.names)                                           0.261     9.980
n17223.in[2] (.names)                                            1.014    10.993
n17223.out[0] (.names)                                           0.261    11.254
n17295.in[0] (.names)                                            1.014    12.268
n17295.out[0] (.names)                                           0.261    12.529
n17296.in[0] (.names)                                            1.014    13.543
n17296.out[0] (.names)                                           0.261    13.804
n16743.in[0] (.names)                                            1.014    14.818
n16743.out[0] (.names)                                           0.261    15.079
n16744.in[2] (.names)                                            1.014    16.093
n16744.out[0] (.names)                                           0.261    16.354
n16714.in[2] (.names)                                            1.014    17.367
n16714.out[0] (.names)                                           0.261    17.628
n16763.in[2] (.names)                                            1.014    18.642
n16763.out[0] (.names)                                           0.261    18.903
n16758.in[0] (.names)                                            1.014    19.917
n16758.out[0] (.names)                                           0.261    20.178
n16762.in[0] (.names)                                            1.014    21.192
n16762.out[0] (.names)                                           0.261    21.453
n16766.in[1] (.names)                                            1.014    22.467
n16766.out[0] (.names)                                           0.261    22.728
n16767.in[0] (.names)                                            1.014    23.742
n16767.out[0] (.names)                                           0.261    24.003
n16768.in[0] (.names)                                            1.014    25.016
n16768.out[0] (.names)                                           0.261    25.277
n16769.in[0] (.names)                                            1.014    26.291
n16769.out[0] (.names)                                           0.261    26.552
n16772.in[1] (.names)                                            1.014    27.566
n16772.out[0] (.names)                                           0.261    27.827
n16773.in[0] (.names)                                            1.014    28.841
n16773.out[0] (.names)                                           0.261    29.102
n16770.in[0] (.names)                                            1.014    30.116
n16770.out[0] (.names)                                           0.261    30.377
n16733.in[1] (.names)                                            1.014    31.390
n16733.out[0] (.names)                                           0.261    31.651
n16842.in[1] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[0] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16826.in[0] (.names)                                            1.014    36.490
n16826.out[0] (.names)                                           0.261    36.751
n16845.in[0] (.names)                                            1.014    37.765
n16845.out[0] (.names)                                           0.261    38.026
n16859.in[3] (.names)                                            1.014    39.039
n16859.out[0] (.names)                                           0.261    39.300
n16860.in[2] (.names)                                            1.014    40.314
n16860.out[0] (.names)                                           0.261    40.575
n16862.in[0] (.names)                                            1.014    41.589
n16862.out[0] (.names)                                           0.261    41.850
n225.in[1] (.names)                                              1.014    42.864
n225.out[0] (.names)                                             0.261    43.125
n16848.in[0] (.names)                                            1.014    44.139
n16848.out[0] (.names)                                           0.261    44.400
n16849.in[0] (.names)                                            1.014    45.413
n16849.out[0] (.names)                                           0.261    45.674
n16851.in[1] (.names)                                            1.014    46.688
n16851.out[0] (.names)                                           0.261    46.949
n16852.in[1] (.names)                                            1.014    47.963
n16852.out[0] (.names)                                           0.261    48.224
n16853.in[0] (.names)                                            1.014    49.238
n16853.out[0] (.names)                                           0.261    49.499
n16315.in[1] (.names)                                            1.014    50.513
n16315.out[0] (.names)                                           0.261    50.774
n16316.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16316.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n14466.Q[0] (.latch clocked by pclk)
Endpoint  : n10543.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14466.clk[0] (.latch)                                           1.014     1.014
n14466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17260.in[0] (.names)                                            1.014     2.070
n17260.out[0] (.names)                                           0.261     2.331
n17250.in[0] (.names)                                            1.014     3.344
n17250.out[0] (.names)                                           0.261     3.605
n17264.in[1] (.names)                                            1.014     4.619
n17264.out[0] (.names)                                           0.261     4.880
n17265.in[1] (.names)                                            1.014     5.894
n17265.out[0] (.names)                                           0.261     6.155
n17252.in[1] (.names)                                            1.014     7.169
n17252.out[0] (.names)                                           0.261     7.430
n17288.in[1] (.names)                                            1.014     8.444
n17288.out[0] (.names)                                           0.261     8.705
n17292.in[1] (.names)                                            1.014     9.719
n17292.out[0] (.names)                                           0.261     9.980
n17223.in[2] (.names)                                            1.014    10.993
n17223.out[0] (.names)                                           0.261    11.254
n17295.in[0] (.names)                                            1.014    12.268
n17295.out[0] (.names)                                           0.261    12.529
n17296.in[0] (.names)                                            1.014    13.543
n17296.out[0] (.names)                                           0.261    13.804
n16743.in[0] (.names)                                            1.014    14.818
n16743.out[0] (.names)                                           0.261    15.079
n16744.in[2] (.names)                                            1.014    16.093
n16744.out[0] (.names)                                           0.261    16.354
n16714.in[2] (.names)                                            1.014    17.367
n16714.out[0] (.names)                                           0.261    17.628
n16763.in[2] (.names)                                            1.014    18.642
n16763.out[0] (.names)                                           0.261    18.903
n16758.in[0] (.names)                                            1.014    19.917
n16758.out[0] (.names)                                           0.261    20.178
n16762.in[0] (.names)                                            1.014    21.192
n16762.out[0] (.names)                                           0.261    21.453
n16766.in[1] (.names)                                            1.014    22.467
n16766.out[0] (.names)                                           0.261    22.728
n16767.in[0] (.names)                                            1.014    23.742
n16767.out[0] (.names)                                           0.261    24.003
n16768.in[0] (.names)                                            1.014    25.016
n16768.out[0] (.names)                                           0.261    25.277
n16769.in[0] (.names)                                            1.014    26.291
n16769.out[0] (.names)                                           0.261    26.552
n16772.in[1] (.names)                                            1.014    27.566
n16772.out[0] (.names)                                           0.261    27.827
n16773.in[0] (.names)                                            1.014    28.841
n16773.out[0] (.names)                                           0.261    29.102
n16770.in[0] (.names)                                            1.014    30.116
n16770.out[0] (.names)                                           0.261    30.377
n16733.in[1] (.names)                                            1.014    31.390
n16733.out[0] (.names)                                           0.261    31.651
n16842.in[1] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[0] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16826.in[0] (.names)                                            1.014    36.490
n16826.out[0] (.names)                                           0.261    36.751
n16845.in[0] (.names)                                            1.014    37.765
n16845.out[0] (.names)                                           0.261    38.026
n16859.in[3] (.names)                                            1.014    39.039
n16859.out[0] (.names)                                           0.261    39.300
n16860.in[2] (.names)                                            1.014    40.314
n16860.out[0] (.names)                                           0.261    40.575
n16862.in[0] (.names)                                            1.014    41.589
n16862.out[0] (.names)                                           0.261    41.850
n225.in[1] (.names)                                              1.014    42.864
n225.out[0] (.names)                                             0.261    43.125
n16848.in[0] (.names)                                            1.014    44.139
n16848.out[0] (.names)                                           0.261    44.400
n16849.in[0] (.names)                                            1.014    45.413
n16849.out[0] (.names)                                           0.261    45.674
n16851.in[1] (.names)                                            1.014    46.688
n16851.out[0] (.names)                                           0.261    46.949
n16852.in[1] (.names)                                            1.014    47.963
n16852.out[0] (.names)                                           0.261    48.224
n16853.in[0] (.names)                                            1.014    49.238
n16853.out[0] (.names)                                           0.261    49.499
n10542.in[0] (.names)                                            1.014    50.513
n10542.out[0] (.names)                                           0.261    50.774
n10543.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10543.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n13669.Q[0] (.latch clocked by pclk)
Endpoint  : n11954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13669.clk[0] (.latch)                                           1.014     1.014
n13669.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13661.in[0] (.names)                                            1.014     2.070
n13661.out[0] (.names)                                           0.261     2.331
n13662.in[0] (.names)                                            1.014     3.344
n13662.out[0] (.names)                                           0.261     3.605
n13666.in[2] (.names)                                            1.014     4.619
n13666.out[0] (.names)                                           0.261     4.880
n13663.in[0] (.names)                                            1.014     5.894
n13663.out[0] (.names)                                           0.261     6.155
n13841.in[1] (.names)                                            1.014     7.169
n13841.out[0] (.names)                                           0.261     7.430
n13844.in[0] (.names)                                            1.014     8.444
n13844.out[0] (.names)                                           0.261     8.705
n13845.in[0] (.names)                                            1.014     9.719
n13845.out[0] (.names)                                           0.261     9.980
n13849.in[0] (.names)                                            1.014    10.993
n13849.out[0] (.names)                                           0.261    11.254
n13851.in[3] (.names)                                            1.014    12.268
n13851.out[0] (.names)                                           0.261    12.529
n13801.in[0] (.names)                                            1.014    13.543
n13801.out[0] (.names)                                           0.261    13.804
n13802.in[1] (.names)                                            1.014    14.818
n13802.out[0] (.names)                                           0.261    15.079
n13804.in[0] (.names)                                            1.014    16.093
n13804.out[0] (.names)                                           0.261    16.354
n13805.in[1] (.names)                                            1.014    17.367
n13805.out[0] (.names)                                           0.261    17.628
n13808.in[0] (.names)                                            1.014    18.642
n13808.out[0] (.names)                                           0.261    18.903
n13810.in[2] (.names)                                            1.014    19.917
n13810.out[0] (.names)                                           0.261    20.178
n13813.in[1] (.names)                                            1.014    21.192
n13813.out[0] (.names)                                           0.261    21.453
n13811.in[0] (.names)                                            1.014    22.467
n13811.out[0] (.names)                                           0.261    22.728
n13814.in[0] (.names)                                            1.014    23.742
n13814.out[0] (.names)                                           0.261    24.003
n13815.in[0] (.names)                                            1.014    25.016
n13815.out[0] (.names)                                           0.261    25.277
n13816.in[0] (.names)                                            1.014    26.291
n13816.out[0] (.names)                                           0.261    26.552
n13817.in[0] (.names)                                            1.014    27.566
n13817.out[0] (.names)                                           0.261    27.827
n13819.in[2] (.names)                                            1.014    28.841
n13819.out[0] (.names)                                           0.261    29.102
n13821.in[0] (.names)                                            1.014    30.116
n13821.out[0] (.names)                                           0.261    30.377
n13822.in[0] (.names)                                            1.014    31.390
n13822.out[0] (.names)                                           0.261    31.651
n13823.in[0] (.names)                                            1.014    32.665
n13823.out[0] (.names)                                           0.261    32.926
n13825.in[1] (.names)                                            1.014    33.940
n13825.out[0] (.names)                                           0.261    34.201
n13826.in[0] (.names)                                            1.014    35.215
n13826.out[0] (.names)                                           0.261    35.476
n13827.in[2] (.names)                                            1.014    36.490
n13827.out[0] (.names)                                           0.261    36.751
n13828.in[0] (.names)                                            1.014    37.765
n13828.out[0] (.names)                                           0.261    38.026
n13830.in[0] (.names)                                            1.014    39.039
n13830.out[0] (.names)                                           0.261    39.300
n13836.in[1] (.names)                                            1.014    40.314
n13836.out[0] (.names)                                           0.261    40.575
n13837.in[1] (.names)                                            1.014    41.589
n13837.out[0] (.names)                                           0.261    41.850
n13833.in[0] (.names)                                            1.014    42.864
n13833.out[0] (.names)                                           0.261    43.125
n13838.in[0] (.names)                                            1.014    44.139
n13838.out[0] (.names)                                           0.261    44.400
n13831.in[0] (.names)                                            1.014    45.413
n13831.out[0] (.names)                                           0.261    45.674
n13839.in[1] (.names)                                            1.014    46.688
n13839.out[0] (.names)                                           0.261    46.949
n13832.in[0] (.names)                                            1.014    47.963
n13832.out[0] (.names)                                           0.261    48.224
n12906.in[2] (.names)                                            1.014    49.238
n12906.out[0] (.names)                                           0.261    49.499
n11953.in[1] (.names)                                            1.014    50.513
n11953.out[0] (.names)                                           0.261    50.774
n11954.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11954.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n13669.Q[0] (.latch clocked by pclk)
Endpoint  : n13716.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13669.clk[0] (.latch)                                           1.014     1.014
n13669.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13661.in[0] (.names)                                            1.014     2.070
n13661.out[0] (.names)                                           0.261     2.331
n13662.in[0] (.names)                                            1.014     3.344
n13662.out[0] (.names)                                           0.261     3.605
n13666.in[2] (.names)                                            1.014     4.619
n13666.out[0] (.names)                                           0.261     4.880
n13663.in[0] (.names)                                            1.014     5.894
n13663.out[0] (.names)                                           0.261     6.155
n13717.in[1] (.names)                                            1.014     7.169
n13717.out[0] (.names)                                           0.261     7.430
n13673.in[3] (.names)                                            1.014     8.444
n13673.out[0] (.names)                                           0.261     8.705
n13674.in[3] (.names)                                            1.014     9.719
n13674.out[0] (.names)                                           0.261     9.980
n13675.in[0] (.names)                                            1.014    10.993
n13675.out[0] (.names)                                           0.261    11.254
n13676.in[0] (.names)                                            1.014    12.268
n13676.out[0] (.names)                                           0.261    12.529
n13677.in[0] (.names)                                            1.014    13.543
n13677.out[0] (.names)                                           0.261    13.804
n13681.in[2] (.names)                                            1.014    14.818
n13681.out[0] (.names)                                           0.261    15.079
n13719.in[2] (.names)                                            1.014    16.093
n13719.out[0] (.names)                                           0.261    16.354
n13725.in[0] (.names)                                            1.014    17.367
n13725.out[0] (.names)                                           0.261    17.628
n13707.in[0] (.names)                                            1.014    18.642
n13707.out[0] (.names)                                           0.261    18.903
n13726.in[0] (.names)                                            1.014    19.917
n13726.out[0] (.names)                                           0.261    20.178
n13727.in[0] (.names)                                            1.014    21.192
n13727.out[0] (.names)                                           0.261    21.453
n13730.in[1] (.names)                                            1.014    22.467
n13730.out[0] (.names)                                           0.261    22.728
n13731.in[0] (.names)                                            1.014    23.742
n13731.out[0] (.names)                                           0.261    24.003
n13735.in[1] (.names)                                            1.014    25.016
n13735.out[0] (.names)                                           0.261    25.277
n13693.in[0] (.names)                                            1.014    26.291
n13693.out[0] (.names)                                           0.261    26.552
n13694.in[0] (.names)                                            1.014    27.566
n13694.out[0] (.names)                                           0.261    27.827
n13685.in[0] (.names)                                            1.014    28.841
n13685.out[0] (.names)                                           0.261    29.102
n13684.in[0] (.names)                                            1.014    30.116
n13684.out[0] (.names)                                           0.261    30.377
n13686.in[0] (.names)                                            1.014    31.390
n13686.out[0] (.names)                                           0.261    31.651
n13714.in[0] (.names)                                            1.014    32.665
n13714.out[0] (.names)                                           0.261    32.926
n13709.in[0] (.names)                                            1.014    33.940
n13709.out[0] (.names)                                           0.261    34.201
n13711.in[0] (.names)                                            1.014    35.215
n13711.out[0] (.names)                                           0.261    35.476
n13705.in[1] (.names)                                            1.014    36.490
n13705.out[0] (.names)                                           0.261    36.751
n13706.in[2] (.names)                                            1.014    37.765
n13706.out[0] (.names)                                           0.261    38.026
n13698.in[1] (.names)                                            1.014    39.039
n13698.out[0] (.names)                                           0.261    39.300
n13699.in[0] (.names)                                            1.014    40.314
n13699.out[0] (.names)                                           0.261    40.575
n13667.in[0] (.names)                                            1.014    41.589
n13667.out[0] (.names)                                           0.261    41.850
n13712.in[0] (.names)                                            1.014    42.864
n13712.out[0] (.names)                                           0.261    43.125
n13713.in[0] (.names)                                            1.014    44.139
n13713.out[0] (.names)                                           0.261    44.400
n13700.in[0] (.names)                                            1.014    45.413
n13700.out[0] (.names)                                           0.261    45.674
n13702.in[0] (.names)                                            1.014    46.688
n13702.out[0] (.names)                                           0.261    46.949
n13703.in[0] (.names)                                            1.014    47.963
n13703.out[0] (.names)                                           0.261    48.224
n13715.in[2] (.names)                                            1.014    49.238
n13715.out[0] (.names)                                           0.261    49.499
n11895.in[1] (.names)                                            1.014    50.513
n11895.out[0] (.names)                                           0.261    50.774
n13716.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13716.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n13669.Q[0] (.latch clocked by pclk)
Endpoint  : n11896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13669.clk[0] (.latch)                                           1.014     1.014
n13669.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13661.in[0] (.names)                                            1.014     2.070
n13661.out[0] (.names)                                           0.261     2.331
n13662.in[0] (.names)                                            1.014     3.344
n13662.out[0] (.names)                                           0.261     3.605
n13666.in[2] (.names)                                            1.014     4.619
n13666.out[0] (.names)                                           0.261     4.880
n13663.in[0] (.names)                                            1.014     5.894
n13663.out[0] (.names)                                           0.261     6.155
n13717.in[1] (.names)                                            1.014     7.169
n13717.out[0] (.names)                                           0.261     7.430
n13673.in[3] (.names)                                            1.014     8.444
n13673.out[0] (.names)                                           0.261     8.705
n13674.in[3] (.names)                                            1.014     9.719
n13674.out[0] (.names)                                           0.261     9.980
n13675.in[0] (.names)                                            1.014    10.993
n13675.out[0] (.names)                                           0.261    11.254
n13676.in[0] (.names)                                            1.014    12.268
n13676.out[0] (.names)                                           0.261    12.529
n13677.in[0] (.names)                                            1.014    13.543
n13677.out[0] (.names)                                           0.261    13.804
n13681.in[2] (.names)                                            1.014    14.818
n13681.out[0] (.names)                                           0.261    15.079
n13719.in[2] (.names)                                            1.014    16.093
n13719.out[0] (.names)                                           0.261    16.354
n13725.in[0] (.names)                                            1.014    17.367
n13725.out[0] (.names)                                           0.261    17.628
n13707.in[0] (.names)                                            1.014    18.642
n13707.out[0] (.names)                                           0.261    18.903
n13726.in[0] (.names)                                            1.014    19.917
n13726.out[0] (.names)                                           0.261    20.178
n13727.in[0] (.names)                                            1.014    21.192
n13727.out[0] (.names)                                           0.261    21.453
n13730.in[1] (.names)                                            1.014    22.467
n13730.out[0] (.names)                                           0.261    22.728
n13731.in[0] (.names)                                            1.014    23.742
n13731.out[0] (.names)                                           0.261    24.003
n13735.in[1] (.names)                                            1.014    25.016
n13735.out[0] (.names)                                           0.261    25.277
n13693.in[0] (.names)                                            1.014    26.291
n13693.out[0] (.names)                                           0.261    26.552
n13694.in[0] (.names)                                            1.014    27.566
n13694.out[0] (.names)                                           0.261    27.827
n13685.in[0] (.names)                                            1.014    28.841
n13685.out[0] (.names)                                           0.261    29.102
n13684.in[0] (.names)                                            1.014    30.116
n13684.out[0] (.names)                                           0.261    30.377
n13686.in[0] (.names)                                            1.014    31.390
n13686.out[0] (.names)                                           0.261    31.651
n13714.in[0] (.names)                                            1.014    32.665
n13714.out[0] (.names)                                           0.261    32.926
n13709.in[0] (.names)                                            1.014    33.940
n13709.out[0] (.names)                                           0.261    34.201
n13711.in[0] (.names)                                            1.014    35.215
n13711.out[0] (.names)                                           0.261    35.476
n13705.in[1] (.names)                                            1.014    36.490
n13705.out[0] (.names)                                           0.261    36.751
n13706.in[2] (.names)                                            1.014    37.765
n13706.out[0] (.names)                                           0.261    38.026
n13698.in[1] (.names)                                            1.014    39.039
n13698.out[0] (.names)                                           0.261    39.300
n13699.in[0] (.names)                                            1.014    40.314
n13699.out[0] (.names)                                           0.261    40.575
n13667.in[0] (.names)                                            1.014    41.589
n13667.out[0] (.names)                                           0.261    41.850
n13712.in[0] (.names)                                            1.014    42.864
n13712.out[0] (.names)                                           0.261    43.125
n13713.in[0] (.names)                                            1.014    44.139
n13713.out[0] (.names)                                           0.261    44.400
n13700.in[0] (.names)                                            1.014    45.413
n13700.out[0] (.names)                                           0.261    45.674
n13702.in[0] (.names)                                            1.014    46.688
n13702.out[0] (.names)                                           0.261    46.949
n13703.in[0] (.names)                                            1.014    47.963
n13703.out[0] (.names)                                           0.261    48.224
n13715.in[2] (.names)                                            1.014    49.238
n13715.out[0] (.names)                                           0.261    49.499
n11895.in[1] (.names)                                            1.014    50.513
n11895.out[0] (.names)                                           0.261    50.774
n11896.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11896.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n14466.Q[0] (.latch clocked by pclk)
Endpoint  : n17076.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14466.clk[0] (.latch)                                           1.014     1.014
n14466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17260.in[0] (.names)                                            1.014     2.070
n17260.out[0] (.names)                                           0.261     2.331
n17250.in[0] (.names)                                            1.014     3.344
n17250.out[0] (.names)                                           0.261     3.605
n17264.in[1] (.names)                                            1.014     4.619
n17264.out[0] (.names)                                           0.261     4.880
n17265.in[1] (.names)                                            1.014     5.894
n17265.out[0] (.names)                                           0.261     6.155
n17252.in[1] (.names)                                            1.014     7.169
n17252.out[0] (.names)                                           0.261     7.430
n17254.in[0] (.names)                                            1.014     8.444
n17254.out[0] (.names)                                           0.261     8.705
n17255.in[0] (.names)                                            1.014     9.719
n17255.out[0] (.names)                                           0.261     9.980
n17257.in[2] (.names)                                            1.014    10.993
n17257.out[0] (.names)                                           0.261    11.254
n17258.in[0] (.names)                                            1.014    12.268
n17258.out[0] (.names)                                           0.261    12.529
n17259.in[0] (.names)                                            1.014    13.543
n17259.out[0] (.names)                                           0.261    13.804
n17261.in[1] (.names)                                            1.014    14.818
n17261.out[0] (.names)                                           0.261    15.079
n17211.in[0] (.names)                                            1.014    16.093
n17211.out[0] (.names)                                           0.261    16.354
n17212.in[1] (.names)                                            1.014    17.367
n17212.out[0] (.names)                                           0.261    17.628
n17213.in[0] (.names)                                            1.014    18.642
n17213.out[0] (.names)                                           0.261    18.903
n17214.in[1] (.names)                                            1.014    19.917
n17214.out[0] (.names)                                           0.261    20.178
n17215.in[1] (.names)                                            1.014    21.192
n17215.out[0] (.names)                                           0.261    21.453
n17044.in[0] (.names)                                            1.014    22.467
n17044.out[0] (.names)                                           0.261    22.728
n17045.in[0] (.names)                                            1.014    23.742
n17045.out[0] (.names)                                           0.261    24.003
n17054.in[1] (.names)                                            1.014    25.016
n17054.out[0] (.names)                                           0.261    25.277
n17058.in[1] (.names)                                            1.014    26.291
n17058.out[0] (.names)                                           0.261    26.552
n17059.in[0] (.names)                                            1.014    27.566
n17059.out[0] (.names)                                           0.261    27.827
n17062.in[0] (.names)                                            1.014    28.841
n17062.out[0] (.names)                                           0.261    29.102
n17063.in[0] (.names)                                            1.014    30.116
n17063.out[0] (.names)                                           0.261    30.377
n17064.in[0] (.names)                                            1.014    31.390
n17064.out[0] (.names)                                           0.261    31.651
n17065.in[0] (.names)                                            1.014    32.665
n17065.out[0] (.names)                                           0.261    32.926
n17066.in[0] (.names)                                            1.014    33.940
n17066.out[0] (.names)                                           0.261    34.201
n17070.in[2] (.names)                                            1.014    35.215
n17070.out[0] (.names)                                           0.261    35.476
n17071.in[0] (.names)                                            1.014    36.490
n17071.out[0] (.names)                                           0.261    36.751
n17072.in[1] (.names)                                            1.014    37.765
n17072.out[0] (.names)                                           0.261    38.026
n17073.in[0] (.names)                                            1.014    39.039
n17073.out[0] (.names)                                           0.261    39.300
n17074.in[0] (.names)                                            1.014    40.314
n17074.out[0] (.names)                                           0.261    40.575
n17077.in[2] (.names)                                            1.014    41.589
n17077.out[0] (.names)                                           0.261    41.850
n17078.in[0] (.names)                                            1.014    42.864
n17078.out[0] (.names)                                           0.261    43.125
n17080.in[2] (.names)                                            1.014    44.139
n17080.out[0] (.names)                                           0.261    44.400
n283.in[2] (.names)                                              1.014    45.413
n283.out[0] (.names)                                             0.261    45.674
n17083.in[1] (.names)                                            1.014    46.688
n17083.out[0] (.names)                                           0.261    46.949
n17084.in[0] (.names)                                            1.014    47.963
n17084.out[0] (.names)                                           0.261    48.224
n17085.in[0] (.names)                                            1.014    49.238
n17085.out[0] (.names)                                           0.261    49.499
n14497.in[0] (.names)                                            1.014    50.513
n14497.out[0] (.names)                                           0.261    50.774
n17076.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17076.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n19326.Q[0] (.latch clocked by pclk)
Endpoint  : out:n247.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19326.clk[0] (.latch)                                           1.014     1.014
n19326.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n20051.in[0] (.names)                                            1.014     2.070
n20051.out[0] (.names)                                           0.261     2.331
n20056.in[0] (.names)                                            1.014     3.344
n20056.out[0] (.names)                                           0.261     3.605
n20057.in[0] (.names)                                            1.014     4.619
n20057.out[0] (.names)                                           0.261     4.880
n20058.in[0] (.names)                                            1.014     5.894
n20058.out[0] (.names)                                           0.261     6.155
n20062.in[2] (.names)                                            1.014     7.169
n20062.out[0] (.names)                                           0.261     7.430
n20136.in[1] (.names)                                            1.014     8.444
n20136.out[0] (.names)                                           0.261     8.705
n20139.in[0] (.names)                                            1.014     9.719
n20139.out[0] (.names)                                           0.261     9.980
n20140.in[0] (.names)                                            1.014    10.993
n20140.out[0] (.names)                                           0.261    11.254
n20142.in[0] (.names)                                            1.014    12.268
n20142.out[0] (.names)                                           0.261    12.529
n20146.in[0] (.names)                                            1.014    13.543
n20146.out[0] (.names)                                           0.261    13.804
n20148.in[0] (.names)                                            1.014    14.818
n20148.out[0] (.names)                                           0.261    15.079
n20150.in[1] (.names)                                            1.014    16.093
n20150.out[0] (.names)                                           0.261    16.354
n20153.in[0] (.names)                                            1.014    17.367
n20153.out[0] (.names)                                           0.261    17.628
n20154.in[1] (.names)                                            1.014    18.642
n20154.out[0] (.names)                                           0.261    18.903
n20155.in[1] (.names)                                            1.014    19.917
n20155.out[0] (.names)                                           0.261    20.178
n20066.in[1] (.names)                                            1.014    21.192
n20066.out[0] (.names)                                           0.261    21.453
n20158.in[0] (.names)                                            1.014    22.467
n20158.out[0] (.names)                                           0.261    22.728
n20159.in[0] (.names)                                            1.014    23.742
n20159.out[0] (.names)                                           0.261    24.003
n20176.in[3] (.names)                                            1.014    25.016
n20176.out[0] (.names)                                           0.261    25.277
n20179.in[1] (.names)                                            1.014    26.291
n20179.out[0] (.names)                                           0.261    26.552
n20180.in[0] (.names)                                            1.014    27.566
n20180.out[0] (.names)                                           0.261    27.827
n20164.in[0] (.names)                                            1.014    28.841
n20164.out[0] (.names)                                           0.261    29.102
n20162.in[0] (.names)                                            1.014    30.116
n20162.out[0] (.names)                                           0.261    30.377
n20182.in[0] (.names)                                            1.014    31.390
n20182.out[0] (.names)                                           0.261    31.651
n20160.in[0] (.names)                                            1.014    32.665
n20160.out[0] (.names)                                           0.261    32.926
n20163.in[0] (.names)                                            1.014    33.940
n20163.out[0] (.names)                                           0.261    34.201
n20166.in[3] (.names)                                            1.014    35.215
n20166.out[0] (.names)                                           0.261    35.476
n20167.in[2] (.names)                                            1.014    36.490
n20167.out[0] (.names)                                           0.261    36.751
n20168.in[0] (.names)                                            1.014    37.765
n20168.out[0] (.names)                                           0.261    38.026
n20170.in[0] (.names)                                            1.014    39.039
n20170.out[0] (.names)                                           0.261    39.300
n18169.in[0] (.names)                                            1.014    40.314
n18169.out[0] (.names)                                           0.261    40.575
n20171.in[0] (.names)                                            1.014    41.589
n20171.out[0] (.names)                                           0.261    41.850
n20172.in[0] (.names)                                            1.014    42.864
n20172.out[0] (.names)                                           0.261    43.125
n20173.in[0] (.names)                                            1.014    44.139
n20173.out[0] (.names)                                           0.261    44.400
n20174.in[1] (.names)                                            1.014    45.413
n20174.out[0] (.names)                                           0.261    45.674
n20175.in[0] (.names)                                            1.014    46.688
n20175.out[0] (.names)                                           0.261    46.949
n18185.in[0] (.names)                                            1.014    47.963
n18185.out[0] (.names)                                           0.261    48.224
n247.in[0] (.names)                                              1.014    49.238
n247.out[0] (.names)                                             0.261    49.499
out:n247.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 39
Startpoint: n93.inpad[0] (.input clocked by pclk)
Endpoint  : n5888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n93.inpad[0] (.input)                                            0.000     0.000
n5824.in[0] (.names)                                             1.014     1.014
n5824.out[0] (.names)                                            0.261     1.275
n5825.in[1] (.names)                                             1.014     2.289
n5825.out[0] (.names)                                            0.261     2.550
n5826.in[0] (.names)                                             1.014     3.563
n5826.out[0] (.names)                                            0.261     3.824
n5829.in[1] (.names)                                             1.014     4.838
n5829.out[0] (.names)                                            0.261     5.099
n5831.in[0] (.names)                                             1.014     6.113
n5831.out[0] (.names)                                            0.261     6.374
n5761.in[0] (.names)                                             1.014     7.388
n5761.out[0] (.names)                                            0.261     7.649
n5943.in[1] (.names)                                             1.014     8.663
n5943.out[0] (.names)                                            0.261     8.924
n5955.in[1] (.names)                                             1.014     9.938
n5955.out[0] (.names)                                            0.261    10.199
n5957.in[0] (.names)                                             1.014    11.212
n5957.out[0] (.names)                                            0.261    11.473
n5958.in[1] (.names)                                             1.014    12.487
n5958.out[0] (.names)                                            0.261    12.748
n5959.in[0] (.names)                                             1.014    13.762
n5959.out[0] (.names)                                            0.261    14.023
n5960.in[0] (.names)                                             1.014    15.037
n5960.out[0] (.names)                                            0.261    15.298
n5961.in[0] (.names)                                             1.014    16.312
n5961.out[0] (.names)                                            0.261    16.573
n5963.in[0] (.names)                                             1.014    17.586
n5963.out[0] (.names)                                            0.261    17.847
n5964.in[0] (.names)                                             1.014    18.861
n5964.out[0] (.names)                                            0.261    19.122
n5873.in[2] (.names)                                             1.014    20.136
n5873.out[0] (.names)                                            0.261    20.397
n5932.in[0] (.names)                                             1.014    21.411
n5932.out[0] (.names)                                            0.261    21.672
n5929.in[0] (.names)                                             1.014    22.686
n5929.out[0] (.names)                                            0.261    22.947
n5930.in[1] (.names)                                             1.014    23.961
n5930.out[0] (.names)                                            0.261    24.222
n5889.in[0] (.names)                                             1.014    25.235
n5889.out[0] (.names)                                            0.261    25.496
n5890.in[2] (.names)                                             1.014    26.510
n5890.out[0] (.names)                                            0.261    26.771
n5891.in[0] (.names)                                             1.014    27.785
n5891.out[0] (.names)                                            0.261    28.046
n5893.in[0] (.names)                                             1.014    29.060
n5893.out[0] (.names)                                            0.261    29.321
n5897.in[0] (.names)                                             1.014    30.335
n5897.out[0] (.names)                                            0.261    30.596
n5898.in[0] (.names)                                             1.014    31.609
n5898.out[0] (.names)                                            0.261    31.870
n5899.in[0] (.names)                                             1.014    32.884
n5899.out[0] (.names)                                            0.261    33.145
n5900.in[0] (.names)                                             1.014    34.159
n5900.out[0] (.names)                                            0.261    34.420
n5807.in[0] (.names)                                             1.014    35.434
n5807.out[0] (.names)                                            0.261    35.695
n5904.in[3] (.names)                                             1.014    36.709
n5904.out[0] (.names)                                            0.261    36.970
n5905.in[0] (.names)                                             1.014    37.984
n5905.out[0] (.names)                                            0.261    38.245
n5908.in[2] (.names)                                             1.014    39.258
n5908.out[0] (.names)                                            0.261    39.519
n5913.in[1] (.names)                                             1.014    40.533
n5913.out[0] (.names)                                            0.261    40.794
n5914.in[1] (.names)                                             1.014    41.808
n5914.out[0] (.names)                                            0.261    42.069
n5916.in[0] (.names)                                             1.014    43.083
n5916.out[0] (.names)                                            0.261    43.344
n5917.in[0] (.names)                                             1.014    44.358
n5917.out[0] (.names)                                            0.261    44.619
n5911.in[0] (.names)                                             1.014    45.632
n5911.out[0] (.names)                                            0.261    45.893
n5912.in[1] (.names)                                             1.014    46.907
n5912.out[0] (.names)                                            0.261    47.168
n5915.in[1] (.names)                                             1.014    48.182
n5915.out[0] (.names)                                            0.261    48.443
n5887.in[1] (.names)                                             1.014    49.457
n5887.out[0] (.names)                                            0.261    49.718
n5888.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5888.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 40
Startpoint: n9345.Q[0] (.latch clocked by pclk)
Endpoint  : n278.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9345.clk[0] (.latch)                                            1.014     1.014
n9345.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9346.in[0] (.names)                                             1.014     2.070
n9346.out[0] (.names)                                            0.261     2.331
n9348.in[2] (.names)                                             1.014     3.344
n9348.out[0] (.names)                                            0.261     3.605
n9343.in[0] (.names)                                             1.014     4.619
n9343.out[0] (.names)                                            0.261     4.880
n8951.in[0] (.names)                                             1.014     5.894
n8951.out[0] (.names)                                            0.261     6.155
n9059.in[1] (.names)                                             1.014     7.169
n9059.out[0] (.names)                                            0.261     7.430
n9061.in[1] (.names)                                             1.014     8.444
n9061.out[0] (.names)                                            0.261     8.705
n9062.in[0] (.names)                                             1.014     9.719
n9062.out[0] (.names)                                            0.261     9.980
n9066.in[0] (.names)                                             1.014    10.993
n9066.out[0] (.names)                                            0.261    11.254
n9068.in[0] (.names)                                             1.014    12.268
n9068.out[0] (.names)                                            0.261    12.529
n9069.in[0] (.names)                                             1.014    13.543
n9069.out[0] (.names)                                            0.261    13.804
n9070.in[0] (.names)                                             1.014    14.818
n9070.out[0] (.names)                                            0.261    15.079
n9064.in[0] (.names)                                             1.014    16.093
n9064.out[0] (.names)                                            0.261    16.354
n9096.in[1] (.names)                                             1.014    17.367
n9096.out[0] (.names)                                            0.261    17.628
n9098.in[0] (.names)                                             1.014    18.642
n9098.out[0] (.names)                                            0.261    18.903
n9100.in[0] (.names)                                             1.014    19.917
n9100.out[0] (.names)                                            0.261    20.178
n9101.in[0] (.names)                                             1.014    21.192
n9101.out[0] (.names)                                            0.261    21.453
n9102.in[1] (.names)                                             1.014    22.467
n9102.out[0] (.names)                                            0.261    22.728
n9108.in[0] (.names)                                             1.014    23.742
n9108.out[0] (.names)                                            0.261    24.003
n9109.in[0] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9110.in[0] (.names)                                             1.014    26.291
n9110.out[0] (.names)                                            0.261    26.552
n9111.in[1] (.names)                                             1.014    27.566
n9111.out[0] (.names)                                            0.261    27.827
n9112.in[0] (.names)                                             1.014    28.841
n9112.out[0] (.names)                                            0.261    29.102
n9105.in[0] (.names)                                             1.014    30.116
n9105.out[0] (.names)                                            0.261    30.377
n9106.in[0] (.names)                                             1.014    31.390
n9106.out[0] (.names)                                            0.261    31.651
n9113.in[0] (.names)                                             1.014    32.665
n9113.out[0] (.names)                                            0.261    32.926
n9114.in[0] (.names)                                             1.014    33.940
n9114.out[0] (.names)                                            0.261    34.201
n9115.in[0] (.names)                                             1.014    35.215
n9115.out[0] (.names)                                            0.261    35.476
n9116.in[1] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n9158.in[0] (.names)                                             1.014    37.765
n9158.out[0] (.names)                                            0.261    38.026
n9159.in[0] (.names)                                             1.014    39.039
n9159.out[0] (.names)                                            0.261    39.300
n9160.in[0] (.names)                                             1.014    40.314
n9160.out[0] (.names)                                            0.261    40.575
n9162.in[0] (.names)                                             1.014    41.589
n9162.out[0] (.names)                                            0.261    41.850
n9163.in[0] (.names)                                             1.014    42.864
n9163.out[0] (.names)                                            0.261    43.125
n8603.in[0] (.names)                                             1.014    44.139
n8603.out[0] (.names)                                            0.261    44.400
n9164.in[2] (.names)                                             1.014    45.413
n9164.out[0] (.names)                                            0.261    45.674
n9165.in[0] (.names)                                             1.014    46.688
n9165.out[0] (.names)                                            0.261    46.949
n8696.in[0] (.names)                                             1.014    47.963
n8696.out[0] (.names)                                            0.261    48.224
n8633.in[0] (.names)                                             1.014    49.238
n8633.out[0] (.names)                                            0.261    49.499
n278.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n278.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n8770.Q[0] (.latch clocked by pclk)
Endpoint  : n9221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8770.clk[0] (.latch)                                            1.014     1.014
n8770.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8739.in[0] (.names)                                             1.014     2.070
n8739.out[0] (.names)                                            0.261     2.331
n8741.in[1] (.names)                                             1.014     3.344
n8741.out[0] (.names)                                            0.261     3.605
n8742.in[1] (.names)                                             1.014     4.619
n8742.out[0] (.names)                                            0.261     4.880
n8743.in[0] (.names)                                             1.014     5.894
n8743.out[0] (.names)                                            0.261     6.155
n8744.in[0] (.names)                                             1.014     7.169
n8744.out[0] (.names)                                            0.261     7.430
n8704.in[3] (.names)                                             1.014     8.444
n8704.out[0] (.names)                                            0.261     8.705
n8705.in[2] (.names)                                             1.014     9.719
n8705.out[0] (.names)                                            0.261     9.980
n8706.in[0] (.names)                                             1.014    10.993
n8706.out[0] (.names)                                            0.261    11.254
n8707.in[0] (.names)                                             1.014    12.268
n8707.out[0] (.names)                                            0.261    12.529
n8708.in[1] (.names)                                             1.014    13.543
n8708.out[0] (.names)                                            0.261    13.804
n8709.in[0] (.names)                                             1.014    14.818
n8709.out[0] (.names)                                            0.261    15.079
n8719.in[1] (.names)                                             1.014    16.093
n8719.out[0] (.names)                                            0.261    16.354
n8720.in[0] (.names)                                             1.014    17.367
n8720.out[0] (.names)                                            0.261    17.628
n8722.in[0] (.names)                                             1.014    18.642
n8722.out[0] (.names)                                            0.261    18.903
n8723.in[0] (.names)                                             1.014    19.917
n8723.out[0] (.names)                                            0.261    20.178
n8725.in[0] (.names)                                             1.014    21.192
n8725.out[0] (.names)                                            0.261    21.453
n8733.in[0] (.names)                                             1.014    22.467
n8733.out[0] (.names)                                            0.261    22.728
n8701.in[0] (.names)                                             1.014    23.742
n8701.out[0] (.names)                                            0.261    24.003
n8702.in[1] (.names)                                             1.014    25.016
n8702.out[0] (.names)                                            0.261    25.277
n9039.in[3] (.names)                                             1.014    26.291
n9039.out[0] (.names)                                            0.261    26.552
n9041.in[0] (.names)                                             1.014    27.566
n9041.out[0] (.names)                                            0.261    27.827
n9042.in[2] (.names)                                             1.014    28.841
n9042.out[0] (.names)                                            0.261    29.102
n9040.in[0] (.names)                                             1.014    30.116
n9040.out[0] (.names)                                            0.261    30.377
n9226.in[2] (.names)                                             1.014    31.390
n9226.out[0] (.names)                                            0.261    31.651
n9235.in[1] (.names)                                             1.014    32.665
n9235.out[0] (.names)                                            0.261    32.926
n9233.in[0] (.names)                                             1.014    33.940
n9233.out[0] (.names)                                            0.261    34.201
n9234.in[0] (.names)                                             1.014    35.215
n9234.out[0] (.names)                                            0.261    35.476
n9240.in[1] (.names)                                             1.014    36.490
n9240.out[0] (.names)                                            0.261    36.751
n9241.in[1] (.names)                                             1.014    37.765
n9241.out[0] (.names)                                            0.261    38.026
n9243.in[0] (.names)                                             1.014    39.039
n9243.out[0] (.names)                                            0.261    39.300
n9245.in[1] (.names)                                             1.014    40.314
n9245.out[0] (.names)                                            0.261    40.575
n9247.in[0] (.names)                                             1.014    41.589
n9247.out[0] (.names)                                            0.261    41.850
n9248.in[0] (.names)                                             1.014    42.864
n9248.out[0] (.names)                                            0.261    43.125
n9251.in[0] (.names)                                             1.014    44.139
n9251.out[0] (.names)                                            0.261    44.400
n9236.in[0] (.names)                                             1.014    45.413
n9236.out[0] (.names)                                            0.261    45.674
n9252.in[0] (.names)                                             1.014    46.688
n9252.out[0] (.names)                                            0.261    46.949
n9222.in[0] (.names)                                             1.014    47.963
n9222.out[0] (.names)                                            0.261    48.224
n9220.in[0] (.names)                                             1.014    49.238
n9220.out[0] (.names)                                            0.261    49.499
n9221.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9221.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n271.Q[0] (.latch clocked by pclk)
Endpoint  : n11944.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n271.clk[0] (.latch)                                             1.014     1.014
n271.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n12171.in[0] (.names)                                            1.014     2.070
n12171.out[0] (.names)                                           0.261     2.331
n12172.in[0] (.names)                                            1.014     3.344
n12172.out[0] (.names)                                           0.261     3.605
n12174.in[2] (.names)                                            1.014     4.619
n12174.out[0] (.names)                                           0.261     4.880
n12015.in[0] (.names)                                            1.014     5.894
n12015.out[0] (.names)                                           0.261     6.155
n12016.in[0] (.names)                                            1.014     7.169
n12016.out[0] (.names)                                           0.261     7.430
n12017.in[1] (.names)                                            1.014     8.444
n12017.out[0] (.names)                                           0.261     8.705
n12020.in[0] (.names)                                            1.014     9.719
n12020.out[0] (.names)                                           0.261     9.980
n12024.in[0] (.names)                                            1.014    10.993
n12024.out[0] (.names)                                           0.261    11.254
n12025.in[1] (.names)                                            1.014    12.268
n12025.out[0] (.names)                                           0.261    12.529
n12085.in[3] (.names)                                            1.014    13.543
n12085.out[0] (.names)                                           0.261    13.804
n12086.in[3] (.names)                                            1.014    14.818
n12086.out[0] (.names)                                           0.261    15.079
n12029.in[0] (.names)                                            1.014    16.093
n12029.out[0] (.names)                                           0.261    16.354
n12031.in[0] (.names)                                            1.014    17.367
n12031.out[0] (.names)                                           0.261    17.628
n12033.in[1] (.names)                                            1.014    18.642
n12033.out[0] (.names)                                           0.261    18.903
n12035.in[1] (.names)                                            1.014    19.917
n12035.out[0] (.names)                                           0.261    20.178
n12039.in[1] (.names)                                            1.014    21.192
n12039.out[0] (.names)                                           0.261    21.453
n12092.in[3] (.names)                                            1.014    22.467
n12092.out[0] (.names)                                           0.261    22.728
n12094.in[1] (.names)                                            1.014    23.742
n12094.out[0] (.names)                                           0.261    24.003
n12095.in[1] (.names)                                            1.014    25.016
n12095.out[0] (.names)                                           0.261    25.277
n12096.in[0] (.names)                                            1.014    26.291
n12096.out[0] (.names)                                           0.261    26.552
n12098.in[0] (.names)                                            1.014    27.566
n12098.out[0] (.names)                                           0.261    27.827
n12099.in[0] (.names)                                            1.014    28.841
n12099.out[0] (.names)                                           0.261    29.102
n12100.in[1] (.names)                                            1.014    30.116
n12100.out[0] (.names)                                           0.261    30.377
n12101.in[1] (.names)                                            1.014    31.390
n12101.out[0] (.names)                                           0.261    31.651
n12061.in[0] (.names)                                            1.014    32.665
n12061.out[0] (.names)                                           0.261    32.926
n12062.in[0] (.names)                                            1.014    33.940
n12062.out[0] (.names)                                           0.261    34.201
n12063.in[3] (.names)                                            1.014    35.215
n12063.out[0] (.names)                                           0.261    35.476
n12064.in[1] (.names)                                            1.014    36.490
n12064.out[0] (.names)                                           0.261    36.751
n12065.in[0] (.names)                                            1.014    37.765
n12065.out[0] (.names)                                           0.261    38.026
n12066.in[0] (.names)                                            1.014    39.039
n12066.out[0] (.names)                                           0.261    39.300
n12067.in[0] (.names)                                            1.014    40.314
n12067.out[0] (.names)                                           0.261    40.575
n12069.in[0] (.names)                                            1.014    41.589
n12069.out[0] (.names)                                           0.261    41.850
n11975.in[0] (.names)                                            1.014    42.864
n11975.out[0] (.names)                                           0.261    43.125
n12078.in[1] (.names)                                            1.014    44.139
n12078.out[0] (.names)                                           0.261    44.400
n12079.in[1] (.names)                                            1.014    45.413
n12079.out[0] (.names)                                           0.261    45.674
n12080.in[0] (.names)                                            1.014    46.688
n12080.out[0] (.names)                                           0.261    46.949
n11973.in[0] (.names)                                            1.014    47.963
n11973.out[0] (.names)                                           0.261    48.224
n11943.in[0] (.names)                                            1.014    49.238
n11943.out[0] (.names)                                           0.261    49.499
n11944.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11944.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n5234.Q[0] (.latch clocked by pclk)
Endpoint  : n5260.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5234.clk[0] (.latch)                                            1.014     1.014
n5234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5696.in[0] (.names)                                             1.014     2.070
n5696.out[0] (.names)                                            0.261     2.331
n5697.in[0] (.names)                                             1.014     3.344
n5697.out[0] (.names)                                            0.261     3.605
n5698.in[0] (.names)                                             1.014     4.619
n5698.out[0] (.names)                                            0.261     4.880
n5699.in[1] (.names)                                             1.014     5.894
n5699.out[0] (.names)                                            0.261     6.155
n5700.in[0] (.names)                                             1.014     7.169
n5700.out[0] (.names)                                            0.261     7.430
n5703.in[0] (.names)                                             1.014     8.444
n5703.out[0] (.names)                                            0.261     8.705
n5705.in[1] (.names)                                             1.014     9.719
n5705.out[0] (.names)                                            0.261     9.980
n5707.in[1] (.names)                                             1.014    10.993
n5707.out[0] (.names)                                            0.261    11.254
n5708.in[0] (.names)                                             1.014    12.268
n5708.out[0] (.names)                                            0.261    12.529
n5709.in[0] (.names)                                             1.014    13.543
n5709.out[0] (.names)                                            0.261    13.804
n5711.in[0] (.names)                                             1.014    14.818
n5711.out[0] (.names)                                            0.261    15.079
n5420.in[0] (.names)                                             1.014    16.093
n5420.out[0] (.names)                                            0.261    16.354
n5603.in[1] (.names)                                             1.014    17.367
n5603.out[0] (.names)                                            0.261    17.628
n5604.in[2] (.names)                                             1.014    18.642
n5604.out[0] (.names)                                            0.261    18.903
n5592.in[0] (.names)                                             1.014    19.917
n5592.out[0] (.names)                                            0.261    20.178
n5587.in[0] (.names)                                             1.014    21.192
n5587.out[0] (.names)                                            0.261    21.453
n5588.in[2] (.names)                                             1.014    22.467
n5588.out[0] (.names)                                            0.261    22.728
n5591.in[1] (.names)                                             1.014    23.742
n5591.out[0] (.names)                                            0.261    24.003
n5593.in[2] (.names)                                             1.014    25.016
n5593.out[0] (.names)                                            0.261    25.277
n5594.in[1] (.names)                                             1.014    26.291
n5594.out[0] (.names)                                            0.261    26.552
n5595.in[0] (.names)                                             1.014    27.566
n5595.out[0] (.names)                                            0.261    27.827
n5622.in[3] (.names)                                             1.014    28.841
n5622.out[0] (.names)                                            0.261    29.102
n5628.in[2] (.names)                                             1.014    30.116
n5628.out[0] (.names)                                            0.261    30.377
n5629.in[3] (.names)                                             1.014    31.390
n5629.out[0] (.names)                                            0.261    31.651
n5285.in[3] (.names)                                             1.014    32.665
n5285.out[0] (.names)                                            0.261    32.926
n5543.in[3] (.names)                                             1.014    33.940
n5543.out[0] (.names)                                            0.261    34.201
n5606.in[3] (.names)                                             1.014    35.215
n5606.out[0] (.names)                                            0.261    35.476
n5615.in[1] (.names)                                             1.014    36.490
n5615.out[0] (.names)                                            0.261    36.751
n5616.in[0] (.names)                                             1.014    37.765
n5616.out[0] (.names)                                            0.261    38.026
n5605.in[1] (.names)                                             1.014    39.039
n5605.out[0] (.names)                                            0.261    39.300
n5482.in[1] (.names)                                             1.014    40.314
n5482.out[0] (.names)                                            0.261    40.575
n5607.in[0] (.names)                                             1.014    41.589
n5607.out[0] (.names)                                            0.261    41.850
n5612.in[0] (.names)                                             1.014    42.864
n5612.out[0] (.names)                                            0.261    43.125
n5613.in[0] (.names)                                             1.014    44.139
n5613.out[0] (.names)                                            0.261    44.400
n5614.in[1] (.names)                                             1.014    45.413
n5614.out[0] (.names)                                            0.261    45.674
n5608.in[0] (.names)                                             1.014    46.688
n5608.out[0] (.names)                                            0.261    46.949
n5610.in[0] (.names)                                             1.014    47.963
n5610.out[0] (.names)                                            0.261    48.224
n5259.in[1] (.names)                                             1.014    49.238
n5259.out[0] (.names)                                            0.261    49.499
n5260.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5260.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n8061.Q[0] (.latch clocked by pclk)
Endpoint  : n6779.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8061.clk[0] (.latch)                                            1.014     1.014
n8061.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8062.in[0] (.names)                                             1.014     2.070
n8062.out[0] (.names)                                            0.261     2.331
n8063.in[1] (.names)                                             1.014     3.344
n8063.out[0] (.names)                                            0.261     3.605
n7983.in[0] (.names)                                             1.014     4.619
n7983.out[0] (.names)                                            0.261     4.880
n7984.in[0] (.names)                                             1.014     5.894
n7984.out[0] (.names)                                            0.261     6.155
n8245.in[2] (.names)                                             1.014     7.169
n8245.out[0] (.names)                                            0.261     7.430
n8247.in[2] (.names)                                             1.014     8.444
n8247.out[0] (.names)                                            0.261     8.705
n8248.in[0] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8250.in[0] (.names)                                             1.014    10.993
n8250.out[0] (.names)                                            0.261    11.254
n8251.in[0] (.names)                                             1.014    12.268
n8251.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8278.in[0] (.names)                                             1.014    14.818
n8278.out[0] (.names)                                            0.261    15.079
n8279.in[0] (.names)                                             1.014    16.093
n8279.out[0] (.names)                                            0.261    16.354
n8269.in[0] (.names)                                             1.014    17.367
n8269.out[0] (.names)                                            0.261    17.628
n8262.in[1] (.names)                                             1.014    18.642
n8262.out[0] (.names)                                            0.261    18.903
n8281.in[0] (.names)                                             1.014    19.917
n8281.out[0] (.names)                                            0.261    20.178
n8282.in[0] (.names)                                             1.014    21.192
n8282.out[0] (.names)                                            0.261    21.453
n8283.in[0] (.names)                                             1.014    22.467
n8283.out[0] (.names)                                            0.261    22.728
n8294.in[2] (.names)                                             1.014    23.742
n8294.out[0] (.names)                                            0.261    24.003
n8295.in[0] (.names)                                             1.014    25.016
n8295.out[0] (.names)                                            0.261    25.277
n8223.in[0] (.names)                                             1.014    26.291
n8223.out[0] (.names)                                            0.261    26.552
n8259.in[0] (.names)                                             1.014    27.566
n8259.out[0] (.names)                                            0.261    27.827
n7680.in[0] (.names)                                             1.014    28.841
n7680.out[0] (.names)                                            0.261    29.102
n7682.in[2] (.names)                                             1.014    30.116
n7682.out[0] (.names)                                            0.261    30.377
n7683.in[1] (.names)                                             1.014    31.390
n7683.out[0] (.names)                                            0.261    31.651
n7684.in[0] (.names)                                             1.014    32.665
n7684.out[0] (.names)                                            0.261    32.926
n7685.in[0] (.names)                                             1.014    33.940
n7685.out[0] (.names)                                            0.261    34.201
n7686.in[0] (.names)                                             1.014    35.215
n7686.out[0] (.names)                                            0.261    35.476
n7692.in[0] (.names)                                             1.014    36.490
n7692.out[0] (.names)                                            0.261    36.751
n7693.in[0] (.names)                                             1.014    37.765
n7693.out[0] (.names)                                            0.261    38.026
n7674.in[1] (.names)                                             1.014    39.039
n7674.out[0] (.names)                                            0.261    39.300
n7700.in[1] (.names)                                             1.014    40.314
n7700.out[0] (.names)                                            0.261    40.575
n7689.in[0] (.names)                                             1.014    41.589
n7689.out[0] (.names)                                            0.261    41.850
n7688.in[0] (.names)                                             1.014    42.864
n7688.out[0] (.names)                                            0.261    43.125
n289.in[1] (.names)                                              1.014    44.139
n289.out[0] (.names)                                             0.261    44.400
n7705.in[0] (.names)                                             1.014    45.413
n7705.out[0] (.names)                                            0.261    45.674
n7706.in[0] (.names)                                             1.014    46.688
n7706.out[0] (.names)                                            0.261    46.949
n364.in[0] (.names)                                              1.014    47.963
n364.out[0] (.names)                                             0.261    48.224
n6778.in[0] (.names)                                             1.014    49.238
n6778.out[0] (.names)                                            0.261    49.499
n6779.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6779.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n8061.Q[0] (.latch clocked by pclk)
Endpoint  : n7699.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8061.clk[0] (.latch)                                            1.014     1.014
n8061.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8062.in[0] (.names)                                             1.014     2.070
n8062.out[0] (.names)                                            0.261     2.331
n8063.in[1] (.names)                                             1.014     3.344
n8063.out[0] (.names)                                            0.261     3.605
n7983.in[0] (.names)                                             1.014     4.619
n7983.out[0] (.names)                                            0.261     4.880
n7984.in[0] (.names)                                             1.014     5.894
n7984.out[0] (.names)                                            0.261     6.155
n8245.in[2] (.names)                                             1.014     7.169
n8245.out[0] (.names)                                            0.261     7.430
n8247.in[2] (.names)                                             1.014     8.444
n8247.out[0] (.names)                                            0.261     8.705
n8248.in[0] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8250.in[0] (.names)                                             1.014    10.993
n8250.out[0] (.names)                                            0.261    11.254
n8251.in[0] (.names)                                             1.014    12.268
n8251.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8278.in[0] (.names)                                             1.014    14.818
n8278.out[0] (.names)                                            0.261    15.079
n8279.in[0] (.names)                                             1.014    16.093
n8279.out[0] (.names)                                            0.261    16.354
n8269.in[0] (.names)                                             1.014    17.367
n8269.out[0] (.names)                                            0.261    17.628
n8262.in[1] (.names)                                             1.014    18.642
n8262.out[0] (.names)                                            0.261    18.903
n8281.in[0] (.names)                                             1.014    19.917
n8281.out[0] (.names)                                            0.261    20.178
n8282.in[0] (.names)                                             1.014    21.192
n8282.out[0] (.names)                                            0.261    21.453
n8283.in[0] (.names)                                             1.014    22.467
n8283.out[0] (.names)                                            0.261    22.728
n8294.in[2] (.names)                                             1.014    23.742
n8294.out[0] (.names)                                            0.261    24.003
n8295.in[0] (.names)                                             1.014    25.016
n8295.out[0] (.names)                                            0.261    25.277
n8223.in[0] (.names)                                             1.014    26.291
n8223.out[0] (.names)                                            0.261    26.552
n8259.in[0] (.names)                                             1.014    27.566
n8259.out[0] (.names)                                            0.261    27.827
n7680.in[0] (.names)                                             1.014    28.841
n7680.out[0] (.names)                                            0.261    29.102
n7682.in[2] (.names)                                             1.014    30.116
n7682.out[0] (.names)                                            0.261    30.377
n7683.in[1] (.names)                                             1.014    31.390
n7683.out[0] (.names)                                            0.261    31.651
n7684.in[0] (.names)                                             1.014    32.665
n7684.out[0] (.names)                                            0.261    32.926
n7685.in[0] (.names)                                             1.014    33.940
n7685.out[0] (.names)                                            0.261    34.201
n7686.in[0] (.names)                                             1.014    35.215
n7686.out[0] (.names)                                            0.261    35.476
n7692.in[0] (.names)                                             1.014    36.490
n7692.out[0] (.names)                                            0.261    36.751
n7693.in[0] (.names)                                             1.014    37.765
n7693.out[0] (.names)                                            0.261    38.026
n7674.in[1] (.names)                                             1.014    39.039
n7674.out[0] (.names)                                            0.261    39.300
n7700.in[1] (.names)                                             1.014    40.314
n7700.out[0] (.names)                                            0.261    40.575
n7689.in[0] (.names)                                             1.014    41.589
n7689.out[0] (.names)                                            0.261    41.850
n7688.in[0] (.names)                                             1.014    42.864
n7688.out[0] (.names)                                            0.261    43.125
n289.in[1] (.names)                                              1.014    44.139
n289.out[0] (.names)                                             0.261    44.400
n7694.in[0] (.names)                                             1.014    45.413
n7694.out[0] (.names)                                            0.261    45.674
n7695.in[2] (.names)                                             1.014    46.688
n7695.out[0] (.names)                                            0.261    46.949
n7696.in[0] (.names)                                             1.014    47.963
n7696.out[0] (.names)                                            0.261    48.224
n7698.in[1] (.names)                                             1.014    49.238
n7698.out[0] (.names)                                            0.261    49.499
n7699.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7699.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n8061.Q[0] (.latch clocked by pclk)
Endpoint  : n7196.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8061.clk[0] (.latch)                                            1.014     1.014
n8061.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8062.in[0] (.names)                                             1.014     2.070
n8062.out[0] (.names)                                            0.261     2.331
n8063.in[1] (.names)                                             1.014     3.344
n8063.out[0] (.names)                                            0.261     3.605
n7983.in[0] (.names)                                             1.014     4.619
n7983.out[0] (.names)                                            0.261     4.880
n7984.in[0] (.names)                                             1.014     5.894
n7984.out[0] (.names)                                            0.261     6.155
n8245.in[2] (.names)                                             1.014     7.169
n8245.out[0] (.names)                                            0.261     7.430
n8247.in[2] (.names)                                             1.014     8.444
n8247.out[0] (.names)                                            0.261     8.705
n8248.in[0] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8250.in[0] (.names)                                             1.014    10.993
n8250.out[0] (.names)                                            0.261    11.254
n8251.in[0] (.names)                                             1.014    12.268
n8251.out[0] (.names)                                            0.261    12.529
n8252.in[0] (.names)                                             1.014    13.543
n8252.out[0] (.names)                                            0.261    13.804
n8278.in[0] (.names)                                             1.014    14.818
n8278.out[0] (.names)                                            0.261    15.079
n8279.in[0] (.names)                                             1.014    16.093
n8279.out[0] (.names)                                            0.261    16.354
n8269.in[0] (.names)                                             1.014    17.367
n8269.out[0] (.names)                                            0.261    17.628
n8262.in[1] (.names)                                             1.014    18.642
n8262.out[0] (.names)                                            0.261    18.903
n8281.in[0] (.names)                                             1.014    19.917
n8281.out[0] (.names)                                            0.261    20.178
n8282.in[0] (.names)                                             1.014    21.192
n8282.out[0] (.names)                                            0.261    21.453
n8283.in[0] (.names)                                             1.014    22.467
n8283.out[0] (.names)                                            0.261    22.728
n8294.in[2] (.names)                                             1.014    23.742
n8294.out[0] (.names)                                            0.261    24.003
n8295.in[0] (.names)                                             1.014    25.016
n8295.out[0] (.names)                                            0.261    25.277
n8223.in[0] (.names)                                             1.014    26.291
n8223.out[0] (.names)                                            0.261    26.552
n8259.in[0] (.names)                                             1.014    27.566
n8259.out[0] (.names)                                            0.261    27.827
n7680.in[0] (.names)                                             1.014    28.841
n7680.out[0] (.names)                                            0.261    29.102
n7682.in[2] (.names)                                             1.014    30.116
n7682.out[0] (.names)                                            0.261    30.377
n7683.in[1] (.names)                                             1.014    31.390
n7683.out[0] (.names)                                            0.261    31.651
n7684.in[0] (.names)                                             1.014    32.665
n7684.out[0] (.names)                                            0.261    32.926
n7685.in[0] (.names)                                             1.014    33.940
n7685.out[0] (.names)                                            0.261    34.201
n7686.in[0] (.names)                                             1.014    35.215
n7686.out[0] (.names)                                            0.261    35.476
n7692.in[0] (.names)                                             1.014    36.490
n7692.out[0] (.names)                                            0.261    36.751
n7693.in[0] (.names)                                             1.014    37.765
n7693.out[0] (.names)                                            0.261    38.026
n7674.in[1] (.names)                                             1.014    39.039
n7674.out[0] (.names)                                            0.261    39.300
n7700.in[1] (.names)                                             1.014    40.314
n7700.out[0] (.names)                                            0.261    40.575
n7689.in[0] (.names)                                             1.014    41.589
n7689.out[0] (.names)                                            0.261    41.850
n7688.in[0] (.names)                                             1.014    42.864
n7688.out[0] (.names)                                            0.261    43.125
n289.in[1] (.names)                                              1.014    44.139
n289.out[0] (.names)                                             0.261    44.400
n7694.in[0] (.names)                                             1.014    45.413
n7694.out[0] (.names)                                            0.261    45.674
n7695.in[2] (.names)                                             1.014    46.688
n7695.out[0] (.names)                                            0.261    46.949
n7696.in[0] (.names)                                             1.014    47.963
n7696.out[0] (.names)                                            0.261    48.224
n7195.in[0] (.names)                                             1.014    49.238
n7195.out[0] (.names)                                            0.261    49.499
n7196.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7196.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n7188.Q[0] (.latch clocked by pclk)
Endpoint  : n7940.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7188.clk[0] (.latch)                                            1.014     1.014
n7188.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7672.in[0] (.names)                                             1.014     2.070
n7672.out[0] (.names)                                            0.261     2.331
n7652.in[0] (.names)                                             1.014     3.344
n7652.out[0] (.names)                                            0.261     3.605
n7651.in[0] (.names)                                             1.014     4.619
n7651.out[0] (.names)                                            0.261     4.880
n7653.in[0] (.names)                                             1.014     5.894
n7653.out[0] (.names)                                            0.261     6.155
n7654.in[0] (.names)                                             1.014     7.169
n7654.out[0] (.names)                                            0.261     7.430
n7655.in[0] (.names)                                             1.014     8.444
n7655.out[0] (.names)                                            0.261     8.705
n7656.in[2] (.names)                                             1.014     9.719
n7656.out[0] (.names)                                            0.261     9.980
n7657.in[1] (.names)                                             1.014    10.993
n7657.out[0] (.names)                                            0.261    11.254
n7658.in[0] (.names)                                             1.014    12.268
n7658.out[0] (.names)                                            0.261    12.529
n7660.in[1] (.names)                                             1.014    13.543
n7660.out[0] (.names)                                            0.261    13.804
n7662.in[0] (.names)                                             1.014    14.818
n7662.out[0] (.names)                                            0.261    15.079
n7663.in[0] (.names)                                             1.014    16.093
n7663.out[0] (.names)                                            0.261    16.354
n7779.in[3] (.names)                                             1.014    17.367
n7779.out[0] (.names)                                            0.261    17.628
n7780.in[0] (.names)                                             1.014    18.642
n7780.out[0] (.names)                                            0.261    18.903
n8041.in[0] (.names)                                             1.014    19.917
n8041.out[0] (.names)                                            0.261    20.178
n8038.in[0] (.names)                                             1.014    21.192
n8038.out[0] (.names)                                            0.261    21.453
n8039.in[0] (.names)                                             1.014    22.467
n8039.out[0] (.names)                                            0.261    22.728
n8051.in[3] (.names)                                             1.014    23.742
n8051.out[0] (.names)                                            0.261    24.003
n8052.in[0] (.names)                                             1.014    25.016
n8052.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8012.in[1] (.names)                                             1.014    27.566
n8012.out[0] (.names)                                            0.261    27.827
n7970.in[0] (.names)                                             1.014    28.841
n7970.out[0] (.names)                                            0.261    29.102
n7971.in[0] (.names)                                             1.014    30.116
n7971.out[0] (.names)                                            0.261    30.377
n7956.in[0] (.names)                                             1.014    31.390
n7956.out[0] (.names)                                            0.261    31.651
n7957.in[1] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7958.in[0] (.names)                                             1.014    33.940
n7958.out[0] (.names)                                            0.261    34.201
n7959.in[0] (.names)                                             1.014    35.215
n7959.out[0] (.names)                                            0.261    35.476
n7938.in[0] (.names)                                             1.014    36.490
n7938.out[0] (.names)                                            0.261    36.751
n7953.in[1] (.names)                                             1.014    37.765
n7953.out[0] (.names)                                            0.261    38.026
n7954.in[1] (.names)                                             1.014    39.039
n7954.out[0] (.names)                                            0.261    39.300
n7962.in[0] (.names)                                             1.014    40.314
n7962.out[0] (.names)                                            0.261    40.575
n7966.in[1] (.names)                                             1.014    41.589
n7966.out[0] (.names)                                            0.261    41.850
n7968.in[0] (.names)                                             1.014    42.864
n7968.out[0] (.names)                                            0.261    43.125
n7969.in[1] (.names)                                             1.014    44.139
n7969.out[0] (.names)                                            0.261    44.400
n7963.in[0] (.names)                                             1.014    45.413
n7963.out[0] (.names)                                            0.261    45.674
n7964.in[0] (.names)                                             1.014    46.688
n7964.out[0] (.names)                                            0.261    46.949
n7967.in[1] (.names)                                             1.014    47.963
n7967.out[0] (.names)                                            0.261    48.224
n3324.in[0] (.names)                                             1.014    49.238
n3324.out[0] (.names)                                            0.261    49.499
n7940.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7940.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n7188.Q[0] (.latch clocked by pclk)
Endpoint  : n3325.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7188.clk[0] (.latch)                                            1.014     1.014
n7188.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7672.in[0] (.names)                                             1.014     2.070
n7672.out[0] (.names)                                            0.261     2.331
n7652.in[0] (.names)                                             1.014     3.344
n7652.out[0] (.names)                                            0.261     3.605
n7651.in[0] (.names)                                             1.014     4.619
n7651.out[0] (.names)                                            0.261     4.880
n7653.in[0] (.names)                                             1.014     5.894
n7653.out[0] (.names)                                            0.261     6.155
n7654.in[0] (.names)                                             1.014     7.169
n7654.out[0] (.names)                                            0.261     7.430
n7655.in[0] (.names)                                             1.014     8.444
n7655.out[0] (.names)                                            0.261     8.705
n7656.in[2] (.names)                                             1.014     9.719
n7656.out[0] (.names)                                            0.261     9.980
n7657.in[1] (.names)                                             1.014    10.993
n7657.out[0] (.names)                                            0.261    11.254
n7658.in[0] (.names)                                             1.014    12.268
n7658.out[0] (.names)                                            0.261    12.529
n7660.in[1] (.names)                                             1.014    13.543
n7660.out[0] (.names)                                            0.261    13.804
n7662.in[0] (.names)                                             1.014    14.818
n7662.out[0] (.names)                                            0.261    15.079
n7663.in[0] (.names)                                             1.014    16.093
n7663.out[0] (.names)                                            0.261    16.354
n7779.in[3] (.names)                                             1.014    17.367
n7779.out[0] (.names)                                            0.261    17.628
n7780.in[0] (.names)                                             1.014    18.642
n7780.out[0] (.names)                                            0.261    18.903
n8041.in[0] (.names)                                             1.014    19.917
n8041.out[0] (.names)                                            0.261    20.178
n8038.in[0] (.names)                                             1.014    21.192
n8038.out[0] (.names)                                            0.261    21.453
n8039.in[0] (.names)                                             1.014    22.467
n8039.out[0] (.names)                                            0.261    22.728
n8051.in[3] (.names)                                             1.014    23.742
n8051.out[0] (.names)                                            0.261    24.003
n8052.in[0] (.names)                                             1.014    25.016
n8052.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8012.in[1] (.names)                                             1.014    27.566
n8012.out[0] (.names)                                            0.261    27.827
n7970.in[0] (.names)                                             1.014    28.841
n7970.out[0] (.names)                                            0.261    29.102
n7971.in[0] (.names)                                             1.014    30.116
n7971.out[0] (.names)                                            0.261    30.377
n7956.in[0] (.names)                                             1.014    31.390
n7956.out[0] (.names)                                            0.261    31.651
n7957.in[1] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7958.in[0] (.names)                                             1.014    33.940
n7958.out[0] (.names)                                            0.261    34.201
n7959.in[0] (.names)                                             1.014    35.215
n7959.out[0] (.names)                                            0.261    35.476
n7938.in[0] (.names)                                             1.014    36.490
n7938.out[0] (.names)                                            0.261    36.751
n7953.in[1] (.names)                                             1.014    37.765
n7953.out[0] (.names)                                            0.261    38.026
n7954.in[1] (.names)                                             1.014    39.039
n7954.out[0] (.names)                                            0.261    39.300
n7962.in[0] (.names)                                             1.014    40.314
n7962.out[0] (.names)                                            0.261    40.575
n7966.in[1] (.names)                                             1.014    41.589
n7966.out[0] (.names)                                            0.261    41.850
n7968.in[0] (.names)                                             1.014    42.864
n7968.out[0] (.names)                                            0.261    43.125
n7969.in[1] (.names)                                             1.014    44.139
n7969.out[0] (.names)                                            0.261    44.400
n7963.in[0] (.names)                                             1.014    45.413
n7963.out[0] (.names)                                            0.261    45.674
n7964.in[0] (.names)                                             1.014    46.688
n7964.out[0] (.names)                                            0.261    46.949
n7967.in[1] (.names)                                             1.014    47.963
n7967.out[0] (.names)                                            0.261    48.224
n3324.in[0] (.names)                                             1.014    49.238
n3324.out[0] (.names)                                            0.261    49.499
n3325.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3325.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n6826.Q[0] (.latch clocked by pclk)
Endpoint  : n760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6826.clk[0] (.latch)                                            1.014     1.014
n6826.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6827.in[0] (.names)                                             1.014     2.070
n6827.out[0] (.names)                                            0.261     2.331
n6831.in[0] (.names)                                             1.014     3.344
n6831.out[0] (.names)                                            0.261     3.605
n6832.in[0] (.names)                                             1.014     4.619
n6832.out[0] (.names)                                            0.261     4.880
n6795.in[1] (.names)                                             1.014     5.894
n6795.out[0] (.names)                                            0.261     6.155
n6907.in[3] (.names)                                             1.014     7.169
n6907.out[0] (.names)                                            0.261     7.430
n6908.in[1] (.names)                                             1.014     8.444
n6908.out[0] (.names)                                            0.261     8.705
n6909.in[1] (.names)                                             1.014     9.719
n6909.out[0] (.names)                                            0.261     9.980
n6851.in[0] (.names)                                             1.014    10.993
n6851.out[0] (.names)                                            0.261    11.254
n6852.in[1] (.names)                                             1.014    12.268
n6852.out[0] (.names)                                            0.261    12.529
n6854.in[0] (.names)                                             1.014    13.543
n6854.out[0] (.names)                                            0.261    13.804
n6855.in[0] (.names)                                             1.014    14.818
n6855.out[0] (.names)                                            0.261    15.079
n6856.in[0] (.names)                                             1.014    16.093
n6856.out[0] (.names)                                            0.261    16.354
n6858.in[0] (.names)                                             1.014    17.367
n6858.out[0] (.names)                                            0.261    17.628
n6857.in[0] (.names)                                             1.014    18.642
n6857.out[0] (.names)                                            0.261    18.903
n6859.in[0] (.names)                                             1.014    19.917
n6859.out[0] (.names)                                            0.261    20.178
n6861.in[0] (.names)                                             1.014    21.192
n6861.out[0] (.names)                                            0.261    21.453
n6862.in[0] (.names)                                             1.014    22.467
n6862.out[0] (.names)                                            0.261    22.728
n6864.in[0] (.names)                                             1.014    23.742
n6864.out[0] (.names)                                            0.261    24.003
n6847.in[0] (.names)                                             1.014    25.016
n6847.out[0] (.names)                                            0.261    25.277
n6817.in[0] (.names)                                             1.014    26.291
n6817.out[0] (.names)                                            0.261    26.552
n6869.in[0] (.names)                                             1.014    27.566
n6869.out[0] (.names)                                            0.261    27.827
n6877.in[1] (.names)                                             1.014    28.841
n6877.out[0] (.names)                                            0.261    29.102
n6872.in[0] (.names)                                             1.014    30.116
n6872.out[0] (.names)                                            0.261    30.377
n6873.in[2] (.names)                                             1.014    31.390
n6873.out[0] (.names)                                            0.261    31.651
n6875.in[1] (.names)                                             1.014    32.665
n6875.out[0] (.names)                                            0.261    32.926
n6876.in[2] (.names)                                             1.014    33.940
n6876.out[0] (.names)                                            0.261    34.201
n6881.in[0] (.names)                                             1.014    35.215
n6881.out[0] (.names)                                            0.261    35.476
n6879.in[0] (.names)                                             1.014    36.490
n6879.out[0] (.names)                                            0.261    36.751
n6882.in[0] (.names)                                             1.014    37.765
n6882.out[0] (.names)                                            0.261    38.026
n6887.in[0] (.names)                                             1.014    39.039
n6887.out[0] (.names)                                            0.261    39.300
n6888.in[0] (.names)                                             1.014    40.314
n6888.out[0] (.names)                                            0.261    40.575
n6780.in[0] (.names)                                             1.014    41.589
n6780.out[0] (.names)                                            0.261    41.850
n6890.in[0] (.names)                                             1.014    42.864
n6890.out[0] (.names)                                            0.261    43.125
n6891.in[0] (.names)                                             1.014    44.139
n6891.out[0] (.names)                                            0.261    44.400
n355.in[1] (.names)                                              1.014    45.413
n355.out[0] (.names)                                             0.261    45.674
n6893.in[0] (.names)                                             1.014    46.688
n6893.out[0] (.names)                                            0.261    46.949
n3326.in[0] (.names)                                             1.014    47.963
n3326.out[0] (.names)                                            0.261    48.224
n3329.in[0] (.names)                                             1.014    49.238
n3329.out[0] (.names)                                            0.261    49.499
n760.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n760.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n5254.Q[0] (.latch clocked by pclk)
Endpoint  : n546.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5254.clk[0] (.latch)                                            1.014     1.014
n5254.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5875.in[0] (.names)                                             1.014     2.070
n5875.out[0] (.names)                                            0.261     2.331
n5876.in[0] (.names)                                             1.014     3.344
n5876.out[0] (.names)                                            0.261     3.605
n5956.in[2] (.names)                                             1.014     4.619
n5956.out[0] (.names)                                            0.261     4.880
n5971.in[3] (.names)                                             1.014     5.894
n5971.out[0] (.names)                                            0.261     6.155
n5972.in[1] (.names)                                             1.014     7.169
n5972.out[0] (.names)                                            0.261     7.430
n5923.in[2] (.names)                                             1.014     8.444
n5923.out[0] (.names)                                            0.261     8.705
n5974.in[0] (.names)                                             1.014     9.719
n5974.out[0] (.names)                                            0.261     9.980
n5976.in[1] (.names)                                             1.014    10.993
n5976.out[0] (.names)                                            0.261    11.254
n5977.in[1] (.names)                                             1.014    12.268
n5977.out[0] (.names)                                            0.261    12.529
n5981.in[2] (.names)                                             1.014    13.543
n5981.out[0] (.names)                                            0.261    13.804
n5926.in[0] (.names)                                             1.014    14.818
n5926.out[0] (.names)                                            0.261    15.079
n5927.in[0] (.names)                                             1.014    16.093
n5927.out[0] (.names)                                            0.261    16.354
n5919.in[1] (.names)                                             1.014    17.367
n5919.out[0] (.names)                                            0.261    17.628
n5819.in[1] (.names)                                             1.014    18.642
n5819.out[0] (.names)                                            0.261    18.903
n5820.in[1] (.names)                                             1.014    19.917
n5820.out[0] (.names)                                            0.261    20.178
n5821.in[0] (.names)                                             1.014    21.192
n5821.out[0] (.names)                                            0.261    21.453
n5823.in[2] (.names)                                             1.014    22.467
n5823.out[0] (.names)                                            0.261    22.728
n5839.in[2] (.names)                                             1.014    23.742
n5839.out[0] (.names)                                            0.261    24.003
n5840.in[2] (.names)                                             1.014    25.016
n5840.out[0] (.names)                                            0.261    25.277
n5832.in[0] (.names)                                             1.014    26.291
n5832.out[0] (.names)                                            0.261    26.552
n5841.in[0] (.names)                                             1.014    27.566
n5841.out[0] (.names)                                            0.261    27.827
n5843.in[2] (.names)                                             1.014    28.841
n5843.out[0] (.names)                                            0.261    29.102
n5844.in[2] (.names)                                             1.014    30.116
n5844.out[0] (.names)                                            0.261    30.377
n5845.in[1] (.names)                                             1.014    31.390
n5845.out[0] (.names)                                            0.261    31.651
n5834.in[0] (.names)                                             1.014    32.665
n5834.out[0] (.names)                                            0.261    32.926
n5846.in[0] (.names)                                             1.014    33.940
n5846.out[0] (.names)                                            0.261    34.201
n5850.in[0] (.names)                                             1.014    35.215
n5850.out[0] (.names)                                            0.261    35.476
n5851.in[0] (.names)                                             1.014    36.490
n5851.out[0] (.names)                                            0.261    36.751
n3367.in[0] (.names)                                             1.014    37.765
n3367.out[0] (.names)                                            0.261    38.026
n5865.in[0] (.names)                                             1.014    39.039
n5865.out[0] (.names)                                            0.261    39.300
n5856.in[1] (.names)                                             1.014    40.314
n5856.out[0] (.names)                                            0.261    40.575
n5857.in[1] (.names)                                             1.014    41.589
n5857.out[0] (.names)                                            0.261    41.850
n5862.in[1] (.names)                                             1.014    42.864
n5862.out[0] (.names)                                            0.261    43.125
n5864.in[1] (.names)                                             1.014    44.139
n5864.out[0] (.names)                                            0.261    44.400
n5251.in[1] (.names)                                             1.014    45.413
n5251.out[0] (.names)                                            0.261    45.674
n5868.in[1] (.names)                                             1.014    46.688
n5868.out[0] (.names)                                            0.261    46.949
n4883.in[0] (.names)                                             1.014    47.963
n4883.out[0] (.names)                                            0.261    48.224
n4909.in[0] (.names)                                             1.014    49.238
n4909.out[0] (.names)                                            0.261    49.499
n546.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n546.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n9719.Q[0] (.latch clocked by pclk)
Endpoint  : n9217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9719.clk[0] (.latch)                                            1.014     1.014
n9719.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9720.in[0] (.names)                                             1.014     2.070
n9720.out[0] (.names)                                            0.261     2.331
n9709.in[0] (.names)                                             1.014     3.344
n9709.out[0] (.names)                                            0.261     3.605
n9710.in[0] (.names)                                             1.014     4.619
n9710.out[0] (.names)                                            0.261     4.880
n9440.in[2] (.names)                                             1.014     5.894
n9440.out[0] (.names)                                            0.261     6.155
n9441.in[2] (.names)                                             1.014     7.169
n9441.out[0] (.names)                                            0.261     7.430
n9442.in[3] (.names)                                             1.014     8.444
n9442.out[0] (.names)                                            0.261     8.705
n9446.in[1] (.names)                                             1.014     9.719
n9446.out[0] (.names)                                            0.261     9.980
n9447.in[1] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9448.in[0] (.names)                                             1.014    12.268
n9448.out[0] (.names)                                            0.261    12.529
n9451.in[0] (.names)                                             1.014    13.543
n9451.out[0] (.names)                                            0.261    13.804
n9556.in[0] (.names)                                             1.014    14.818
n9556.out[0] (.names)                                            0.261    15.079
n9557.in[2] (.names)                                             1.014    16.093
n9557.out[0] (.names)                                            0.261    16.354
n9559.in[0] (.names)                                             1.014    17.367
n9559.out[0] (.names)                                            0.261    17.628
n9562.in[2] (.names)                                             1.014    18.642
n9562.out[0] (.names)                                            0.261    18.903
n9563.in[2] (.names)                                             1.014    19.917
n9563.out[0] (.names)                                            0.261    20.178
n9577.in[1] (.names)                                             1.014    21.192
n9577.out[0] (.names)                                            0.261    21.453
n9564.in[0] (.names)                                             1.014    22.467
n9564.out[0] (.names)                                            0.261    22.728
n9573.in[0] (.names)                                             1.014    23.742
n9573.out[0] (.names)                                            0.261    24.003
n9574.in[0] (.names)                                             1.014    25.016
n9574.out[0] (.names)                                            0.261    25.277
n9575.in[1] (.names)                                             1.014    26.291
n9575.out[0] (.names)                                            0.261    26.552
n9567.in[0] (.names)                                             1.014    27.566
n9567.out[0] (.names)                                            0.261    27.827
n9568.in[1] (.names)                                             1.014    28.841
n9568.out[0] (.names)                                            0.261    29.102
n9569.in[0] (.names)                                             1.014    30.116
n9569.out[0] (.names)                                            0.261    30.377
n9570.in[0] (.names)                                             1.014    31.390
n9570.out[0] (.names)                                            0.261    31.651
n9572.in[1] (.names)                                             1.014    32.665
n9572.out[0] (.names)                                            0.261    32.926
n9576.in[1] (.names)                                             1.014    33.940
n9576.out[0] (.names)                                            0.261    34.201
n9745.in[1] (.names)                                             1.014    35.215
n9745.out[0] (.names)                                            0.261    35.476
n9747.in[1] (.names)                                             1.014    36.490
n9747.out[0] (.names)                                            0.261    36.751
n9748.in[0] (.names)                                             1.014    37.765
n9748.out[0] (.names)                                            0.261    38.026
n9749.in[0] (.names)                                             1.014    39.039
n9749.out[0] (.names)                                            0.261    39.300
n9751.in[1] (.names)                                             1.014    40.314
n9751.out[0] (.names)                                            0.261    40.575
n9752.in[0] (.names)                                             1.014    41.589
n9752.out[0] (.names)                                            0.261    41.850
n9753.in[0] (.names)                                             1.014    42.864
n9753.out[0] (.names)                                            0.261    43.125
n9755.in[0] (.names)                                             1.014    44.139
n9755.out[0] (.names)                                            0.261    44.400
n9757.in[1] (.names)                                             1.014    45.413
n9757.out[0] (.names)                                            0.261    45.674
n9406.in[0] (.names)                                             1.014    46.688
n9406.out[0] (.names)                                            0.261    46.949
n9758.in[0] (.names)                                             1.014    47.963
n9758.out[0] (.names)                                            0.261    48.224
n9216.in[1] (.names)                                             1.014    49.238
n9216.out[0] (.names)                                            0.261    49.499
n9217.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n9719.Q[0] (.latch clocked by pclk)
Endpoint  : n9744.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9719.clk[0] (.latch)                                            1.014     1.014
n9719.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9720.in[0] (.names)                                             1.014     2.070
n9720.out[0] (.names)                                            0.261     2.331
n9709.in[0] (.names)                                             1.014     3.344
n9709.out[0] (.names)                                            0.261     3.605
n9710.in[0] (.names)                                             1.014     4.619
n9710.out[0] (.names)                                            0.261     4.880
n9440.in[2] (.names)                                             1.014     5.894
n9440.out[0] (.names)                                            0.261     6.155
n9441.in[2] (.names)                                             1.014     7.169
n9441.out[0] (.names)                                            0.261     7.430
n9442.in[3] (.names)                                             1.014     8.444
n9442.out[0] (.names)                                            0.261     8.705
n9446.in[1] (.names)                                             1.014     9.719
n9446.out[0] (.names)                                            0.261     9.980
n9447.in[1] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9448.in[0] (.names)                                             1.014    12.268
n9448.out[0] (.names)                                            0.261    12.529
n9451.in[0] (.names)                                             1.014    13.543
n9451.out[0] (.names)                                            0.261    13.804
n9556.in[0] (.names)                                             1.014    14.818
n9556.out[0] (.names)                                            0.261    15.079
n9557.in[2] (.names)                                             1.014    16.093
n9557.out[0] (.names)                                            0.261    16.354
n9559.in[0] (.names)                                             1.014    17.367
n9559.out[0] (.names)                                            0.261    17.628
n9562.in[2] (.names)                                             1.014    18.642
n9562.out[0] (.names)                                            0.261    18.903
n9563.in[2] (.names)                                             1.014    19.917
n9563.out[0] (.names)                                            0.261    20.178
n9577.in[1] (.names)                                             1.014    21.192
n9577.out[0] (.names)                                            0.261    21.453
n9564.in[0] (.names)                                             1.014    22.467
n9564.out[0] (.names)                                            0.261    22.728
n9573.in[0] (.names)                                             1.014    23.742
n9573.out[0] (.names)                                            0.261    24.003
n9574.in[0] (.names)                                             1.014    25.016
n9574.out[0] (.names)                                            0.261    25.277
n9575.in[1] (.names)                                             1.014    26.291
n9575.out[0] (.names)                                            0.261    26.552
n9567.in[0] (.names)                                             1.014    27.566
n9567.out[0] (.names)                                            0.261    27.827
n9568.in[1] (.names)                                             1.014    28.841
n9568.out[0] (.names)                                            0.261    29.102
n9569.in[0] (.names)                                             1.014    30.116
n9569.out[0] (.names)                                            0.261    30.377
n9570.in[0] (.names)                                             1.014    31.390
n9570.out[0] (.names)                                            0.261    31.651
n9572.in[1] (.names)                                             1.014    32.665
n9572.out[0] (.names)                                            0.261    32.926
n9576.in[1] (.names)                                             1.014    33.940
n9576.out[0] (.names)                                            0.261    34.201
n9745.in[1] (.names)                                             1.014    35.215
n9745.out[0] (.names)                                            0.261    35.476
n9747.in[1] (.names)                                             1.014    36.490
n9747.out[0] (.names)                                            0.261    36.751
n9748.in[0] (.names)                                             1.014    37.765
n9748.out[0] (.names)                                            0.261    38.026
n9749.in[0] (.names)                                             1.014    39.039
n9749.out[0] (.names)                                            0.261    39.300
n9751.in[1] (.names)                                             1.014    40.314
n9751.out[0] (.names)                                            0.261    40.575
n9752.in[0] (.names)                                             1.014    41.589
n9752.out[0] (.names)                                            0.261    41.850
n9753.in[0] (.names)                                             1.014    42.864
n9753.out[0] (.names)                                            0.261    43.125
n9755.in[0] (.names)                                             1.014    44.139
n9755.out[0] (.names)                                            0.261    44.400
n9757.in[1] (.names)                                             1.014    45.413
n9757.out[0] (.names)                                            0.261    45.674
n9406.in[0] (.names)                                             1.014    46.688
n9406.out[0] (.names)                                            0.261    46.949
n9758.in[0] (.names)                                             1.014    47.963
n9758.out[0] (.names)                                            0.261    48.224
n9216.in[1] (.names)                                             1.014    49.238
n9216.out[0] (.names)                                            0.261    49.499
n9744.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9744.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n9781.Q[0] (.latch clocked by pclk)
Endpoint  : n9379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9781.clk[0] (.latch)                                            1.014     1.014
n9781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9782.in[0] (.names)                                             1.014     2.070
n9782.out[0] (.names)                                            0.261     2.331
n9762.in[0] (.names)                                             1.014     3.344
n9762.out[0] (.names)                                            0.261     3.605
n9760.in[0] (.names)                                             1.014     4.619
n9760.out[0] (.names)                                            0.261     4.880
n9783.in[0] (.names)                                             1.014     5.894
n9783.out[0] (.names)                                            0.261     6.155
n9785.in[1] (.names)                                             1.014     7.169
n9785.out[0] (.names)                                            0.261     7.430
n9547.in[1] (.names)                                             1.014     8.444
n9547.out[0] (.names)                                            0.261     8.705
n9548.in[3] (.names)                                             1.014     9.719
n9548.out[0] (.names)                                            0.261     9.980
n9550.in[2] (.names)                                             1.014    10.993
n9550.out[0] (.names)                                            0.261    11.254
n9551.in[2] (.names)                                             1.014    12.268
n9551.out[0] (.names)                                            0.261    12.529
n9553.in[1] (.names)                                             1.014    13.543
n9553.out[0] (.names)                                            0.261    13.804
n9587.in[0] (.names)                                             1.014    14.818
n9587.out[0] (.names)                                            0.261    15.079
n9588.in[1] (.names)                                             1.014    16.093
n9588.out[0] (.names)                                            0.261    16.354
n9589.in[3] (.names)                                             1.014    17.367
n9589.out[0] (.names)                                            0.261    17.628
n9590.in[0] (.names)                                             1.014    18.642
n9590.out[0] (.names)                                            0.261    18.903
n9591.in[0] (.names)                                             1.014    19.917
n9591.out[0] (.names)                                            0.261    20.178
n9593.in[0] (.names)                                             1.014    21.192
n9593.out[0] (.names)                                            0.261    21.453
n9594.in[0] (.names)                                             1.014    22.467
n9594.out[0] (.names)                                            0.261    22.728
n9595.in[1] (.names)                                             1.014    23.742
n9595.out[0] (.names)                                            0.261    24.003
n9597.in[1] (.names)                                             1.014    25.016
n9597.out[0] (.names)                                            0.261    25.277
n9598.in[2] (.names)                                             1.014    26.291
n9598.out[0] (.names)                                            0.261    26.552
n9599.in[0] (.names)                                             1.014    27.566
n9599.out[0] (.names)                                            0.261    27.827
n9600.in[0] (.names)                                             1.014    28.841
n9600.out[0] (.names)                                            0.261    29.102
n9606.in[1] (.names)                                             1.014    30.116
n9606.out[0] (.names)                                            0.261    30.377
n9603.in[0] (.names)                                             1.014    31.390
n9603.out[0] (.names)                                            0.261    31.651
n9605.in[0] (.names)                                             1.014    32.665
n9605.out[0] (.names)                                            0.261    32.926
n9607.in[0] (.names)                                             1.014    33.940
n9607.out[0] (.names)                                            0.261    34.201
n9608.in[0] (.names)                                             1.014    35.215
n9608.out[0] (.names)                                            0.261    35.476
n9609.in[0] (.names)                                             1.014    36.490
n9609.out[0] (.names)                                            0.261    36.751
n9610.in[1] (.names)                                             1.014    37.765
n9610.out[0] (.names)                                            0.261    38.026
n9578.in[0] (.names)                                             1.014    39.039
n9578.out[0] (.names)                                            0.261    39.300
n9612.in[0] (.names)                                             1.014    40.314
n9612.out[0] (.names)                                            0.261    40.575
n9613.in[2] (.names)                                             1.014    41.589
n9613.out[0] (.names)                                            0.261    41.850
n9207.in[0] (.names)                                             1.014    42.864
n9207.out[0] (.names)                                            0.261    43.125
n9432.in[0] (.names)                                             1.014    44.139
n9432.out[0] (.names)                                            0.261    44.400
n9614.in[0] (.names)                                             1.014    45.413
n9614.out[0] (.names)                                            0.261    45.674
n9615.in[1] (.names)                                             1.014    46.688
n9615.out[0] (.names)                                            0.261    46.949
n8686.in[0] (.names)                                             1.014    47.963
n8686.out[0] (.names)                                            0.261    48.224
n9378.in[0] (.names)                                             1.014    49.238
n9378.out[0] (.names)                                            0.261    49.499
n9379.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9379.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n9781.Q[0] (.latch clocked by pclk)
Endpoint  : n10313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9781.clk[0] (.latch)                                            1.014     1.014
n9781.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9782.in[0] (.names)                                             1.014     2.070
n9782.out[0] (.names)                                            0.261     2.331
n9762.in[0] (.names)                                             1.014     3.344
n9762.out[0] (.names)                                            0.261     3.605
n9760.in[0] (.names)                                             1.014     4.619
n9760.out[0] (.names)                                            0.261     4.880
n9783.in[0] (.names)                                             1.014     5.894
n9783.out[0] (.names)                                            0.261     6.155
n9785.in[1] (.names)                                             1.014     7.169
n9785.out[0] (.names)                                            0.261     7.430
n9547.in[1] (.names)                                             1.014     8.444
n9547.out[0] (.names)                                            0.261     8.705
n9722.in[2] (.names)                                             1.014     9.719
n9722.out[0] (.names)                                            0.261     9.980
n9725.in[1] (.names)                                             1.014    10.993
n9725.out[0] (.names)                                            0.261    11.254
n9726.in[0] (.names)                                             1.014    12.268
n9726.out[0] (.names)                                            0.261    12.529
n9732.in[2] (.names)                                             1.014    13.543
n9732.out[0] (.names)                                            0.261    13.804
n9733.in[3] (.names)                                             1.014    14.818
n9733.out[0] (.names)                                            0.261    15.079
n9735.in[1] (.names)                                             1.014    16.093
n9735.out[0] (.names)                                            0.261    16.354
n9736.in[0] (.names)                                             1.014    17.367
n9736.out[0] (.names)                                            0.261    17.628
n9737.in[1] (.names)                                             1.014    18.642
n9737.out[0] (.names)                                            0.261    18.903
n9738.in[3] (.names)                                             1.014    19.917
n9738.out[0] (.names)                                            0.261    20.178
n9740.in[1] (.names)                                             1.014    21.192
n9740.out[0] (.names)                                            0.261    21.453
n9742.in[0] (.names)                                             1.014    22.467
n9742.out[0] (.names)                                            0.261    22.728
n9743.in[0] (.names)                                             1.014    23.742
n9743.out[0] (.names)                                            0.261    24.003
n9707.in[0] (.names)                                             1.014    25.016
n9707.out[0] (.names)                                            0.261    25.277
n9761.in[2] (.names)                                             1.014    26.291
n9761.out[0] (.names)                                            0.261    26.552
n10205.in[3] (.names)                                            1.014    27.566
n10205.out[0] (.names)                                           0.261    27.827
n10208.in[0] (.names)                                            1.014    28.841
n10208.out[0] (.names)                                           0.261    29.102
n10210.in[0] (.names)                                            1.014    30.116
n10210.out[0] (.names)                                           0.261    30.377
n10211.in[0] (.names)                                            1.014    31.390
n10211.out[0] (.names)                                           0.261    31.651
n10212.in[0] (.names)                                            1.014    32.665
n10212.out[0] (.names)                                           0.261    32.926
n10301.in[2] (.names)                                            1.014    33.940
n10301.out[0] (.names)                                           0.261    34.201
n10328.in[2] (.names)                                            1.014    35.215
n10328.out[0] (.names)                                           0.261    35.476
n10320.in[0] (.names)                                            1.014    36.490
n10320.out[0] (.names)                                           0.261    36.751
n10321.in[0] (.names)                                            1.014    37.765
n10321.out[0] (.names)                                           0.261    38.026
n10324.in[1] (.names)                                            1.014    39.039
n10324.out[0] (.names)                                           0.261    39.300
n10325.in[1] (.names)                                            1.014    40.314
n10325.out[0] (.names)                                           0.261    40.575
n10330.in[2] (.names)                                            1.014    41.589
n10330.out[0] (.names)                                           0.261    41.850
n10332.in[1] (.names)                                            1.014    42.864
n10332.out[0] (.names)                                           0.261    43.125
n9420.in[1] (.names)                                             1.014    44.139
n9420.out[0] (.names)                                            0.261    44.400
n10333.in[1] (.names)                                            1.014    45.413
n10333.out[0] (.names)                                           0.261    45.674
n10334.in[0] (.names)                                            1.014    46.688
n10334.out[0] (.names)                                           0.261    46.949
n10336.in[0] (.names)                                            1.014    47.963
n10336.out[0] (.names)                                           0.261    48.224
n10312.in[0] (.names)                                            1.014    49.238
n10312.out[0] (.names)                                           0.261    49.499
n10313.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10313.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n9855.Q[0] (.latch clocked by pclk)
Endpoint  : n9381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9855.clk[0] (.latch)                                            1.014     1.014
n9855.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10176.in[0] (.names)                                            1.014     2.070
n10176.out[0] (.names)                                           0.261     2.331
n10177.in[0] (.names)                                            1.014     3.344
n10177.out[0] (.names)                                           0.261     3.605
n10178.in[3] (.names)                                            1.014     4.619
n10178.out[0] (.names)                                           0.261     4.880
n9803.in[1] (.names)                                             1.014     5.894
n9803.out[0] (.names)                                            0.261     6.155
n10038.in[0] (.names)                                            1.014     7.169
n10038.out[0] (.names)                                           0.261     7.430
n10039.in[2] (.names)                                            1.014     8.444
n10039.out[0] (.names)                                           0.261     8.705
n10040.in[0] (.names)                                            1.014     9.719
n10040.out[0] (.names)                                           0.261     9.980
n10041.in[1] (.names)                                            1.014    10.993
n10041.out[0] (.names)                                           0.261    11.254
n10043.in[0] (.names)                                            1.014    12.268
n10043.out[0] (.names)                                           0.261    12.529
n9993.in[0] (.names)                                             1.014    13.543
n9993.out[0] (.names)                                            0.261    13.804
n9998.in[0] (.names)                                             1.014    14.818
n9998.out[0] (.names)                                            0.261    15.079
n9999.in[0] (.names)                                             1.014    16.093
n9999.out[0] (.names)                                            0.261    16.354
n10000.in[0] (.names)                                            1.014    17.367
n10000.out[0] (.names)                                           0.261    17.628
n10002.in[2] (.names)                                            1.014    18.642
n10002.out[0] (.names)                                           0.261    18.903
n10004.in[2] (.names)                                            1.014    19.917
n10004.out[0] (.names)                                           0.261    20.178
n10006.in[0] (.names)                                            1.014    21.192
n10006.out[0] (.names)                                           0.261    21.453
n9990.in[0] (.names)                                             1.014    22.467
n9990.out[0] (.names)                                            0.261    22.728
n10008.in[0] (.names)                                            1.014    23.742
n10008.out[0] (.names)                                           0.261    24.003
n10011.in[1] (.names)                                            1.014    25.016
n10011.out[0] (.names)                                           0.261    25.277
n10025.in[0] (.names)                                            1.014    26.291
n10025.out[0] (.names)                                           0.261    26.552
n10026.in[0] (.names)                                            1.014    27.566
n10026.out[0] (.names)                                           0.261    27.827
n10027.in[1] (.names)                                            1.014    28.841
n10027.out[0] (.names)                                           0.261    29.102
n10028.in[0] (.names)                                            1.014    30.116
n10028.out[0] (.names)                                           0.261    30.377
n10029.in[1] (.names)                                            1.014    31.390
n10029.out[0] (.names)                                           0.261    31.651
n10030.in[1] (.names)                                            1.014    32.665
n10030.out[0] (.names)                                           0.261    32.926
n10031.in[0] (.names)                                            1.014    33.940
n10031.out[0] (.names)                                           0.261    34.201
n10032.in[1] (.names)                                            1.014    35.215
n10032.out[0] (.names)                                           0.261    35.476
n10012.in[1] (.names)                                            1.014    36.490
n10012.out[0] (.names)                                           0.261    36.751
n10013.in[2] (.names)                                            1.014    37.765
n10013.out[0] (.names)                                           0.261    38.026
n10015.in[0] (.names)                                            1.014    39.039
n10015.out[0] (.names)                                           0.261    39.300
n10016.in[0] (.names)                                            1.014    40.314
n10016.out[0] (.names)                                           0.261    40.575
n10017.in[0] (.names)                                            1.014    41.589
n10017.out[0] (.names)                                           0.261    41.850
n10018.in[0] (.names)                                            1.014    42.864
n10018.out[0] (.names)                                           0.261    43.125
n9370.in[1] (.names)                                             1.014    44.139
n9370.out[0] (.names)                                            0.261    44.400
n10020.in[0] (.names)                                            1.014    45.413
n10020.out[0] (.names)                                           0.261    45.674
n10021.in[1] (.names)                                            1.014    46.688
n10021.out[0] (.names)                                           0.261    46.949
n10024.in[1] (.names)                                            1.014    47.963
n10024.out[0] (.names)                                           0.261    48.224
n9380.in[0] (.names)                                             1.014    49.238
n9380.out[0] (.names)                                            0.261    49.499
n9381.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9381.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n10299.Q[0] (.latch clocked by pclk)
Endpoint  : n8695.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10299.clk[0] (.latch)                                           1.014     1.014
n10299.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10232.in[0] (.names)                                            1.014     2.070
n10232.out[0] (.names)                                           0.261     2.331
n9809.in[0] (.names)                                             1.014     3.344
n9809.out[0] (.names)                                            0.261     3.605
n10238.in[0] (.names)                                            1.014     4.619
n10238.out[0] (.names)                                           0.261     4.880
n10239.in[0] (.names)                                            1.014     5.894
n10239.out[0] (.names)                                           0.261     6.155
n10240.in[1] (.names)                                            1.014     7.169
n10240.out[0] (.names)                                           0.261     7.430
n10241.in[0] (.names)                                            1.014     8.444
n10241.out[0] (.names)                                           0.261     8.705
n10251.in[2] (.names)                                            1.014     9.719
n10251.out[0] (.names)                                           0.261     9.980
n10252.in[0] (.names)                                            1.014    10.993
n10252.out[0] (.names)                                           0.261    11.254
n10253.in[0] (.names)                                            1.014    12.268
n10253.out[0] (.names)                                           0.261    12.529
n10255.in[0] (.names)                                            1.014    13.543
n10255.out[0] (.names)                                           0.261    13.804
n10207.in[1] (.names)                                            1.014    14.818
n10207.out[0] (.names)                                           0.261    15.079
n10285.in[0] (.names)                                            1.014    16.093
n10285.out[0] (.names)                                           0.261    16.354
n10288.in[0] (.names)                                            1.014    17.367
n10288.out[0] (.names)                                           0.261    17.628
n10289.in[0] (.names)                                            1.014    18.642
n10289.out[0] (.names)                                           0.261    18.903
n9533.in[0] (.names)                                             1.014    19.917
n9533.out[0] (.names)                                            0.261    20.178
n9514.in[0] (.names)                                             1.014    21.192
n9514.out[0] (.names)                                            0.261    21.453
n9515.in[0] (.names)                                             1.014    22.467
n9515.out[0] (.names)                                            0.261    22.728
n9516.in[1] (.names)                                             1.014    23.742
n9516.out[0] (.names)                                            0.261    24.003
n9519.in[1] (.names)                                             1.014    25.016
n9519.out[0] (.names)                                            0.261    25.277
n9520.in[1] (.names)                                             1.014    26.291
n9520.out[0] (.names)                                            0.261    26.552
n9523.in[1] (.names)                                             1.014    27.566
n9523.out[0] (.names)                                            0.261    27.827
n9524.in[0] (.names)                                             1.014    28.841
n9524.out[0] (.names)                                            0.261    29.102
n9525.in[0] (.names)                                             1.014    30.116
n9525.out[0] (.names)                                            0.261    30.377
n9527.in[1] (.names)                                             1.014    31.390
n9527.out[0] (.names)                                            0.261    31.651
n9528.in[0] (.names)                                             1.014    32.665
n9528.out[0] (.names)                                            0.261    32.926
n9529.in[0] (.names)                                             1.014    33.940
n9529.out[0] (.names)                                            0.261    34.201
n9530.in[1] (.names)                                             1.014    35.215
n9530.out[0] (.names)                                            0.261    35.476
n9508.in[1] (.names)                                             1.014    36.490
n9508.out[0] (.names)                                            0.261    36.751
n9498.in[0] (.names)                                             1.014    37.765
n9498.out[0] (.names)                                            0.261    38.026
n9499.in[1] (.names)                                             1.014    39.039
n9499.out[0] (.names)                                            0.261    39.300
n9500.in[0] (.names)                                             1.014    40.314
n9500.out[0] (.names)                                            0.261    40.575
n9501.in[0] (.names)                                             1.014    41.589
n9501.out[0] (.names)                                            0.261    41.850
n9502.in[2] (.names)                                             1.014    42.864
n9502.out[0] (.names)                                            0.261    43.125
n9503.in[2] (.names)                                             1.014    44.139
n9503.out[0] (.names)                                            0.261    44.400
n9504.in[0] (.names)                                             1.014    45.413
n9504.out[0] (.names)                                            0.261    45.674
n9505.in[0] (.names)                                             1.014    46.688
n9505.out[0] (.names)                                            0.261    46.949
n9438.in[0] (.names)                                             1.014    47.963
n9438.out[0] (.names)                                            0.261    48.224
n8694.in[0] (.names)                                             1.014    49.238
n8694.out[0] (.names)                                            0.261    49.499
n8695.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8695.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n10299.Q[0] (.latch clocked by pclk)
Endpoint  : n304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10299.clk[0] (.latch)                                           1.014     1.014
n10299.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10232.in[0] (.names)                                            1.014     2.070
n10232.out[0] (.names)                                           0.261     2.331
n9809.in[0] (.names)                                             1.014     3.344
n9809.out[0] (.names)                                            0.261     3.605
n10238.in[0] (.names)                                            1.014     4.619
n10238.out[0] (.names)                                           0.261     4.880
n10239.in[0] (.names)                                            1.014     5.894
n10239.out[0] (.names)                                           0.261     6.155
n10240.in[1] (.names)                                            1.014     7.169
n10240.out[0] (.names)                                           0.261     7.430
n10241.in[0] (.names)                                            1.014     8.444
n10241.out[0] (.names)                                           0.261     8.705
n10251.in[2] (.names)                                            1.014     9.719
n10251.out[0] (.names)                                           0.261     9.980
n10252.in[0] (.names)                                            1.014    10.993
n10252.out[0] (.names)                                           0.261    11.254
n10253.in[0] (.names)                                            1.014    12.268
n10253.out[0] (.names)                                           0.261    12.529
n10255.in[0] (.names)                                            1.014    13.543
n10255.out[0] (.names)                                           0.261    13.804
n10207.in[1] (.names)                                            1.014    14.818
n10207.out[0] (.names)                                           0.261    15.079
n10285.in[0] (.names)                                            1.014    16.093
n10285.out[0] (.names)                                           0.261    16.354
n10288.in[0] (.names)                                            1.014    17.367
n10288.out[0] (.names)                                           0.261    17.628
n10289.in[0] (.names)                                            1.014    18.642
n10289.out[0] (.names)                                           0.261    18.903
n9533.in[0] (.names)                                             1.014    19.917
n9533.out[0] (.names)                                            0.261    20.178
n9514.in[0] (.names)                                             1.014    21.192
n9514.out[0] (.names)                                            0.261    21.453
n9515.in[0] (.names)                                             1.014    22.467
n9515.out[0] (.names)                                            0.261    22.728
n9516.in[1] (.names)                                             1.014    23.742
n9516.out[0] (.names)                                            0.261    24.003
n9519.in[1] (.names)                                             1.014    25.016
n9519.out[0] (.names)                                            0.261    25.277
n9520.in[1] (.names)                                             1.014    26.291
n9520.out[0] (.names)                                            0.261    26.552
n9523.in[1] (.names)                                             1.014    27.566
n9523.out[0] (.names)                                            0.261    27.827
n9524.in[0] (.names)                                             1.014    28.841
n9524.out[0] (.names)                                            0.261    29.102
n9525.in[0] (.names)                                             1.014    30.116
n9525.out[0] (.names)                                            0.261    30.377
n9527.in[1] (.names)                                             1.014    31.390
n9527.out[0] (.names)                                            0.261    31.651
n9528.in[0] (.names)                                             1.014    32.665
n9528.out[0] (.names)                                            0.261    32.926
n9644.in[3] (.names)                                             1.014    33.940
n9644.out[0] (.names)                                            0.261    34.201
n9633.in[0] (.names)                                             1.014    35.215
n9633.out[0] (.names)                                            0.261    35.476
n9643.in[1] (.names)                                             1.014    36.490
n9643.out[0] (.names)                                            0.261    36.751
n9646.in[1] (.names)                                             1.014    37.765
n9646.out[0] (.names)                                            0.261    38.026
n9639.in[0] (.names)                                             1.014    39.039
n9639.out[0] (.names)                                            0.261    39.300
n9648.in[0] (.names)                                             1.014    40.314
n9648.out[0] (.names)                                            0.261    40.575
n9650.in[0] (.names)                                             1.014    41.589
n9650.out[0] (.names)                                            0.261    41.850
n9651.in[0] (.names)                                             1.014    42.864
n9651.out[0] (.names)                                            0.261    43.125
n9653.in[0] (.names)                                             1.014    44.139
n9653.out[0] (.names)                                            0.261    44.400
n9654.in[0] (.names)                                             1.014    45.413
n9654.out[0] (.names)                                            0.261    45.674
n9655.in[0] (.names)                                             1.014    46.688
n9655.out[0] (.names)                                            0.261    46.949
n8674.in[0] (.names)                                             1.014    47.963
n8674.out[0] (.names)                                            0.261    48.224
n303.in[0] (.names)                                              1.014    49.238
n303.out[0] (.names)                                             0.261    49.499
n304.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n304.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n10299.Q[0] (.latch clocked by pclk)
Endpoint  : n9437.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10299.clk[0] (.latch)                                           1.014     1.014
n10299.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10232.in[0] (.names)                                            1.014     2.070
n10232.out[0] (.names)                                           0.261     2.331
n9809.in[0] (.names)                                             1.014     3.344
n9809.out[0] (.names)                                            0.261     3.605
n10238.in[0] (.names)                                            1.014     4.619
n10238.out[0] (.names)                                           0.261     4.880
n10239.in[0] (.names)                                            1.014     5.894
n10239.out[0] (.names)                                           0.261     6.155
n10240.in[1] (.names)                                            1.014     7.169
n10240.out[0] (.names)                                           0.261     7.430
n10241.in[0] (.names)                                            1.014     8.444
n10241.out[0] (.names)                                           0.261     8.705
n10251.in[2] (.names)                                            1.014     9.719
n10251.out[0] (.names)                                           0.261     9.980
n10252.in[0] (.names)                                            1.014    10.993
n10252.out[0] (.names)                                           0.261    11.254
n10253.in[0] (.names)                                            1.014    12.268
n10253.out[0] (.names)                                           0.261    12.529
n10255.in[0] (.names)                                            1.014    13.543
n10255.out[0] (.names)                                           0.261    13.804
n10207.in[1] (.names)                                            1.014    14.818
n10207.out[0] (.names)                                           0.261    15.079
n10285.in[0] (.names)                                            1.014    16.093
n10285.out[0] (.names)                                           0.261    16.354
n10288.in[0] (.names)                                            1.014    17.367
n10288.out[0] (.names)                                           0.261    17.628
n10289.in[0] (.names)                                            1.014    18.642
n10289.out[0] (.names)                                           0.261    18.903
n9533.in[0] (.names)                                             1.014    19.917
n9533.out[0] (.names)                                            0.261    20.178
n9514.in[0] (.names)                                             1.014    21.192
n9514.out[0] (.names)                                            0.261    21.453
n9515.in[0] (.names)                                             1.014    22.467
n9515.out[0] (.names)                                            0.261    22.728
n9516.in[1] (.names)                                             1.014    23.742
n9516.out[0] (.names)                                            0.261    24.003
n9519.in[1] (.names)                                             1.014    25.016
n9519.out[0] (.names)                                            0.261    25.277
n9520.in[1] (.names)                                             1.014    26.291
n9520.out[0] (.names)                                            0.261    26.552
n9523.in[1] (.names)                                             1.014    27.566
n9523.out[0] (.names)                                            0.261    27.827
n9524.in[0] (.names)                                             1.014    28.841
n9524.out[0] (.names)                                            0.261    29.102
n9525.in[0] (.names)                                             1.014    30.116
n9525.out[0] (.names)                                            0.261    30.377
n9527.in[1] (.names)                                             1.014    31.390
n9527.out[0] (.names)                                            0.261    31.651
n9528.in[0] (.names)                                             1.014    32.665
n9528.out[0] (.names)                                            0.261    32.926
n9644.in[3] (.names)                                             1.014    33.940
n9644.out[0] (.names)                                            0.261    34.201
n9633.in[0] (.names)                                             1.014    35.215
n9633.out[0] (.names)                                            0.261    35.476
n9765.in[3] (.names)                                             1.014    36.490
n9765.out[0] (.names)                                            0.261    36.751
n9772.in[0] (.names)                                             1.014    37.765
n9772.out[0] (.names)                                            0.261    38.026
n9773.in[1] (.names)                                             1.014    39.039
n9773.out[0] (.names)                                            0.261    39.300
n9778.in[0] (.names)                                             1.014    40.314
n9778.out[0] (.names)                                            0.261    40.575
n9780.in[0] (.names)                                             1.014    41.589
n9780.out[0] (.names)                                            0.261    41.850
n9790.in[0] (.names)                                             1.014    42.864
n9790.out[0] (.names)                                            0.261    43.125
n9791.in[1] (.names)                                             1.014    44.139
n9791.out[0] (.names)                                            0.261    44.400
n9792.in[1] (.names)                                             1.014    45.413
n9792.out[0] (.names)                                            0.261    45.674
n8680.in[3] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n9798.in[1] (.names)                                             1.014    47.963
n9798.out[0] (.names)                                            0.261    48.224
n9436.in[1] (.names)                                             1.014    49.238
n9436.out[0] (.names)                                            0.261    49.499
n9437.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9437.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n10299.Q[0] (.latch clocked by pclk)
Endpoint  : n9795.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10299.clk[0] (.latch)                                           1.014     1.014
n10299.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10232.in[0] (.names)                                            1.014     2.070
n10232.out[0] (.names)                                           0.261     2.331
n9809.in[0] (.names)                                             1.014     3.344
n9809.out[0] (.names)                                            0.261     3.605
n10238.in[0] (.names)                                            1.014     4.619
n10238.out[0] (.names)                                           0.261     4.880
n10239.in[0] (.names)                                            1.014     5.894
n10239.out[0] (.names)                                           0.261     6.155
n10240.in[1] (.names)                                            1.014     7.169
n10240.out[0] (.names)                                           0.261     7.430
n10241.in[0] (.names)                                            1.014     8.444
n10241.out[0] (.names)                                           0.261     8.705
n10251.in[2] (.names)                                            1.014     9.719
n10251.out[0] (.names)                                           0.261     9.980
n10252.in[0] (.names)                                            1.014    10.993
n10252.out[0] (.names)                                           0.261    11.254
n10253.in[0] (.names)                                            1.014    12.268
n10253.out[0] (.names)                                           0.261    12.529
n10255.in[0] (.names)                                            1.014    13.543
n10255.out[0] (.names)                                           0.261    13.804
n10207.in[1] (.names)                                            1.014    14.818
n10207.out[0] (.names)                                           0.261    15.079
n10285.in[0] (.names)                                            1.014    16.093
n10285.out[0] (.names)                                           0.261    16.354
n10288.in[0] (.names)                                            1.014    17.367
n10288.out[0] (.names)                                           0.261    17.628
n10289.in[0] (.names)                                            1.014    18.642
n10289.out[0] (.names)                                           0.261    18.903
n9533.in[0] (.names)                                             1.014    19.917
n9533.out[0] (.names)                                            0.261    20.178
n9514.in[0] (.names)                                             1.014    21.192
n9514.out[0] (.names)                                            0.261    21.453
n9515.in[0] (.names)                                             1.014    22.467
n9515.out[0] (.names)                                            0.261    22.728
n9516.in[1] (.names)                                             1.014    23.742
n9516.out[0] (.names)                                            0.261    24.003
n9519.in[1] (.names)                                             1.014    25.016
n9519.out[0] (.names)                                            0.261    25.277
n9520.in[1] (.names)                                             1.014    26.291
n9520.out[0] (.names)                                            0.261    26.552
n9523.in[1] (.names)                                             1.014    27.566
n9523.out[0] (.names)                                            0.261    27.827
n9524.in[0] (.names)                                             1.014    28.841
n9524.out[0] (.names)                                            0.261    29.102
n9525.in[0] (.names)                                             1.014    30.116
n9525.out[0] (.names)                                            0.261    30.377
n9527.in[1] (.names)                                             1.014    31.390
n9527.out[0] (.names)                                            0.261    31.651
n9528.in[0] (.names)                                             1.014    32.665
n9528.out[0] (.names)                                            0.261    32.926
n9644.in[3] (.names)                                             1.014    33.940
n9644.out[0] (.names)                                            0.261    34.201
n9633.in[0] (.names)                                             1.014    35.215
n9633.out[0] (.names)                                            0.261    35.476
n9765.in[3] (.names)                                             1.014    36.490
n9765.out[0] (.names)                                            0.261    36.751
n9772.in[0] (.names)                                             1.014    37.765
n9772.out[0] (.names)                                            0.261    38.026
n9773.in[1] (.names)                                             1.014    39.039
n9773.out[0] (.names)                                            0.261    39.300
n9778.in[0] (.names)                                             1.014    40.314
n9778.out[0] (.names)                                            0.261    40.575
n9780.in[0] (.names)                                             1.014    41.589
n9780.out[0] (.names)                                            0.261    41.850
n9790.in[0] (.names)                                             1.014    42.864
n9790.out[0] (.names)                                            0.261    43.125
n9791.in[1] (.names)                                             1.014    44.139
n9791.out[0] (.names)                                            0.261    44.400
n9792.in[1] (.names)                                             1.014    45.413
n9792.out[0] (.names)                                            0.261    45.674
n8680.in[3] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n9798.in[1] (.names)                                             1.014    47.963
n9798.out[0] (.names)                                            0.261    48.224
n9436.in[1] (.names)                                             1.014    49.238
n9436.out[0] (.names)                                            0.261    49.499
n9795.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n8693.Q[0] (.latch clocked by pclk)
Endpoint  : n9397.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8693.clk[0] (.latch)                                            1.014     1.014
n8693.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9800.in[0] (.names)                                             1.014     2.070
n9800.out[0] (.names)                                            0.261     2.331
n10155.in[0] (.names)                                            1.014     3.344
n10155.out[0] (.names)                                           0.261     3.605
n10156.in[1] (.names)                                            1.014     4.619
n10156.out[0] (.names)                                           0.261     4.880
n10157.in[0] (.names)                                            1.014     5.894
n10157.out[0] (.names)                                           0.261     6.155
n10163.in[1] (.names)                                            1.014     7.169
n10163.out[0] (.names)                                           0.261     7.430
n10159.in[0] (.names)                                            1.014     8.444
n10159.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10162.in[2] (.names)                                            1.014    12.268
n10162.out[0] (.names)                                           0.261    12.529
n10164.in[1] (.names)                                            1.014    13.543
n10164.out[0] (.names)                                           0.261    13.804
n10165.in[0] (.names)                                            1.014    14.818
n10165.out[0] (.names)                                           0.261    15.079
n10166.in[0] (.names)                                            1.014    16.093
n10166.out[0] (.names)                                           0.261    16.354
n10168.in[1] (.names)                                            1.014    17.367
n10168.out[0] (.names)                                           0.261    17.628
n10169.in[1] (.names)                                            1.014    18.642
n10169.out[0] (.names)                                           0.261    18.903
n10127.in[1] (.names)                                            1.014    19.917
n10127.out[0] (.names)                                           0.261    20.178
n10170.in[0] (.names)                                            1.014    21.192
n10170.out[0] (.names)                                           0.261    21.453
n10171.in[1] (.names)                                            1.014    22.467
n10171.out[0] (.names)                                           0.261    22.728
n10172.in[0] (.names)                                            1.014    23.742
n10172.out[0] (.names)                                           0.261    24.003
n9988.in[1] (.names)                                             1.014    25.016
n9988.out[0] (.names)                                            0.261    25.277
n10173.in[0] (.names)                                            1.014    26.291
n10173.out[0] (.names)                                           0.261    26.552
n10174.in[0] (.names)                                            1.014    27.566
n10174.out[0] (.names)                                           0.261    27.827
n10180.in[3] (.names)                                            1.014    28.841
n10180.out[0] (.names)                                           0.261    29.102
n10188.in[0] (.names)                                            1.014    30.116
n10188.out[0] (.names)                                           0.261    30.377
n10189.in[0] (.names)                                            1.014    31.390
n10189.out[0] (.names)                                           0.261    31.651
n10181.in[0] (.names)                                            1.014    32.665
n10181.out[0] (.names)                                           0.261    32.926
n10187.in[0] (.names)                                            1.014    33.940
n10187.out[0] (.names)                                           0.261    34.201
n10190.in[1] (.names)                                            1.014    35.215
n10190.out[0] (.names)                                           0.261    35.476
n10192.in[0] (.names)                                            1.014    36.490
n10192.out[0] (.names)                                           0.261    36.751
n10194.in[0] (.names)                                            1.014    37.765
n10194.out[0] (.names)                                           0.261    38.026
n10195.in[1] (.names)                                            1.014    39.039
n10195.out[0] (.names)                                           0.261    39.300
n10196.in[0] (.names)                                            1.014    40.314
n10196.out[0] (.names)                                           0.261    40.575
n10197.in[2] (.names)                                            1.014    41.589
n10197.out[0] (.names)                                           0.261    41.850
n9430.in[0] (.names)                                             1.014    42.864
n9430.out[0] (.names)                                            0.261    43.125
n10199.in[0] (.names)                                            1.014    44.139
n10199.out[0] (.names)                                           0.261    44.400
n10200.in[0] (.names)                                            1.014    45.413
n10200.out[0] (.names)                                           0.261    45.674
n10202.in[0] (.names)                                            1.014    46.688
n10202.out[0] (.names)                                           0.261    46.949
n9434.in[0] (.names)                                             1.014    47.963
n9434.out[0] (.names)                                            0.261    48.224
n9396.in[0] (.names)                                             1.014    49.238
n9396.out[0] (.names)                                            0.261    49.499
n9397.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9397.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n8770.Q[0] (.latch clocked by pclk)
Endpoint  : n9224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8770.clk[0] (.latch)                                            1.014     1.014
n8770.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8739.in[0] (.names)                                             1.014     2.070
n8739.out[0] (.names)                                            0.261     2.331
n8741.in[1] (.names)                                             1.014     3.344
n8741.out[0] (.names)                                            0.261     3.605
n8742.in[1] (.names)                                             1.014     4.619
n8742.out[0] (.names)                                            0.261     4.880
n8743.in[0] (.names)                                             1.014     5.894
n8743.out[0] (.names)                                            0.261     6.155
n8744.in[0] (.names)                                             1.014     7.169
n8744.out[0] (.names)                                            0.261     7.430
n8704.in[3] (.names)                                             1.014     8.444
n8704.out[0] (.names)                                            0.261     8.705
n8705.in[2] (.names)                                             1.014     9.719
n8705.out[0] (.names)                                            0.261     9.980
n8706.in[0] (.names)                                             1.014    10.993
n8706.out[0] (.names)                                            0.261    11.254
n8707.in[0] (.names)                                             1.014    12.268
n8707.out[0] (.names)                                            0.261    12.529
n8708.in[1] (.names)                                             1.014    13.543
n8708.out[0] (.names)                                            0.261    13.804
n8709.in[0] (.names)                                             1.014    14.818
n8709.out[0] (.names)                                            0.261    15.079
n8719.in[1] (.names)                                             1.014    16.093
n8719.out[0] (.names)                                            0.261    16.354
n8720.in[0] (.names)                                             1.014    17.367
n8720.out[0] (.names)                                            0.261    17.628
n8722.in[0] (.names)                                             1.014    18.642
n8722.out[0] (.names)                                            0.261    18.903
n8723.in[0] (.names)                                             1.014    19.917
n8723.out[0] (.names)                                            0.261    20.178
n8725.in[0] (.names)                                             1.014    21.192
n8725.out[0] (.names)                                            0.261    21.453
n8733.in[0] (.names)                                             1.014    22.467
n8733.out[0] (.names)                                            0.261    22.728
n8701.in[0] (.names)                                             1.014    23.742
n8701.out[0] (.names)                                            0.261    24.003
n8702.in[1] (.names)                                             1.014    25.016
n8702.out[0] (.names)                                            0.261    25.277
n9039.in[3] (.names)                                             1.014    26.291
n9039.out[0] (.names)                                            0.261    26.552
n9041.in[0] (.names)                                             1.014    27.566
n9041.out[0] (.names)                                            0.261    27.827
n9042.in[2] (.names)                                             1.014    28.841
n9042.out[0] (.names)                                            0.261    29.102
n9040.in[0] (.names)                                             1.014    30.116
n9040.out[0] (.names)                                            0.261    30.377
n9226.in[2] (.names)                                             1.014    31.390
n9226.out[0] (.names)                                            0.261    31.651
n9235.in[1] (.names)                                             1.014    32.665
n9235.out[0] (.names)                                            0.261    32.926
n9233.in[0] (.names)                                             1.014    33.940
n9233.out[0] (.names)                                            0.261    34.201
n9234.in[0] (.names)                                             1.014    35.215
n9234.out[0] (.names)                                            0.261    35.476
n9240.in[1] (.names)                                             1.014    36.490
n9240.out[0] (.names)                                            0.261    36.751
n9241.in[1] (.names)                                             1.014    37.765
n9241.out[0] (.names)                                            0.261    38.026
n9243.in[0] (.names)                                             1.014    39.039
n9243.out[0] (.names)                                            0.261    39.300
n9245.in[1] (.names)                                             1.014    40.314
n9245.out[0] (.names)                                            0.261    40.575
n9247.in[0] (.names)                                             1.014    41.589
n9247.out[0] (.names)                                            0.261    41.850
n9248.in[0] (.names)                                             1.014    42.864
n9248.out[0] (.names)                                            0.261    43.125
n9251.in[0] (.names)                                             1.014    44.139
n9251.out[0] (.names)                                            0.261    44.400
n9236.in[0] (.names)                                             1.014    45.413
n9236.out[0] (.names)                                            0.261    45.674
n9252.in[0] (.names)                                             1.014    46.688
n9252.out[0] (.names)                                            0.261    46.949
n9222.in[0] (.names)                                             1.014    47.963
n9222.out[0] (.names)                                            0.261    48.224
n9220.in[0] (.names)                                             1.014    49.238
n9220.out[0] (.names)                                            0.261    49.499
n9224.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9224.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n11269.Q[0] (.latch clocked by pclk)
Endpoint  : n11200.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11269.clk[0] (.latch)                                           1.014     1.014
n11269.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11088.in[0] (.names)                                            1.014     2.070
n11088.out[0] (.names)                                           0.261     2.331
n11089.in[0] (.names)                                            1.014     3.344
n11089.out[0] (.names)                                           0.261     3.605
n11090.in[0] (.names)                                            1.014     4.619
n11090.out[0] (.names)                                           0.261     4.880
n11099.in[0] (.names)                                            1.014     5.894
n11099.out[0] (.names)                                           0.261     6.155
n11100.in[0] (.names)                                            1.014     7.169
n11100.out[0] (.names)                                           0.261     7.430
n11101.in[2] (.names)                                            1.014     8.444
n11101.out[0] (.names)                                           0.261     8.705
n11104.in[1] (.names)                                            1.014     9.719
n11104.out[0] (.names)                                           0.261     9.980
n11105.in[0] (.names)                                            1.014    10.993
n11105.out[0] (.names)                                           0.261    11.254
n11157.in[1] (.names)                                            1.014    12.268
n11157.out[0] (.names)                                           0.261    12.529
n11159.in[0] (.names)                                            1.014    13.543
n11159.out[0] (.names)                                           0.261    13.804
n11160.in[0] (.names)                                            1.014    14.818
n11160.out[0] (.names)                                           0.261    15.079
n11161.in[0] (.names)                                            1.014    16.093
n11161.out[0] (.names)                                           0.261    16.354
n11162.in[3] (.names)                                            1.014    17.367
n11162.out[0] (.names)                                           0.261    17.628
n11315.in[3] (.names)                                            1.014    18.642
n11315.out[0] (.names)                                           0.261    18.903
n11319.in[0] (.names)                                            1.014    19.917
n11319.out[0] (.names)                                           0.261    20.178
n11323.in[1] (.names)                                            1.014    21.192
n11323.out[0] (.names)                                           0.261    21.453
n11324.in[0] (.names)                                            1.014    22.467
n11324.out[0] (.names)                                           0.261    22.728
n11325.in[0] (.names)                                            1.014    23.742
n11325.out[0] (.names)                                           0.261    24.003
n11326.in[0] (.names)                                            1.014    25.016
n11326.out[0] (.names)                                           0.261    25.277
n11336.in[2] (.names)                                            1.014    26.291
n11336.out[0] (.names)                                           0.261    26.552
n11337.in[0] (.names)                                            1.014    27.566
n11337.out[0] (.names)                                           0.261    27.827
n11338.in[0] (.names)                                            1.014    28.841
n11338.out[0] (.names)                                           0.261    29.102
n11331.in[0] (.names)                                            1.014    30.116
n11331.out[0] (.names)                                           0.261    30.377
n11332.in[1] (.names)                                            1.014    31.390
n11332.out[0] (.names)                                           0.261    31.651
n11187.in[2] (.names)                                            1.014    32.665
n11187.out[0] (.names)                                           0.261    32.926
n11335.in[1] (.names)                                            1.014    33.940
n11335.out[0] (.names)                                           0.261    34.201
n11322.in[1] (.names)                                            1.014    35.215
n11322.out[0] (.names)                                           0.261    35.476
n11340.in[3] (.names)                                            1.014    36.490
n11340.out[0] (.names)                                           0.261    36.751
n11341.in[0] (.names)                                            1.014    37.765
n11341.out[0] (.names)                                           0.261    38.026
n11342.in[2] (.names)                                            1.014    39.039
n11342.out[0] (.names)                                           0.261    39.300
n11344.in[1] (.names)                                            1.014    40.314
n11344.out[0] (.names)                                           0.261    40.575
n11348.in[1] (.names)                                            1.014    41.589
n11348.out[0] (.names)                                           0.261    41.850
n11351.in[1] (.names)                                            1.014    42.864
n11351.out[0] (.names)                                           0.261    43.125
n10600.in[0] (.names)                                            1.014    44.139
n10600.out[0] (.names)                                           0.261    44.400
n10662.in[0] (.names)                                            1.014    45.413
n10662.out[0] (.names)                                           0.261    45.674
n11352.in[0] (.names)                                            1.014    46.688
n11352.out[0] (.names)                                           0.261    46.949
n11198.in[0] (.names)                                            1.014    47.963
n11198.out[0] (.names)                                           0.261    48.224
n11199.in[1] (.names)                                            1.014    49.238
n11199.out[0] (.names)                                           0.261    49.499
n11200.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11200.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2182.in[3] (.names)                                             1.014    23.742
n2182.out[0] (.names)                                            0.261    24.003
n2162.in[0] (.names)                                             1.014    25.016
n2162.out[0] (.names)                                            0.261    25.277
n2850.in[0] (.names)                                             1.014    26.291
n2850.out[0] (.names)                                            0.261    26.552
n2852.in[2] (.names)                                             1.014    27.566
n2852.out[0] (.names)                                            0.261    27.827
n2855.in[0] (.names)                                             1.014    28.841
n2855.out[0] (.names)                                            0.261    29.102
n2856.in[0] (.names)                                             1.014    30.116
n2856.out[0] (.names)                                            0.261    30.377
n2857.in[0] (.names)                                             1.014    31.390
n2857.out[0] (.names)                                            0.261    31.651
n2858.in[0] (.names)                                             1.014    32.665
n2858.out[0] (.names)                                            0.261    32.926
n2859.in[0] (.names)                                             1.014    33.940
n2859.out[0] (.names)                                            0.261    34.201
n2860.in[1] (.names)                                             1.014    35.215
n2860.out[0] (.names)                                            0.261    35.476
n2938.in[1] (.names)                                             1.014    36.490
n2938.out[0] (.names)                                            0.261    36.751
n2940.in[2] (.names)                                             1.014    37.765
n2940.out[0] (.names)                                            0.261    38.026
n2941.in[3] (.names)                                             1.014    39.039
n2941.out[0] (.names)                                            0.261    39.300
n2944.in[1] (.names)                                             1.014    40.314
n2944.out[0] (.names)                                            0.261    40.575
n2945.in[1] (.names)                                             1.014    41.589
n2945.out[0] (.names)                                            0.261    41.850
n2939.in[0] (.names)                                             1.014    42.864
n2939.out[0] (.names)                                            0.261    43.125
n2884.in[0] (.names)                                             1.014    44.139
n2884.out[0] (.names)                                            0.261    44.400
n2882.in[0] (.names)                                             1.014    45.413
n2882.out[0] (.names)                                            0.261    45.674
n2883.in[0] (.names)                                             1.014    46.688
n2883.out[0] (.names)                                            0.261    46.949
n2885.in[1] (.names)                                             1.014    47.963
n2885.out[0] (.names)                                            0.261    48.224
n1290.in[0] (.names)                                             1.014    49.238
n1290.out[0] (.names)                                            0.261    49.499
n1291.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1291.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n396.Q[0] (.latch clocked by pclk)
Endpoint  : n392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n396.clk[0] (.latch)                                             1.014     1.014
n396.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1913.in[0] (.names)                                             1.014     2.070
n1913.out[0] (.names)                                            0.261     2.331
n1914.in[0] (.names)                                             1.014     3.344
n1914.out[0] (.names)                                            0.261     3.605
n1915.in[0] (.names)                                             1.014     4.619
n1915.out[0] (.names)                                            0.261     4.880
n1916.in[0] (.names)                                             1.014     5.894
n1916.out[0] (.names)                                            0.261     6.155
n1917.in[0] (.names)                                             1.014     7.169
n1917.out[0] (.names)                                            0.261     7.430
n1918.in[0] (.names)                                             1.014     8.444
n1918.out[0] (.names)                                            0.261     8.705
n1919.in[0] (.names)                                             1.014     9.719
n1919.out[0] (.names)                                            0.261     9.980
n1921.in[1] (.names)                                             1.014    10.993
n1921.out[0] (.names)                                            0.261    11.254
n1937.in[1] (.names)                                             1.014    12.268
n1937.out[0] (.names)                                            0.261    12.529
n1939.in[2] (.names)                                             1.014    13.543
n1939.out[0] (.names)                                            0.261    13.804
n1940.in[2] (.names)                                             1.014    14.818
n1940.out[0] (.names)                                            0.261    15.079
n1924.in[2] (.names)                                             1.014    16.093
n1924.out[0] (.names)                                            0.261    16.354
n1617.in[2] (.names)                                             1.014    17.367
n1617.out[0] (.names)                                            0.261    17.628
n1618.in[0] (.names)                                             1.014    18.642
n1618.out[0] (.names)                                            0.261    18.903
n1619.in[0] (.names)                                             1.014    19.917
n1619.out[0] (.names)                                            0.261    20.178
n1621.in[3] (.names)                                             1.014    21.192
n1621.out[0] (.names)                                            0.261    21.453
n1622.in[1] (.names)                                             1.014    22.467
n1622.out[0] (.names)                                            0.261    22.728
n1623.in[0] (.names)                                             1.014    23.742
n1623.out[0] (.names)                                            0.261    24.003
n1624.in[1] (.names)                                             1.014    25.016
n1624.out[0] (.names)                                            0.261    25.277
n1625.in[0] (.names)                                             1.014    26.291
n1625.out[0] (.names)                                            0.261    26.552
n1591.in[2] (.names)                                             1.014    27.566
n1591.out[0] (.names)                                            0.261    27.827
n1597.in[1] (.names)                                             1.014    28.841
n1597.out[0] (.names)                                            0.261    29.102
n1598.in[0] (.names)                                             1.014    30.116
n1598.out[0] (.names)                                            0.261    30.377
n1599.in[1] (.names)                                             1.014    31.390
n1599.out[0] (.names)                                            0.261    31.651
n1607.in[1] (.names)                                             1.014    32.665
n1607.out[0] (.names)                                            0.261    32.926
n1604.in[1] (.names)                                             1.014    33.940
n1604.out[0] (.names)                                            0.261    34.201
n1605.in[0] (.names)                                             1.014    35.215
n1605.out[0] (.names)                                            0.261    35.476
n1608.in[0] (.names)                                             1.014    36.490
n1608.out[0] (.names)                                            0.261    36.751
n1586.in[1] (.names)                                             1.014    37.765
n1586.out[0] (.names)                                            0.261    38.026
n1587.in[0] (.names)                                             1.014    39.039
n1587.out[0] (.names)                                            0.261    39.300
n1610.in[0] (.names)                                             1.014    40.314
n1610.out[0] (.names)                                            0.261    40.575
n1611.in[0] (.names)                                             1.014    41.589
n1611.out[0] (.names)                                            0.261    41.850
n3295.in[0] (.names)                                             1.014    42.864
n3295.out[0] (.names)                                            0.261    43.125
n3296.in[0] (.names)                                             1.014    44.139
n3296.out[0] (.names)                                            0.261    44.400
n3300.in[0] (.names)                                             1.014    45.413
n3300.out[0] (.names)                                            0.261    45.674
n433.in[0] (.names)                                              1.014    46.688
n433.out[0] (.names)                                             0.261    46.949
n1249.in[0] (.names)                                             1.014    47.963
n1249.out[0] (.names)                                            0.261    48.224
n391.in[1] (.names)                                              1.014    49.238
n391.out[0] (.names)                                             0.261    49.499
n392.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n392.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n396.Q[0] (.latch clocked by pclk)
Endpoint  : n3101.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n396.clk[0] (.latch)                                             1.014     1.014
n396.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1913.in[0] (.names)                                             1.014     2.070
n1913.out[0] (.names)                                            0.261     2.331
n1914.in[0] (.names)                                             1.014     3.344
n1914.out[0] (.names)                                            0.261     3.605
n1915.in[0] (.names)                                             1.014     4.619
n1915.out[0] (.names)                                            0.261     4.880
n1916.in[0] (.names)                                             1.014     5.894
n1916.out[0] (.names)                                            0.261     6.155
n1917.in[0] (.names)                                             1.014     7.169
n1917.out[0] (.names)                                            0.261     7.430
n1918.in[0] (.names)                                             1.014     8.444
n1918.out[0] (.names)                                            0.261     8.705
n1919.in[0] (.names)                                             1.014     9.719
n1919.out[0] (.names)                                            0.261     9.980
n1921.in[1] (.names)                                             1.014    10.993
n1921.out[0] (.names)                                            0.261    11.254
n1937.in[1] (.names)                                             1.014    12.268
n1937.out[0] (.names)                                            0.261    12.529
n1939.in[2] (.names)                                             1.014    13.543
n1939.out[0] (.names)                                            0.261    13.804
n1940.in[2] (.names)                                             1.014    14.818
n1940.out[0] (.names)                                            0.261    15.079
n1924.in[2] (.names)                                             1.014    16.093
n1924.out[0] (.names)                                            0.261    16.354
n1617.in[2] (.names)                                             1.014    17.367
n1617.out[0] (.names)                                            0.261    17.628
n1618.in[0] (.names)                                             1.014    18.642
n1618.out[0] (.names)                                            0.261    18.903
n1619.in[0] (.names)                                             1.014    19.917
n1619.out[0] (.names)                                            0.261    20.178
n1621.in[3] (.names)                                             1.014    21.192
n1621.out[0] (.names)                                            0.261    21.453
n1622.in[1] (.names)                                             1.014    22.467
n1622.out[0] (.names)                                            0.261    22.728
n1623.in[0] (.names)                                             1.014    23.742
n1623.out[0] (.names)                                            0.261    24.003
n1624.in[1] (.names)                                             1.014    25.016
n1624.out[0] (.names)                                            0.261    25.277
n1625.in[0] (.names)                                             1.014    26.291
n1625.out[0] (.names)                                            0.261    26.552
n1591.in[2] (.names)                                             1.014    27.566
n1591.out[0] (.names)                                            0.261    27.827
n1597.in[1] (.names)                                             1.014    28.841
n1597.out[0] (.names)                                            0.261    29.102
n1598.in[0] (.names)                                             1.014    30.116
n1598.out[0] (.names)                                            0.261    30.377
n1599.in[1] (.names)                                             1.014    31.390
n1599.out[0] (.names)                                            0.261    31.651
n1607.in[1] (.names)                                             1.014    32.665
n1607.out[0] (.names)                                            0.261    32.926
n1604.in[1] (.names)                                             1.014    33.940
n1604.out[0] (.names)                                            0.261    34.201
n1605.in[0] (.names)                                             1.014    35.215
n1605.out[0] (.names)                                            0.261    35.476
n1608.in[0] (.names)                                             1.014    36.490
n1608.out[0] (.names)                                            0.261    36.751
n1586.in[1] (.names)                                             1.014    37.765
n1586.out[0] (.names)                                            0.261    38.026
n1587.in[0] (.names)                                             1.014    39.039
n1587.out[0] (.names)                                            0.261    39.300
n1610.in[0] (.names)                                             1.014    40.314
n1610.out[0] (.names)                                            0.261    40.575
n1611.in[0] (.names)                                             1.014    41.589
n1611.out[0] (.names)                                            0.261    41.850
n3295.in[0] (.names)                                             1.014    42.864
n3295.out[0] (.names)                                            0.261    43.125
n3296.in[0] (.names)                                             1.014    44.139
n3296.out[0] (.names)                                            0.261    44.400
n3300.in[0] (.names)                                             1.014    45.413
n3300.out[0] (.names)                                            0.261    45.674
n433.in[0] (.names)                                              1.014    46.688
n433.out[0] (.names)                                             0.261    46.949
n1249.in[0] (.names)                                             1.014    47.963
n1249.out[0] (.names)                                            0.261    48.224
n391.in[1] (.names)                                              1.014    49.238
n391.out[0] (.names)                                             0.261    49.499
n3101.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3101.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n396.Q[0] (.latch clocked by pclk)
Endpoint  : n259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n396.clk[0] (.latch)                                             1.014     1.014
n396.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1913.in[0] (.names)                                             1.014     2.070
n1913.out[0] (.names)                                            0.261     2.331
n1914.in[0] (.names)                                             1.014     3.344
n1914.out[0] (.names)                                            0.261     3.605
n1915.in[0] (.names)                                             1.014     4.619
n1915.out[0] (.names)                                            0.261     4.880
n1916.in[0] (.names)                                             1.014     5.894
n1916.out[0] (.names)                                            0.261     6.155
n1917.in[0] (.names)                                             1.014     7.169
n1917.out[0] (.names)                                            0.261     7.430
n1918.in[0] (.names)                                             1.014     8.444
n1918.out[0] (.names)                                            0.261     8.705
n1919.in[0] (.names)                                             1.014     9.719
n1919.out[0] (.names)                                            0.261     9.980
n1921.in[1] (.names)                                             1.014    10.993
n1921.out[0] (.names)                                            0.261    11.254
n1937.in[1] (.names)                                             1.014    12.268
n1937.out[0] (.names)                                            0.261    12.529
n1939.in[2] (.names)                                             1.014    13.543
n1939.out[0] (.names)                                            0.261    13.804
n1940.in[2] (.names)                                             1.014    14.818
n1940.out[0] (.names)                                            0.261    15.079
n1924.in[2] (.names)                                             1.014    16.093
n1924.out[0] (.names)                                            0.261    16.354
n1617.in[2] (.names)                                             1.014    17.367
n1617.out[0] (.names)                                            0.261    17.628
n1618.in[0] (.names)                                             1.014    18.642
n1618.out[0] (.names)                                            0.261    18.903
n1619.in[0] (.names)                                             1.014    19.917
n1619.out[0] (.names)                                            0.261    20.178
n1621.in[3] (.names)                                             1.014    21.192
n1621.out[0] (.names)                                            0.261    21.453
n1622.in[1] (.names)                                             1.014    22.467
n1622.out[0] (.names)                                            0.261    22.728
n1623.in[0] (.names)                                             1.014    23.742
n1623.out[0] (.names)                                            0.261    24.003
n1624.in[1] (.names)                                             1.014    25.016
n1624.out[0] (.names)                                            0.261    25.277
n1625.in[0] (.names)                                             1.014    26.291
n1625.out[0] (.names)                                            0.261    26.552
n1591.in[2] (.names)                                             1.014    27.566
n1591.out[0] (.names)                                            0.261    27.827
n1627.in[0] (.names)                                             1.014    28.841
n1627.out[0] (.names)                                            0.261    29.102
n1628.in[0] (.names)                                             1.014    30.116
n1628.out[0] (.names)                                            0.261    30.377
n1630.in[0] (.names)                                             1.014    31.390
n1630.out[0] (.names)                                            0.261    31.651
n1633.in[1] (.names)                                             1.014    32.665
n1633.out[0] (.names)                                            0.261    32.926
n1631.in[0] (.names)                                             1.014    33.940
n1631.out[0] (.names)                                            0.261    34.201
n1632.in[0] (.names)                                             1.014    35.215
n1632.out[0] (.names)                                            0.261    35.476
n1634.in[1] (.names)                                             1.014    36.490
n1634.out[0] (.names)                                            0.261    36.751
n1635.in[0] (.names)                                             1.014    37.765
n1635.out[0] (.names)                                            0.261    38.026
n1636.in[0] (.names)                                             1.014    39.039
n1636.out[0] (.names)                                            0.261    39.300
n1639.in[1] (.names)                                             1.014    40.314
n1639.out[0] (.names)                                            0.261    40.575
n1640.in[0] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1641.in[0] (.names)                                             1.014    42.864
n1641.out[0] (.names)                                            0.261    43.125
n1301.in[1] (.names)                                             1.014    44.139
n1301.out[0] (.names)                                            0.261    44.400
n1645.in[0] (.names)                                             1.014    45.413
n1645.out[0] (.names)                                            0.261    45.674
n1647.in[1] (.names)                                             1.014    46.688
n1647.out[0] (.names)                                            0.261    46.949
n455.in[1] (.names)                                              1.014    47.963
n455.out[0] (.names)                                             0.261    48.224
n420.in[0] (.names)                                              1.014    49.238
n420.out[0] (.names)                                             0.261    49.499
n259.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n259.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n658.Q[0] (.latch clocked by pclk)
Endpoint  : n316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n658.clk[0] (.latch)                                             1.014     1.014
n658.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n664.in[0] (.names)                                              1.014     2.070
n664.out[0] (.names)                                             0.261     2.331
n656.in[0] (.names)                                              1.014     3.344
n656.out[0] (.names)                                             0.261     3.605
n727.in[0] (.names)                                              1.014     4.619
n727.out[0] (.names)                                             0.261     4.880
n761.in[3] (.names)                                              1.014     5.894
n761.out[0] (.names)                                             0.261     6.155
n762.in[0] (.names)                                              1.014     7.169
n762.out[0] (.names)                                             0.261     7.430
n764.in[0] (.names)                                              1.014     8.444
n764.out[0] (.names)                                             0.261     8.705
n765.in[0] (.names)                                              1.014     9.719
n765.out[0] (.names)                                             0.261     9.980
n766.in[1] (.names)                                              1.014    10.993
n766.out[0] (.names)                                             0.261    11.254
n767.in[0] (.names)                                              1.014    12.268
n767.out[0] (.names)                                             0.261    12.529
n684.in[0] (.names)                                              1.014    13.543
n684.out[0] (.names)                                             0.261    13.804
n787.in[0] (.names)                                              1.014    14.818
n787.out[0] (.names)                                             0.261    15.079
n790.in[1] (.names)                                              1.014    16.093
n790.out[0] (.names)                                             0.261    16.354
n814.in[1] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n809.in[0] (.names)                                              1.014    18.642
n809.out[0] (.names)                                             0.261    18.903
n810.in[1] (.names)                                              1.014    19.917
n810.out[0] (.names)                                             0.261    20.178
n811.in[0] (.names)                                              1.014    21.192
n811.out[0] (.names)                                             0.261    21.453
n785.in[1] (.names)                                              1.014    22.467
n785.out[0] (.names)                                             0.261    22.728
n812.in[0] (.names)                                              1.014    23.742
n812.out[0] (.names)                                             0.261    24.003
n711.in[0] (.names)                                              1.014    25.016
n711.out[0] (.names)                                             0.261    25.277
n822.in[0] (.names)                                              1.014    26.291
n822.out[0] (.names)                                             0.261    26.552
n824.in[1] (.names)                                              1.014    27.566
n824.out[0] (.names)                                             0.261    27.827
n825.in[1] (.names)                                              1.014    28.841
n825.out[0] (.names)                                             0.261    29.102
n826.in[0] (.names)                                              1.014    30.116
n826.out[0] (.names)                                             0.261    30.377
n714.in[1] (.names)                                              1.014    31.390
n714.out[0] (.names)                                             0.261    31.651
n827.in[0] (.names)                                              1.014    32.665
n827.out[0] (.names)                                             0.261    32.926
n1161.in[2] (.names)                                             1.014    33.940
n1161.out[0] (.names)                                            0.261    34.201
n1162.in[0] (.names)                                             1.014    35.215
n1162.out[0] (.names)                                            0.261    35.476
n1168.in[2] (.names)                                             1.014    36.490
n1168.out[0] (.names)                                            0.261    36.751
n1169.in[0] (.names)                                             1.014    37.765
n1169.out[0] (.names)                                            0.261    38.026
n1180.in[1] (.names)                                             1.014    39.039
n1180.out[0] (.names)                                            0.261    39.300
n1182.in[0] (.names)                                             1.014    40.314
n1182.out[0] (.names)                                            0.261    40.575
n1183.in[0] (.names)                                             1.014    41.589
n1183.out[0] (.names)                                            0.261    41.850
n1165.in[0] (.names)                                             1.014    42.864
n1165.out[0] (.names)                                            0.261    43.125
n1228.in[1] (.names)                                             1.014    44.139
n1228.out[0] (.names)                                            0.261    44.400
n1230.in[0] (.names)                                             1.014    45.413
n1230.out[0] (.names)                                            0.261    45.674
n1238.in[2] (.names)                                             1.014    46.688
n1238.out[0] (.names)                                            0.261    46.949
n1239.in[0] (.names)                                             1.014    47.963
n1239.out[0] (.names)                                            0.261    48.224
n315.in[1] (.names)                                              1.014    49.238
n315.out[0] (.names)                                             0.261    49.499
n316.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n316.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n658.Q[0] (.latch clocked by pclk)
Endpoint  : n1190.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n658.clk[0] (.latch)                                             1.014     1.014
n658.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n664.in[0] (.names)                                              1.014     2.070
n664.out[0] (.names)                                             0.261     2.331
n656.in[0] (.names)                                              1.014     3.344
n656.out[0] (.names)                                             0.261     3.605
n727.in[0] (.names)                                              1.014     4.619
n727.out[0] (.names)                                             0.261     4.880
n761.in[3] (.names)                                              1.014     5.894
n761.out[0] (.names)                                             0.261     6.155
n762.in[0] (.names)                                              1.014     7.169
n762.out[0] (.names)                                             0.261     7.430
n764.in[0] (.names)                                              1.014     8.444
n764.out[0] (.names)                                             0.261     8.705
n765.in[0] (.names)                                              1.014     9.719
n765.out[0] (.names)                                             0.261     9.980
n766.in[1] (.names)                                              1.014    10.993
n766.out[0] (.names)                                             0.261    11.254
n767.in[0] (.names)                                              1.014    12.268
n767.out[0] (.names)                                             0.261    12.529
n684.in[0] (.names)                                              1.014    13.543
n684.out[0] (.names)                                             0.261    13.804
n787.in[0] (.names)                                              1.014    14.818
n787.out[0] (.names)                                             0.261    15.079
n790.in[1] (.names)                                              1.014    16.093
n790.out[0] (.names)                                             0.261    16.354
n814.in[1] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n809.in[0] (.names)                                              1.014    18.642
n809.out[0] (.names)                                             0.261    18.903
n810.in[1] (.names)                                              1.014    19.917
n810.out[0] (.names)                                             0.261    20.178
n811.in[0] (.names)                                              1.014    21.192
n811.out[0] (.names)                                             0.261    21.453
n785.in[1] (.names)                                              1.014    22.467
n785.out[0] (.names)                                             0.261    22.728
n812.in[0] (.names)                                              1.014    23.742
n812.out[0] (.names)                                             0.261    24.003
n711.in[0] (.names)                                              1.014    25.016
n711.out[0] (.names)                                             0.261    25.277
n822.in[0] (.names)                                              1.014    26.291
n822.out[0] (.names)                                             0.261    26.552
n824.in[1] (.names)                                              1.014    27.566
n824.out[0] (.names)                                             0.261    27.827
n825.in[1] (.names)                                              1.014    28.841
n825.out[0] (.names)                                             0.261    29.102
n826.in[0] (.names)                                              1.014    30.116
n826.out[0] (.names)                                             0.261    30.377
n714.in[1] (.names)                                              1.014    31.390
n714.out[0] (.names)                                             0.261    31.651
n827.in[0] (.names)                                              1.014    32.665
n827.out[0] (.names)                                             0.261    32.926
n1161.in[2] (.names)                                             1.014    33.940
n1161.out[0] (.names)                                            0.261    34.201
n1162.in[0] (.names)                                             1.014    35.215
n1162.out[0] (.names)                                            0.261    35.476
n1168.in[2] (.names)                                             1.014    36.490
n1168.out[0] (.names)                                            0.261    36.751
n1169.in[0] (.names)                                             1.014    37.765
n1169.out[0] (.names)                                            0.261    38.026
n1180.in[1] (.names)                                             1.014    39.039
n1180.out[0] (.names)                                            0.261    39.300
n1182.in[0] (.names)                                             1.014    40.314
n1182.out[0] (.names)                                            0.261    40.575
n1183.in[0] (.names)                                             1.014    41.589
n1183.out[0] (.names)                                            0.261    41.850
n1165.in[0] (.names)                                             1.014    42.864
n1165.out[0] (.names)                                            0.261    43.125
n1228.in[1] (.names)                                             1.014    44.139
n1228.out[0] (.names)                                            0.261    44.400
n1232.in[0] (.names)                                             1.014    45.413
n1232.out[0] (.names)                                            0.261    45.674
n1233.in[0] (.names)                                             1.014    46.688
n1233.out[0] (.names)                                            0.261    46.949
n1188.in[0] (.names)                                             1.014    47.963
n1188.out[0] (.names)                                            0.261    48.224
n1189.in[0] (.names)                                             1.014    49.238
n1189.out[0] (.names)                                            0.261    49.499
n1190.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1190.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n658.Q[0] (.latch clocked by pclk)
Endpoint  : n1177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n658.clk[0] (.latch)                                             1.014     1.014
n658.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n664.in[0] (.names)                                              1.014     2.070
n664.out[0] (.names)                                             0.261     2.331
n656.in[0] (.names)                                              1.014     3.344
n656.out[0] (.names)                                             0.261     3.605
n727.in[0] (.names)                                              1.014     4.619
n727.out[0] (.names)                                             0.261     4.880
n761.in[3] (.names)                                              1.014     5.894
n761.out[0] (.names)                                             0.261     6.155
n762.in[0] (.names)                                              1.014     7.169
n762.out[0] (.names)                                             0.261     7.430
n764.in[0] (.names)                                              1.014     8.444
n764.out[0] (.names)                                             0.261     8.705
n765.in[0] (.names)                                              1.014     9.719
n765.out[0] (.names)                                             0.261     9.980
n766.in[1] (.names)                                              1.014    10.993
n766.out[0] (.names)                                             0.261    11.254
n767.in[0] (.names)                                              1.014    12.268
n767.out[0] (.names)                                             0.261    12.529
n684.in[0] (.names)                                              1.014    13.543
n684.out[0] (.names)                                             0.261    13.804
n787.in[0] (.names)                                              1.014    14.818
n787.out[0] (.names)                                             0.261    15.079
n790.in[1] (.names)                                              1.014    16.093
n790.out[0] (.names)                                             0.261    16.354
n814.in[1] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n809.in[0] (.names)                                              1.014    18.642
n809.out[0] (.names)                                             0.261    18.903
n810.in[1] (.names)                                              1.014    19.917
n810.out[0] (.names)                                             0.261    20.178
n811.in[0] (.names)                                              1.014    21.192
n811.out[0] (.names)                                             0.261    21.453
n785.in[1] (.names)                                              1.014    22.467
n785.out[0] (.names)                                             0.261    22.728
n812.in[0] (.names)                                              1.014    23.742
n812.out[0] (.names)                                             0.261    24.003
n711.in[0] (.names)                                              1.014    25.016
n711.out[0] (.names)                                             0.261    25.277
n822.in[0] (.names)                                              1.014    26.291
n822.out[0] (.names)                                             0.261    26.552
n824.in[1] (.names)                                              1.014    27.566
n824.out[0] (.names)                                             0.261    27.827
n825.in[1] (.names)                                              1.014    28.841
n825.out[0] (.names)                                             0.261    29.102
n826.in[0] (.names)                                              1.014    30.116
n826.out[0] (.names)                                             0.261    30.377
n714.in[1] (.names)                                              1.014    31.390
n714.out[0] (.names)                                             0.261    31.651
n827.in[0] (.names)                                              1.014    32.665
n827.out[0] (.names)                                             0.261    32.926
n1161.in[2] (.names)                                             1.014    33.940
n1161.out[0] (.names)                                            0.261    34.201
n1162.in[0] (.names)                                             1.014    35.215
n1162.out[0] (.names)                                            0.261    35.476
n1168.in[2] (.names)                                             1.014    36.490
n1168.out[0] (.names)                                            0.261    36.751
n1169.in[0] (.names)                                             1.014    37.765
n1169.out[0] (.names)                                            0.261    38.026
n1180.in[1] (.names)                                             1.014    39.039
n1180.out[0] (.names)                                            0.261    39.300
n1182.in[0] (.names)                                             1.014    40.314
n1182.out[0] (.names)                                            0.261    40.575
n1183.in[0] (.names)                                             1.014    41.589
n1183.out[0] (.names)                                            0.261    41.850
n1165.in[0] (.names)                                             1.014    42.864
n1165.out[0] (.names)                                            0.261    43.125
n1228.in[1] (.names)                                             1.014    44.139
n1228.out[0] (.names)                                            0.261    44.400
n1232.in[0] (.names)                                             1.014    45.413
n1232.out[0] (.names)                                            0.261    45.674
n1233.in[0] (.names)                                             1.014    46.688
n1233.out[0] (.names)                                            0.261    46.949
n1188.in[0] (.names)                                             1.014    47.963
n1188.out[0] (.names)                                            0.261    48.224
n1176.in[0] (.names)                                             1.014    49.238
n1176.out[0] (.names)                                            0.261    49.499
n1177.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1177.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n1187.Q[0] (.latch clocked by pclk)
Endpoint  : n404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1187.clk[0] (.latch)                                            1.014     1.014
n1187.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1178.in[0] (.names)                                             1.014     2.070
n1178.out[0] (.names)                                            0.261     2.331
n1065.in[0] (.names)                                             1.014     3.344
n1065.out[0] (.names)                                            0.261     3.605
n1066.in[2] (.names)                                             1.014     4.619
n1066.out[0] (.names)                                            0.261     4.880
n1071.in[0] (.names)                                             1.014     5.894
n1071.out[0] (.names)                                            0.261     6.155
n1072.in[1] (.names)                                             1.014     7.169
n1072.out[0] (.names)                                            0.261     7.430
n1073.in[3] (.names)                                             1.014     8.444
n1073.out[0] (.names)                                            0.261     8.705
n1076.in[2] (.names)                                             1.014     9.719
n1076.out[0] (.names)                                            0.261     9.980
n1077.in[1] (.names)                                             1.014    10.993
n1077.out[0] (.names)                                            0.261    11.254
n1092.in[1] (.names)                                             1.014    12.268
n1092.out[0] (.names)                                            0.261    12.529
n1093.in[3] (.names)                                             1.014    13.543
n1093.out[0] (.names)                                            0.261    13.804
n1096.in[1] (.names)                                             1.014    14.818
n1096.out[0] (.names)                                            0.261    15.079
n1097.in[0] (.names)                                             1.014    16.093
n1097.out[0] (.names)                                            0.261    16.354
n1098.in[0] (.names)                                             1.014    17.367
n1098.out[0] (.names)                                            0.261    17.628
n1099.in[0] (.names)                                             1.014    18.642
n1099.out[0] (.names)                                            0.261    18.903
n1100.in[0] (.names)                                             1.014    19.917
n1100.out[0] (.names)                                            0.261    20.178
n1101.in[1] (.names)                                             1.014    21.192
n1101.out[0] (.names)                                            0.261    21.453
n1103.in[3] (.names)                                             1.014    22.467
n1103.out[0] (.names)                                            0.261    22.728
n1104.in[0] (.names)                                             1.014    23.742
n1104.out[0] (.names)                                            0.261    24.003
n1105.in[0] (.names)                                             1.014    25.016
n1105.out[0] (.names)                                            0.261    25.277
n1106.in[1] (.names)                                             1.014    26.291
n1106.out[0] (.names)                                            0.261    26.552
n1107.in[1] (.names)                                             1.014    27.566
n1107.out[0] (.names)                                            0.261    27.827
n1108.in[0] (.names)                                             1.014    28.841
n1108.out[0] (.names)                                            0.261    29.102
n1109.in[0] (.names)                                             1.014    30.116
n1109.out[0] (.names)                                            0.261    30.377
n1111.in[0] (.names)                                             1.014    31.390
n1111.out[0] (.names)                                            0.261    31.651
n886.in[0] (.names)                                              1.014    32.665
n886.out[0] (.names)                                             0.261    32.926
n875.in[1] (.names)                                              1.014    33.940
n875.out[0] (.names)                                             0.261    34.201
n876.in[2] (.names)                                              1.014    35.215
n876.out[0] (.names)                                             0.261    35.476
n877.in[3] (.names)                                              1.014    36.490
n877.out[0] (.names)                                             0.261    36.751
n879.in[1] (.names)                                              1.014    37.765
n879.out[0] (.names)                                             0.261    38.026
n880.in[0] (.names)                                              1.014    39.039
n880.out[0] (.names)                                             0.261    39.300
n882.in[0] (.names)                                              1.014    40.314
n882.out[0] (.names)                                             0.261    40.575
n884.in[0] (.names)                                              1.014    41.589
n884.out[0] (.names)                                             0.261    41.850
n887.in[1] (.names)                                              1.014    42.864
n887.out[0] (.names)                                             0.261    43.125
n888.in[0] (.names)                                              1.014    44.139
n888.out[0] (.names)                                             0.261    44.400
n890.in[2] (.names)                                              1.014    45.413
n890.out[0] (.names)                                             0.261    45.674
n891.in[0] (.names)                                              1.014    46.688
n891.out[0] (.names)                                             0.261    46.949
n409.in[0] (.names)                                              1.014    47.963
n409.out[0] (.names)                                             0.261    48.224
n403.in[0] (.names)                                              1.014    49.238
n403.out[0] (.names)                                             0.261    49.499
n404.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n404.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n1247.Q[0] (.latch clocked by pclk)
Endpoint  : n458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1247.clk[0] (.latch)                                            1.014     1.014
n1247.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3099.in[0] (.names)                                             1.014     2.070
n3099.out[0] (.names)                                            0.261     2.331
n3100.in[2] (.names)                                             1.014     3.344
n3100.out[0] (.names)                                            0.261     3.605
n3103.in[3] (.names)                                             1.014     4.619
n3103.out[0] (.names)                                            0.261     4.880
n3106.in[3] (.names)                                             1.014     5.894
n3106.out[0] (.names)                                            0.261     6.155
n3107.in[2] (.names)                                             1.014     7.169
n3107.out[0] (.names)                                            0.261     7.430
n3231.in[0] (.names)                                             1.014     8.444
n3231.out[0] (.names)                                            0.261     8.705
n3227.in[0] (.names)                                             1.014     9.719
n3227.out[0] (.names)                                            0.261     9.980
n3127.in[0] (.names)                                             1.014    10.993
n3127.out[0] (.names)                                            0.261    11.254
n3128.in[0] (.names)                                             1.014    12.268
n3128.out[0] (.names)                                            0.261    12.529
n3129.in[0] (.names)                                             1.014    13.543
n3129.out[0] (.names)                                            0.261    13.804
n3146.in[3] (.names)                                             1.014    14.818
n3146.out[0] (.names)                                            0.261    15.079
n3159.in[3] (.names)                                             1.014    16.093
n3159.out[0] (.names)                                            0.261    16.354
n3160.in[0] (.names)                                             1.014    17.367
n3160.out[0] (.names)                                            0.261    17.628
n3164.in[2] (.names)                                             1.014    18.642
n3164.out[0] (.names)                                            0.261    18.903
n3139.in[0] (.names)                                             1.014    19.917
n3139.out[0] (.names)                                            0.261    20.178
n3121.in[0] (.names)                                             1.014    21.192
n3121.out[0] (.names)                                            0.261    21.453
n3224.in[1] (.names)                                             1.014    22.467
n3224.out[0] (.names)                                            0.261    22.728
n3225.in[1] (.names)                                             1.014    23.742
n3225.out[0] (.names)                                            0.261    24.003
n3122.in[0] (.names)                                             1.014    25.016
n3122.out[0] (.names)                                            0.261    25.277
n3123.in[3] (.names)                                             1.014    26.291
n3123.out[0] (.names)                                            0.261    26.552
n3130.in[1] (.names)                                             1.014    27.566
n3130.out[0] (.names)                                            0.261    27.827
n3133.in[0] (.names)                                             1.014    28.841
n3133.out[0] (.names)                                            0.261    29.102
n3135.in[1] (.names)                                             1.014    30.116
n3135.out[0] (.names)                                            0.261    30.377
n3136.in[0] (.names)                                             1.014    31.390
n3136.out[0] (.names)                                            0.261    31.651
n3142.in[1] (.names)                                             1.014    32.665
n3142.out[0] (.names)                                            0.261    32.926
n3137.in[0] (.names)                                             1.014    33.940
n3137.out[0] (.names)                                            0.261    34.201
n3144.in[0] (.names)                                             1.014    35.215
n3144.out[0] (.names)                                            0.261    35.476
n3147.in[0] (.names)                                             1.014    36.490
n3147.out[0] (.names)                                            0.261    36.751
n3138.in[1] (.names)                                             1.014    37.765
n3138.out[0] (.names)                                            0.261    38.026
n3141.in[1] (.names)                                             1.014    39.039
n3141.out[0] (.names)                                            0.261    39.300
n3143.in[0] (.names)                                             1.014    40.314
n3143.out[0] (.names)                                            0.261    40.575
n3149.in[1] (.names)                                             1.014    41.589
n3149.out[0] (.names)                                            0.261    41.850
n3153.in[0] (.names)                                             1.014    42.864
n3153.out[0] (.names)                                            0.261    43.125
n3154.in[0] (.names)                                             1.014    44.139
n3154.out[0] (.names)                                            0.261    44.400
n3155.in[0] (.names)                                             1.014    45.413
n3155.out[0] (.names)                                            0.261    45.674
n3157.in[1] (.names)                                             1.014    46.688
n3157.out[0] (.names)                                            0.261    46.949
n1241.in[0] (.names)                                             1.014    47.963
n1241.out[0] (.names)                                            0.261    48.224
n457.in[0] (.names)                                              1.014    49.238
n457.out[0] (.names)                                             0.261    49.499
n458.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n458.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n1520.in[0] (.names)                                             1.014    31.390
n1520.out[0] (.names)                                            0.261    31.651
n1521.in[0] (.names)                                             1.014    32.665
n1521.out[0] (.names)                                            0.261    32.926
n1513.in[1] (.names)                                             1.014    33.940
n1513.out[0] (.names)                                            0.261    34.201
n1515.in[0] (.names)                                             1.014    35.215
n1515.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1517.in[1] (.names)                                             1.014    37.765
n1517.out[0] (.names)                                            0.261    38.026
n1529.in[0] (.names)                                             1.014    39.039
n1529.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1553.in[1] (.names)                                             1.014    41.589
n1553.out[0] (.names)                                            0.261    41.850
n1431.in[0] (.names)                                             1.014    42.864
n1431.out[0] (.names)                                            0.261    43.125
n1426.in[1] (.names)                                             1.014    44.139
n1426.out[0] (.names)                                            0.261    44.400
n1424.in[0] (.names)                                             1.014    45.413
n1424.out[0] (.names)                                            0.261    45.674
n1425.in[2] (.names)                                             1.014    46.688
n1425.out[0] (.names)                                            0.261    46.949
n1244.in[0] (.names)                                             1.014    47.963
n1244.out[0] (.names)                                            0.261    48.224
n1298.in[0] (.names)                                             1.014    49.238
n1298.out[0] (.names)                                            0.261    49.499
n1207.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1207.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n1520.in[0] (.names)                                             1.014    31.390
n1520.out[0] (.names)                                            0.261    31.651
n1521.in[0] (.names)                                             1.014    32.665
n1521.out[0] (.names)                                            0.261    32.926
n1513.in[1] (.names)                                             1.014    33.940
n1513.out[0] (.names)                                            0.261    34.201
n1515.in[0] (.names)                                             1.014    35.215
n1515.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1517.in[1] (.names)                                             1.014    37.765
n1517.out[0] (.names)                                            0.261    38.026
n1530.in[1] (.names)                                             1.014    39.039
n1530.out[0] (.names)                                            0.261    39.300
n1531.in[0] (.names)                                             1.014    40.314
n1531.out[0] (.names)                                            0.261    40.575
n1532.in[3] (.names)                                             1.014    41.589
n1532.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[2] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1541.in[0] (.names)                                             1.014    46.688
n1541.out[0] (.names)                                            0.261    46.949
n1542.in[0] (.names)                                             1.014    47.963
n1542.out[0] (.names)                                            0.261    48.224
n411.in[1] (.names)                                              1.014    49.238
n411.out[0] (.names)                                             0.261    49.499
n277.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n277.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n402.Q[0] (.latch clocked by pclk)
Endpoint  : n1327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
n402.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2153.in[0] (.names)                                             1.014     2.070
n2153.out[0] (.names)                                            0.261     2.331
n2054.in[1] (.names)                                             1.014     3.344
n2054.out[0] (.names)                                            0.261     3.605
n2187.in[1] (.names)                                             1.014     4.619
n2187.out[0] (.names)                                            0.261     4.880
n2188.in[0] (.names)                                             1.014     5.894
n2188.out[0] (.names)                                            0.261     6.155
n2189.in[2] (.names)                                             1.014     7.169
n2189.out[0] (.names)                                            0.261     7.430
n2190.in[0] (.names)                                             1.014     8.444
n2190.out[0] (.names)                                            0.261     8.705
n2192.in[0] (.names)                                             1.014     9.719
n2192.out[0] (.names)                                            0.261     9.980
n2193.in[0] (.names)                                             1.014    10.993
n2193.out[0] (.names)                                            0.261    11.254
n2165.in[1] (.names)                                             1.014    12.268
n2165.out[0] (.names)                                            0.261    12.529
n2166.in[2] (.names)                                             1.014    13.543
n2166.out[0] (.names)                                            0.261    13.804
n2167.in[1] (.names)                                             1.014    14.818
n2167.out[0] (.names)                                            0.261    15.079
n2168.in[0] (.names)                                             1.014    16.093
n2168.out[0] (.names)                                            0.261    16.354
n2169.in[0] (.names)                                             1.014    17.367
n2169.out[0] (.names)                                            0.261    17.628
n2170.in[0] (.names)                                             1.014    18.642
n2170.out[0] (.names)                                            0.261    18.903
n2171.in[0] (.names)                                             1.014    19.917
n2171.out[0] (.names)                                            0.261    20.178
n2172.in[0] (.names)                                             1.014    21.192
n2172.out[0] (.names)                                            0.261    21.453
n2154.in[0] (.names)                                             1.014    22.467
n2154.out[0] (.names)                                            0.261    22.728
n2155.in[0] (.names)                                             1.014    23.742
n2155.out[0] (.names)                                            0.261    24.003
n2157.in[1] (.names)                                             1.014    25.016
n2157.out[0] (.names)                                            0.261    25.277
n2158.in[1] (.names)                                             1.014    26.291
n2158.out[0] (.names)                                            0.261    26.552
n2160.in[1] (.names)                                             1.014    27.566
n2160.out[0] (.names)                                            0.261    27.827
n2161.in[1] (.names)                                             1.014    28.841
n2161.out[0] (.names)                                            0.261    29.102
n1519.in[0] (.names)                                             1.014    30.116
n1519.out[0] (.names)                                            0.261    30.377
n1520.in[0] (.names)                                             1.014    31.390
n1520.out[0] (.names)                                            0.261    31.651
n1521.in[0] (.names)                                             1.014    32.665
n1521.out[0] (.names)                                            0.261    32.926
n1513.in[1] (.names)                                             1.014    33.940
n1513.out[0] (.names)                                            0.261    34.201
n1515.in[0] (.names)                                             1.014    35.215
n1515.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1517.in[1] (.names)                                             1.014    37.765
n1517.out[0] (.names)                                            0.261    38.026
n1530.in[1] (.names)                                             1.014    39.039
n1530.out[0] (.names)                                            0.261    39.300
n1531.in[0] (.names)                                             1.014    40.314
n1531.out[0] (.names)                                            0.261    40.575
n1532.in[3] (.names)                                             1.014    41.589
n1532.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[2] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1541.in[0] (.names)                                             1.014    46.688
n1541.out[0] (.names)                                            0.261    46.949
n1391.in[0] (.names)                                             1.014    47.963
n1391.out[0] (.names)                                            0.261    48.224
n1326.in[0] (.names)                                             1.014    49.238
n1326.out[0] (.names)                                            0.261    49.499
n1327.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1327.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n5238.Q[0] (.latch clocked by pclk)
Endpoint  : n4926.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5238.clk[0] (.latch)                                            1.014     1.014
n5238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6033.in[0] (.names)                                             1.014     2.070
n6033.out[0] (.names)                                            0.261     2.331
n6233.in[1] (.names)                                             1.014     3.344
n6233.out[0] (.names)                                            0.261     3.605
n6235.in[1] (.names)                                             1.014     4.619
n6235.out[0] (.names)                                            0.261     4.880
n6236.in[1] (.names)                                             1.014     5.894
n6236.out[0] (.names)                                            0.261     6.155
n6237.in[0] (.names)                                             1.014     7.169
n6237.out[0] (.names)                                            0.261     7.430
n6238.in[0] (.names)                                             1.014     8.444
n6238.out[0] (.names)                                            0.261     8.705
n6246.in[1] (.names)                                             1.014     9.719
n6246.out[0] (.names)                                            0.261     9.980
n6247.in[2] (.names)                                             1.014    10.993
n6247.out[0] (.names)                                            0.261    11.254
n6248.in[0] (.names)                                             1.014    12.268
n6248.out[0] (.names)                                            0.261    12.529
n6251.in[0] (.names)                                             1.014    13.543
n6251.out[0] (.names)                                            0.261    13.804
n6252.in[1] (.names)                                             1.014    14.818
n6252.out[0] (.names)                                            0.261    15.079
n6253.in[0] (.names)                                             1.014    16.093
n6253.out[0] (.names)                                            0.261    16.354
n6256.in[0] (.names)                                             1.014    17.367
n6256.out[0] (.names)                                            0.261    17.628
n6257.in[0] (.names)                                             1.014    18.642
n6257.out[0] (.names)                                            0.261    18.903
n6258.in[0] (.names)                                             1.014    19.917
n6258.out[0] (.names)                                            0.261    20.178
n6259.in[2] (.names)                                             1.014    21.192
n6259.out[0] (.names)                                            0.261    21.453
n4971.in[0] (.names)                                             1.014    22.467
n4971.out[0] (.names)                                            0.261    22.728
n4972.in[1] (.names)                                             1.014    23.742
n4972.out[0] (.names)                                            0.261    24.003
n4974.in[0] (.names)                                             1.014    25.016
n4974.out[0] (.names)                                            0.261    25.277
n4975.in[0] (.names)                                             1.014    26.291
n4975.out[0] (.names)                                            0.261    26.552
n4977.in[0] (.names)                                             1.014    27.566
n4977.out[0] (.names)                                            0.261    27.827
n4957.in[0] (.names)                                             1.014    28.841
n4957.out[0] (.names)                                            0.261    29.102
n5037.in[1] (.names)                                             1.014    30.116
n5037.out[0] (.names)                                            0.261    30.377
n5038.in[2] (.names)                                             1.014    31.390
n5038.out[0] (.names)                                            0.261    31.651
n5039.in[1] (.names)                                             1.014    32.665
n5039.out[0] (.names)                                            0.261    32.926
n5040.in[0] (.names)                                             1.014    33.940
n5040.out[0] (.names)                                            0.261    34.201
n5043.in[1] (.names)                                             1.014    35.215
n5043.out[0] (.names)                                            0.261    35.476
n5045.in[3] (.names)                                             1.014    36.490
n5045.out[0] (.names)                                            0.261    36.751
n5047.in[0] (.names)                                             1.014    37.765
n5047.out[0] (.names)                                            0.261    38.026
n5048.in[1] (.names)                                             1.014    39.039
n5048.out[0] (.names)                                            0.261    39.300
n5049.in[0] (.names)                                             1.014    40.314
n5049.out[0] (.names)                                            0.261    40.575
n5050.in[3] (.names)                                             1.014    41.589
n5050.out[0] (.names)                                            0.261    41.850
n5041.in[0] (.names)                                             1.014    42.864
n5041.out[0] (.names)                                            0.261    43.125
n5052.in[0] (.names)                                             1.014    44.139
n5052.out[0] (.names)                                            0.261    44.400
n5053.in[0] (.names)                                             1.014    45.413
n5053.out[0] (.names)                                            0.261    45.674
n5054.in[0] (.names)                                             1.014    46.688
n5054.out[0] (.names)                                            0.261    46.949
n5055.in[2] (.names)                                             1.014    47.963
n5055.out[0] (.names)                                            0.261    48.224
n4925.in[1] (.names)                                             1.014    49.238
n4925.out[0] (.names)                                            0.261    49.499
n4926.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4926.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n1337.Q[0] (.latch clocked by pclk)
Endpoint  : n1297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1337.clk[0] (.latch)                                            1.014     1.014
n1337.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2501.in[0] (.names)                                             1.014     2.070
n2501.out[0] (.names)                                            0.261     2.331
n2506.in[0] (.names)                                             1.014     3.344
n2506.out[0] (.names)                                            0.261     3.605
n2517.in[1] (.names)                                             1.014     4.619
n2517.out[0] (.names)                                            0.261     4.880
n2635.in[0] (.names)                                             1.014     5.894
n2635.out[0] (.names)                                            0.261     6.155
n2634.in[1] (.names)                                             1.014     7.169
n2634.out[0] (.names)                                            0.261     7.430
n2631.in[0] (.names)                                             1.014     8.444
n2631.out[0] (.names)                                            0.261     8.705
n2534.in[0] (.names)                                             1.014     9.719
n2534.out[0] (.names)                                            0.261     9.980
n2535.in[0] (.names)                                             1.014    10.993
n2535.out[0] (.names)                                            0.261    11.254
n2528.in[0] (.names)                                             1.014    12.268
n2528.out[0] (.names)                                            0.261    12.529
n2536.in[1] (.names)                                             1.014    13.543
n2536.out[0] (.names)                                            0.261    13.804
n2537.in[1] (.names)                                             1.014    14.818
n2537.out[0] (.names)                                            0.261    15.079
n2538.in[0] (.names)                                             1.014    16.093
n2538.out[0] (.names)                                            0.261    16.354
n2546.in[0] (.names)                                             1.014    17.367
n2546.out[0] (.names)                                            0.261    17.628
n2543.in[0] (.names)                                             1.014    18.642
n2543.out[0] (.names)                                            0.261    18.903
n2548.in[0] (.names)                                             1.014    19.917
n2548.out[0] (.names)                                            0.261    20.178
n2550.in[0] (.names)                                             1.014    21.192
n2550.out[0] (.names)                                            0.261    21.453
n2551.in[0] (.names)                                             1.014    22.467
n2551.out[0] (.names)                                            0.261    22.728
n2527.in[0] (.names)                                             1.014    23.742
n2527.out[0] (.names)                                            0.261    24.003
n2618.in[0] (.names)                                             1.014    25.016
n2618.out[0] (.names)                                            0.261    25.277
n2619.in[1] (.names)                                             1.014    26.291
n2619.out[0] (.names)                                            0.261    26.552
n2620.in[0] (.names)                                             1.014    27.566
n2620.out[0] (.names)                                            0.261    27.827
n2621.in[0] (.names)                                             1.014    28.841
n2621.out[0] (.names)                                            0.261    29.102
n2622.in[0] (.names)                                             1.014    30.116
n2622.out[0] (.names)                                            0.261    30.377
n2617.in[0] (.names)                                             1.014    31.390
n2617.out[0] (.names)                                            0.261    31.651
n2529.in[0] (.names)                                             1.014    32.665
n2529.out[0] (.names)                                            0.261    32.926
n2559.in[1] (.names)                                             1.014    33.940
n2559.out[0] (.names)                                            0.261    34.201
n2593.in[3] (.names)                                             1.014    35.215
n2593.out[0] (.names)                                            0.261    35.476
n2594.in[1] (.names)                                             1.014    36.490
n2594.out[0] (.names)                                            0.261    36.751
n2597.in[1] (.names)                                             1.014    37.765
n2597.out[0] (.names)                                            0.261    38.026
n2598.in[0] (.names)                                             1.014    39.039
n2598.out[0] (.names)                                            0.261    39.300
n2599.in[0] (.names)                                             1.014    40.314
n2599.out[0] (.names)                                            0.261    40.575
n2588.in[0] (.names)                                             1.014    41.589
n2588.out[0] (.names)                                            0.261    41.850
n2600.in[0] (.names)                                             1.014    42.864
n2600.out[0] (.names)                                            0.261    43.125
n2601.in[1] (.names)                                             1.014    44.139
n2601.out[0] (.names)                                            0.261    44.400
n2602.in[1] (.names)                                             1.014    45.413
n2602.out[0] (.names)                                            0.261    45.674
n2604.in[0] (.names)                                             1.014    46.688
n2604.out[0] (.names)                                            0.261    46.949
n1269.in[0] (.names)                                             1.014    47.963
n1269.out[0] (.names)                                            0.261    48.224
n1296.in[0] (.names)                                             1.014    49.238
n1296.out[0] (.names)                                            0.261    49.499
n1297.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1297.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n3353.Q[0] (.latch clocked by pclk)
Endpoint  : n3451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3353.clk[0] (.latch)                                            1.014     1.014
n3353.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4230.in[0] (.names)                                             1.014     2.070
n4230.out[0] (.names)                                            0.261     2.331
n4322.in[0] (.names)                                             1.014     3.344
n4322.out[0] (.names)                                            0.261     3.605
n4323.in[2] (.names)                                             1.014     4.619
n4323.out[0] (.names)                                            0.261     4.880
n4268.in[1] (.names)                                             1.014     5.894
n4268.out[0] (.names)                                            0.261     6.155
n4269.in[1] (.names)                                             1.014     7.169
n4269.out[0] (.names)                                            0.261     7.430
n4270.in[0] (.names)                                             1.014     8.444
n4270.out[0] (.names)                                            0.261     8.705
n4271.in[0] (.names)                                             1.014     9.719
n4271.out[0] (.names)                                            0.261     9.980
n4223.in[0] (.names)                                             1.014    10.993
n4223.out[0] (.names)                                            0.261    11.254
n4267.in[0] (.names)                                             1.014    12.268
n4267.out[0] (.names)                                            0.261    12.529
n4295.in[1] (.names)                                             1.014    13.543
n4295.out[0] (.names)                                            0.261    13.804
n4300.in[1] (.names)                                             1.014    14.818
n4300.out[0] (.names)                                            0.261    15.079
n4301.in[0] (.names)                                             1.014    16.093
n4301.out[0] (.names)                                            0.261    16.354
n4277.in[3] (.names)                                             1.014    17.367
n4277.out[0] (.names)                                            0.261    17.628
n4278.in[0] (.names)                                             1.014    18.642
n4278.out[0] (.names)                                            0.261    18.903
n4279.in[1] (.names)                                             1.014    19.917
n4279.out[0] (.names)                                            0.261    20.178
n4280.in[0] (.names)                                             1.014    21.192
n4280.out[0] (.names)                                            0.261    21.453
n4281.in[1] (.names)                                             1.014    22.467
n4281.out[0] (.names)                                            0.261    22.728
n4285.in[2] (.names)                                             1.014    23.742
n4285.out[0] (.names)                                            0.261    24.003
n4286.in[1] (.names)                                             1.014    25.016
n4286.out[0] (.names)                                            0.261    25.277
n4287.in[0] (.names)                                             1.014    26.291
n4287.out[0] (.names)                                            0.261    26.552
n4288.in[2] (.names)                                             1.014    27.566
n4288.out[0] (.names)                                            0.261    27.827
n4254.in[2] (.names)                                             1.014    28.841
n4254.out[0] (.names)                                            0.261    29.102
n4319.in[2] (.names)                                             1.014    30.116
n4319.out[0] (.names)                                            0.261    30.377
n4308.in[0] (.names)                                             1.014    31.390
n4308.out[0] (.names)                                            0.261    31.651
n4310.in[1] (.names)                                             1.014    32.665
n4310.out[0] (.names)                                            0.261    32.926
n4311.in[0] (.names)                                             1.014    33.940
n4311.out[0] (.names)                                            0.261    34.201
n3442.in[0] (.names)                                             1.014    35.215
n3442.out[0] (.names)                                            0.261    35.476
n4307.in[0] (.names)                                             1.014    36.490
n4307.out[0] (.names)                                            0.261    36.751
n4312.in[1] (.names)                                             1.014    37.765
n4312.out[0] (.names)                                            0.261    38.026
n4313.in[0] (.names)                                             1.014    39.039
n4313.out[0] (.names)                                            0.261    39.300
n4314.in[2] (.names)                                             1.014    40.314
n4314.out[0] (.names)                                            0.261    40.575
n4315.in[0] (.names)                                             1.014    41.589
n4315.out[0] (.names)                                            0.261    41.850
n3408.in[1] (.names)                                             1.014    42.864
n3408.out[0] (.names)                                            0.261    43.125
n3384.in[0] (.names)                                             1.014    44.139
n3384.out[0] (.names)                                            0.261    44.400
n4316.in[1] (.names)                                             1.014    45.413
n4316.out[0] (.names)                                            0.261    45.674
n4317.in[1] (.names)                                             1.014    46.688
n4317.out[0] (.names)                                            0.261    46.949
n4318.in[2] (.names)                                             1.014    47.963
n4318.out[0] (.names)                                            0.261    48.224
n3450.in[1] (.names)                                             1.014    49.238
n3450.out[0] (.names)                                            0.261    49.499
n3451.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3451.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n3353.Q[0] (.latch clocked by pclk)
Endpoint  : n4309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3353.clk[0] (.latch)                                            1.014     1.014
n3353.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4230.in[0] (.names)                                             1.014     2.070
n4230.out[0] (.names)                                            0.261     2.331
n4322.in[0] (.names)                                             1.014     3.344
n4322.out[0] (.names)                                            0.261     3.605
n4323.in[2] (.names)                                             1.014     4.619
n4323.out[0] (.names)                                            0.261     4.880
n4268.in[1] (.names)                                             1.014     5.894
n4268.out[0] (.names)                                            0.261     6.155
n4269.in[1] (.names)                                             1.014     7.169
n4269.out[0] (.names)                                            0.261     7.430
n4270.in[0] (.names)                                             1.014     8.444
n4270.out[0] (.names)                                            0.261     8.705
n4271.in[0] (.names)                                             1.014     9.719
n4271.out[0] (.names)                                            0.261     9.980
n4223.in[0] (.names)                                             1.014    10.993
n4223.out[0] (.names)                                            0.261    11.254
n4267.in[0] (.names)                                             1.014    12.268
n4267.out[0] (.names)                                            0.261    12.529
n4295.in[1] (.names)                                             1.014    13.543
n4295.out[0] (.names)                                            0.261    13.804
n4300.in[1] (.names)                                             1.014    14.818
n4300.out[0] (.names)                                            0.261    15.079
n4301.in[0] (.names)                                             1.014    16.093
n4301.out[0] (.names)                                            0.261    16.354
n4277.in[3] (.names)                                             1.014    17.367
n4277.out[0] (.names)                                            0.261    17.628
n4278.in[0] (.names)                                             1.014    18.642
n4278.out[0] (.names)                                            0.261    18.903
n4279.in[1] (.names)                                             1.014    19.917
n4279.out[0] (.names)                                            0.261    20.178
n4280.in[0] (.names)                                             1.014    21.192
n4280.out[0] (.names)                                            0.261    21.453
n4281.in[1] (.names)                                             1.014    22.467
n4281.out[0] (.names)                                            0.261    22.728
n4285.in[2] (.names)                                             1.014    23.742
n4285.out[0] (.names)                                            0.261    24.003
n4286.in[1] (.names)                                             1.014    25.016
n4286.out[0] (.names)                                            0.261    25.277
n4287.in[0] (.names)                                             1.014    26.291
n4287.out[0] (.names)                                            0.261    26.552
n4288.in[2] (.names)                                             1.014    27.566
n4288.out[0] (.names)                                            0.261    27.827
n4254.in[2] (.names)                                             1.014    28.841
n4254.out[0] (.names)                                            0.261    29.102
n4319.in[2] (.names)                                             1.014    30.116
n4319.out[0] (.names)                                            0.261    30.377
n4308.in[0] (.names)                                             1.014    31.390
n4308.out[0] (.names)                                            0.261    31.651
n4310.in[1] (.names)                                             1.014    32.665
n4310.out[0] (.names)                                            0.261    32.926
n4311.in[0] (.names)                                             1.014    33.940
n4311.out[0] (.names)                                            0.261    34.201
n3442.in[0] (.names)                                             1.014    35.215
n3442.out[0] (.names)                                            0.261    35.476
n4307.in[0] (.names)                                             1.014    36.490
n4307.out[0] (.names)                                            0.261    36.751
n4312.in[1] (.names)                                             1.014    37.765
n4312.out[0] (.names)                                            0.261    38.026
n4313.in[0] (.names)                                             1.014    39.039
n4313.out[0] (.names)                                            0.261    39.300
n4314.in[2] (.names)                                             1.014    40.314
n4314.out[0] (.names)                                            0.261    40.575
n4315.in[0] (.names)                                             1.014    41.589
n4315.out[0] (.names)                                            0.261    41.850
n3408.in[1] (.names)                                             1.014    42.864
n3408.out[0] (.names)                                            0.261    43.125
n3384.in[0] (.names)                                             1.014    44.139
n3384.out[0] (.names)                                            0.261    44.400
n4316.in[1] (.names)                                             1.014    45.413
n4316.out[0] (.names)                                            0.261    45.674
n4317.in[1] (.names)                                             1.014    46.688
n4317.out[0] (.names)                                            0.261    46.949
n4318.in[2] (.names)                                             1.014    47.963
n4318.out[0] (.names)                                            0.261    48.224
n3450.in[1] (.names)                                             1.014    49.238
n3450.out[0] (.names)                                            0.261    49.499
n4309.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n1207.Q[0] (.latch clocked by pclk)
Endpoint  : n273.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1207.clk[0] (.latch)                                            1.014     1.014
n1207.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n994.in[0] (.names)                                              1.014     2.070
n994.out[0] (.names)                                             0.261     2.331
n996.in[0] (.names)                                              1.014     3.344
n996.out[0] (.names)                                             0.261     3.605
n999.in[0] (.names)                                              1.014     4.619
n999.out[0] (.names)                                             0.261     4.880
n1000.in[0] (.names)                                             1.014     5.894
n1000.out[0] (.names)                                            0.261     6.155
n1001.in[0] (.names)                                             1.014     7.169
n1001.out[0] (.names)                                            0.261     7.430
n997.in[0] (.names)                                              1.014     8.444
n997.out[0] (.names)                                             0.261     8.705
n998.in[0] (.names)                                              1.014     9.719
n998.out[0] (.names)                                             0.261     9.980
n1010.in[2] (.names)                                             1.014    10.993
n1010.out[0] (.names)                                            0.261    11.254
n1015.in[0] (.names)                                             1.014    12.268
n1015.out[0] (.names)                                            0.261    12.529
n1016.in[0] (.names)                                             1.014    13.543
n1016.out[0] (.names)                                            0.261    13.804
n1029.in[1] (.names)                                             1.014    14.818
n1029.out[0] (.names)                                            0.261    15.079
n1032.in[1] (.names)                                             1.014    16.093
n1032.out[0] (.names)                                            0.261    16.354
n1034.in[0] (.names)                                             1.014    17.367
n1034.out[0] (.names)                                            0.261    17.628
n1035.in[0] (.names)                                             1.014    18.642
n1035.out[0] (.names)                                            0.261    18.903
n1023.in[3] (.names)                                             1.014    19.917
n1023.out[0] (.names)                                            0.261    20.178
n1041.in[0] (.names)                                             1.014    21.192
n1041.out[0] (.names)                                            0.261    21.453
n1039.in[0] (.names)                                             1.014    22.467
n1039.out[0] (.names)                                            0.261    22.728
n1040.in[0] (.names)                                             1.014    23.742
n1040.out[0] (.names)                                            0.261    24.003
n1042.in[1] (.names)                                             1.014    25.016
n1042.out[0] (.names)                                            0.261    25.277
n1046.in[1] (.names)                                             1.014    26.291
n1046.out[0] (.names)                                            0.261    26.552
n1044.in[0] (.names)                                             1.014    27.566
n1044.out[0] (.names)                                            0.261    27.827
n1045.in[0] (.names)                                             1.014    28.841
n1045.out[0] (.names)                                            0.261    29.102
n897.in[1] (.names)                                              1.014    30.116
n897.out[0] (.names)                                             0.261    30.377
n898.in[0] (.names)                                              1.014    31.390
n898.out[0] (.names)                                             0.261    31.651
n917.in[1] (.names)                                              1.014    32.665
n917.out[0] (.names)                                             0.261    32.926
n918.in[0] (.names)                                              1.014    33.940
n918.out[0] (.names)                                             0.261    34.201
n919.in[0] (.names)                                              1.014    35.215
n919.out[0] (.names)                                             0.261    35.476
n351.in[0] (.names)                                              1.014    36.490
n351.out[0] (.names)                                             0.261    36.751
n899.in[0] (.names)                                              1.014    37.765
n899.out[0] (.names)                                             0.261    38.026
n922.in[1] (.names)                                              1.014    39.039
n922.out[0] (.names)                                             0.261    39.300
n923.in[0] (.names)                                              1.014    40.314
n923.out[0] (.names)                                             0.261    40.575
n910.in[0] (.names)                                              1.014    41.589
n910.out[0] (.names)                                             0.261    41.850
n924.in[1] (.names)                                              1.014    42.864
n924.out[0] (.names)                                             0.261    43.125
n925.in[1] (.names)                                              1.014    44.139
n925.out[0] (.names)                                             0.261    44.400
n926.in[1] (.names)                                              1.014    45.413
n926.out[0] (.names)                                             0.261    45.674
n928.in[0] (.names)                                              1.014    46.688
n928.out[0] (.names)                                             0.261    46.949
n366.in[0] (.names)                                              1.014    47.963
n366.out[0] (.names)                                             0.261    48.224
n459.in[0] (.names)                                              1.014    49.238
n459.out[0] (.names)                                             0.261    49.499
n273.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n273.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n4855.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5356.in[2] (.names)                                             1.014     8.444
n5356.out[0] (.names)                                            0.261     8.705
n5359.in[2] (.names)                                             1.014     9.719
n5359.out[0] (.names)                                            0.261     9.980
n5361.in[1] (.names)                                             1.014    10.993
n5361.out[0] (.names)                                            0.261    11.254
n5362.in[0] (.names)                                             1.014    12.268
n5362.out[0] (.names)                                            0.261    12.529
n5363.in[0] (.names)                                             1.014    13.543
n5363.out[0] (.names)                                            0.261    13.804
n5648.in[1] (.names)                                             1.014    14.818
n5648.out[0] (.names)                                            0.261    15.079
n5655.in[0] (.names)                                             1.014    16.093
n5655.out[0] (.names)                                            0.261    16.354
n5656.in[0] (.names)                                             1.014    17.367
n5656.out[0] (.names)                                            0.261    17.628
n5376.in[0] (.names)                                             1.014    18.642
n5376.out[0] (.names)                                            0.261    18.903
n5657.in[0] (.names)                                             1.014    19.917
n5657.out[0] (.names)                                            0.261    20.178
n5545.in[1] (.names)                                             1.014    21.192
n5545.out[0] (.names)                                            0.261    21.453
n5672.in[0] (.names)                                             1.014    22.467
n5672.out[0] (.names)                                            0.261    22.728
n5668.in[0] (.names)                                             1.014    23.742
n5668.out[0] (.names)                                            0.261    24.003
n5731.in[0] (.names)                                             1.014    25.016
n5731.out[0] (.names)                                            0.261    25.277
n5732.in[2] (.names)                                             1.014    26.291
n5732.out[0] (.names)                                            0.261    26.552
n5733.in[0] (.names)                                             1.014    27.566
n5733.out[0] (.names)                                            0.261    27.827
n5324.in[0] (.names)                                             1.014    28.841
n5324.out[0] (.names)                                            0.261    29.102
n5319.in[2] (.names)                                             1.014    30.116
n5319.out[0] (.names)                                            0.261    30.377
n5334.in[0] (.names)                                             1.014    31.390
n5334.out[0] (.names)                                            0.261    31.651
n5336.in[1] (.names)                                             1.014    32.665
n5336.out[0] (.names)                                            0.261    32.926
n5302.in[0] (.names)                                             1.014    33.940
n5302.out[0] (.names)                                            0.261    34.201
n5337.in[3] (.names)                                             1.014    35.215
n5337.out[0] (.names)                                            0.261    35.476
n5346.in[0] (.names)                                             1.014    36.490
n5346.out[0] (.names)                                            0.261    36.751
n5338.in[1] (.names)                                             1.014    37.765
n5338.out[0] (.names)                                            0.261    38.026
n5339.in[1] (.names)                                             1.014    39.039
n5339.out[0] (.names)                                            0.261    39.300
n5340.in[0] (.names)                                             1.014    40.314
n5340.out[0] (.names)                                            0.261    40.575
n5321.in[0] (.names)                                             1.014    41.589
n5321.out[0] (.names)                                            0.261    41.850
n3374.in[0] (.names)                                             1.014    42.864
n3374.out[0] (.names)                                            0.261    43.125
n5347.in[1] (.names)                                             1.014    44.139
n5347.out[0] (.names)                                            0.261    44.400
n5348.in[1] (.names)                                             1.014    45.413
n5348.out[0] (.names)                                            0.261    45.674
n5349.in[0] (.names)                                             1.014    46.688
n5349.out[0] (.names)                                            0.261    46.949
n6632.in[2] (.names)                                             1.014    47.963
n6632.out[0] (.names)                                            0.261    48.224
n4898.in[0] (.names)                                             1.014    49.238
n4898.out[0] (.names)                                            0.261    49.499
n4855.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4855.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n3348.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5536.in[0] (.names)                                             1.014     8.444
n5536.out[0] (.names)                                            0.261     8.705
n5589.in[2] (.names)                                             1.014     9.719
n5589.out[0] (.names)                                            0.261     9.980
n5590.in[0] (.names)                                             1.014    10.993
n5590.out[0] (.names)                                            0.261    11.254
n5585.in[0] (.names)                                             1.014    12.268
n5585.out[0] (.names)                                            0.261    12.529
n5586.in[0] (.names)                                             1.014    13.543
n5586.out[0] (.names)                                            0.261    13.804
n5416.in[2] (.names)                                             1.014    14.818
n5416.out[0] (.names)                                            0.261    15.079
n5417.in[2] (.names)                                             1.014    16.093
n5417.out[0] (.names)                                            0.261    16.354
n5418.in[0] (.names)                                             1.014    17.367
n5418.out[0] (.names)                                            0.261    17.628
n5370.in[2] (.names)                                             1.014    18.642
n5370.out[0] (.names)                                            0.261    18.903
n5371.in[2] (.names)                                             1.014    19.917
n5371.out[0] (.names)                                            0.261    20.178
n5377.in[2] (.names)                                             1.014    21.192
n5377.out[0] (.names)                                            0.261    21.453
n5381.in[2] (.names)                                             1.014    22.467
n5381.out[0] (.names)                                            0.261    22.728
n5382.in[0] (.names)                                             1.014    23.742
n5382.out[0] (.names)                                            0.261    24.003
n5383.in[0] (.names)                                             1.014    25.016
n5383.out[0] (.names)                                            0.261    25.277
n5384.in[0] (.names)                                             1.014    26.291
n5384.out[0] (.names)                                            0.261    26.552
n5385.in[0] (.names)                                             1.014    27.566
n5385.out[0] (.names)                                            0.261    27.827
n5388.in[1] (.names)                                             1.014    28.841
n5388.out[0] (.names)                                            0.261    29.102
n5389.in[0] (.names)                                             1.014    30.116
n5389.out[0] (.names)                                            0.261    30.377
n5394.in[0] (.names)                                             1.014    31.390
n5394.out[0] (.names)                                            0.261    31.651
n5395.in[0] (.names)                                             1.014    32.665
n5395.out[0] (.names)                                            0.261    32.926
n5390.in[0] (.names)                                             1.014    33.940
n5390.out[0] (.names)                                            0.261    34.201
n5391.in[0] (.names)                                             1.014    35.215
n5391.out[0] (.names)                                            0.261    35.476
n5398.in[0] (.names)                                             1.014    36.490
n5398.out[0] (.names)                                            0.261    36.751
n5399.in[0] (.names)                                             1.014    37.765
n5399.out[0] (.names)                                            0.261    38.026
n5402.in[2] (.names)                                             1.014    39.039
n5402.out[0] (.names)                                            0.261    39.300
n4890.in[2] (.names)                                             1.014    40.314
n4890.out[0] (.names)                                            0.261    40.575
n5405.in[1] (.names)                                             1.014    41.589
n5405.out[0] (.names)                                            0.261    41.850
n4877.in[0] (.names)                                             1.014    42.864
n4877.out[0] (.names)                                            0.261    43.125
n5406.in[0] (.names)                                             1.014    44.139
n5406.out[0] (.names)                                            0.261    44.400
n5407.in[2] (.names)                                             1.014    45.413
n5407.out[0] (.names)                                            0.261    45.674
n5408.in[0] (.names)                                             1.014    46.688
n5408.out[0] (.names)                                            0.261    46.949
n5409.in[0] (.names)                                             1.014    47.963
n5409.out[0] (.names)                                            0.261    48.224
n3347.in[0] (.names)                                             1.014    49.238
n3347.out[0] (.names)                                            0.261    49.499
n3348.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3348.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n5246.Q[0] (.latch clocked by pclk)
Endpoint  : n5378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5246.clk[0] (.latch)                                            1.014     1.014
n5246.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5350.in[0] (.names)                                             1.014     2.070
n5350.out[0] (.names)                                            0.261     2.331
n5355.in[2] (.names)                                             1.014     3.344
n5355.out[0] (.names)                                            0.261     3.605
n5360.in[1] (.names)                                             1.014     4.619
n5360.out[0] (.names)                                            0.261     4.880
n5353.in[0] (.names)                                             1.014     5.894
n5353.out[0] (.names)                                            0.261     6.155
n5354.in[0] (.names)                                             1.014     7.169
n5354.out[0] (.names)                                            0.261     7.430
n5536.in[0] (.names)                                             1.014     8.444
n5536.out[0] (.names)                                            0.261     8.705
n5589.in[2] (.names)                                             1.014     9.719
n5589.out[0] (.names)                                            0.261     9.980
n5590.in[0] (.names)                                             1.014    10.993
n5590.out[0] (.names)                                            0.261    11.254
n5585.in[0] (.names)                                             1.014    12.268
n5585.out[0] (.names)                                            0.261    12.529
n5586.in[0] (.names)                                             1.014    13.543
n5586.out[0] (.names)                                            0.261    13.804
n5416.in[2] (.names)                                             1.014    14.818
n5416.out[0] (.names)                                            0.261    15.079
n5417.in[2] (.names)                                             1.014    16.093
n5417.out[0] (.names)                                            0.261    16.354
n5418.in[0] (.names)                                             1.014    17.367
n5418.out[0] (.names)                                            0.261    17.628
n5370.in[2] (.names)                                             1.014    18.642
n5370.out[0] (.names)                                            0.261    18.903
n5371.in[2] (.names)                                             1.014    19.917
n5371.out[0] (.names)                                            0.261    20.178
n5377.in[2] (.names)                                             1.014    21.192
n5377.out[0] (.names)                                            0.261    21.453
n5381.in[2] (.names)                                             1.014    22.467
n5381.out[0] (.names)                                            0.261    22.728
n5382.in[0] (.names)                                             1.014    23.742
n5382.out[0] (.names)                                            0.261    24.003
n5383.in[0] (.names)                                             1.014    25.016
n5383.out[0] (.names)                                            0.261    25.277
n5384.in[0] (.names)                                             1.014    26.291
n5384.out[0] (.names)                                            0.261    26.552
n5385.in[0] (.names)                                             1.014    27.566
n5385.out[0] (.names)                                            0.261    27.827
n5388.in[1] (.names)                                             1.014    28.841
n5388.out[0] (.names)                                            0.261    29.102
n5389.in[0] (.names)                                             1.014    30.116
n5389.out[0] (.names)                                            0.261    30.377
n5394.in[0] (.names)                                             1.014    31.390
n5394.out[0] (.names)                                            0.261    31.651
n5395.in[0] (.names)                                             1.014    32.665
n5395.out[0] (.names)                                            0.261    32.926
n5390.in[0] (.names)                                             1.014    33.940
n5390.out[0] (.names)                                            0.261    34.201
n5391.in[0] (.names)                                             1.014    35.215
n5391.out[0] (.names)                                            0.261    35.476
n5398.in[0] (.names)                                             1.014    36.490
n5398.out[0] (.names)                                            0.261    36.751
n5399.in[0] (.names)                                             1.014    37.765
n5399.out[0] (.names)                                            0.261    38.026
n5402.in[2] (.names)                                             1.014    39.039
n5402.out[0] (.names)                                            0.261    39.300
n4890.in[2] (.names)                                             1.014    40.314
n4890.out[0] (.names)                                            0.261    40.575
n5405.in[1] (.names)                                             1.014    41.589
n5405.out[0] (.names)                                            0.261    41.850
n4877.in[0] (.names)                                             1.014    42.864
n4877.out[0] (.names)                                            0.261    43.125
n5406.in[0] (.names)                                             1.014    44.139
n5406.out[0] (.names)                                            0.261    44.400
n5407.in[2] (.names)                                             1.014    45.413
n5407.out[0] (.names)                                            0.261    45.674
n5408.in[0] (.names)                                             1.014    46.688
n5408.out[0] (.names)                                            0.261    46.949
n5409.in[0] (.names)                                             1.014    47.963
n5409.out[0] (.names)                                            0.261    48.224
n3347.in[0] (.names)                                             1.014    49.238
n3347.out[0] (.names)                                            0.261    49.499
n5378.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5378.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n4913.Q[0] (.latch clocked by pclk)
Endpoint  : n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4913.clk[0] (.latch)                                            1.014     1.014
n4913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6154.in[1] (.names)                                             1.014     2.070
n6154.out[0] (.names)                                            0.261     2.331
n6155.in[0] (.names)                                             1.014     3.344
n6155.out[0] (.names)                                            0.261     3.605
n6157.in[2] (.names)                                             1.014     4.619
n6157.out[0] (.names)                                            0.261     4.880
n6022.in[0] (.names)                                             1.014     5.894
n6022.out[0] (.names)                                            0.261     6.155
n6001.in[1] (.names)                                             1.014     7.169
n6001.out[0] (.names)                                            0.261     7.430
n6002.in[1] (.names)                                             1.014     8.444
n6002.out[0] (.names)                                            0.261     8.705
n6004.in[0] (.names)                                             1.014     9.719
n6004.out[0] (.names)                                            0.261     9.980
n6005.in[0] (.names)                                             1.014    10.993
n6005.out[0] (.names)                                            0.261    11.254
n6008.in[1] (.names)                                             1.014    12.268
n6008.out[0] (.names)                                            0.261    12.529
n6023.in[1] (.names)                                             1.014    13.543
n6023.out[0] (.names)                                            0.261    13.804
n6034.in[0] (.names)                                             1.014    14.818
n6034.out[0] (.names)                                            0.261    15.079
n6035.in[3] (.names)                                             1.014    16.093
n6035.out[0] (.names)                                            0.261    16.354
n6042.in[0] (.names)                                             1.014    17.367
n6042.out[0] (.names)                                            0.261    17.628
n6044.in[0] (.names)                                             1.014    18.642
n6044.out[0] (.names)                                            0.261    18.903
n6048.in[0] (.names)                                             1.014    19.917
n6048.out[0] (.names)                                            0.261    20.178
n6049.in[0] (.names)                                             1.014    21.192
n6049.out[0] (.names)                                            0.261    21.453
n6050.in[0] (.names)                                             1.014    22.467
n6050.out[0] (.names)                                            0.261    22.728
n6051.in[0] (.names)                                             1.014    23.742
n6051.out[0] (.names)                                            0.261    24.003
n6052.in[0] (.names)                                             1.014    25.016
n6052.out[0] (.names)                                            0.261    25.277
n6053.in[0] (.names)                                             1.014    26.291
n6053.out[0] (.names)                                            0.261    26.552
n6065.in[2] (.names)                                             1.014    27.566
n6065.out[0] (.names)                                            0.261    27.827
n6093.in[0] (.names)                                             1.014    28.841
n6093.out[0] (.names)                                            0.261    29.102
n6095.in[2] (.names)                                             1.014    30.116
n6095.out[0] (.names)                                            0.261    30.377
n6097.in[2] (.names)                                             1.014    31.390
n6097.out[0] (.names)                                            0.261    31.651
n6098.in[0] (.names)                                             1.014    32.665
n6098.out[0] (.names)                                            0.261    32.926
n6103.in[1] (.names)                                             1.014    33.940
n6103.out[0] (.names)                                            0.261    34.201
n6105.in[1] (.names)                                             1.014    35.215
n6105.out[0] (.names)                                            0.261    35.476
n6100.in[0] (.names)                                             1.014    36.490
n6100.out[0] (.names)                                            0.261    36.751
n6102.in[0] (.names)                                             1.014    37.765
n6102.out[0] (.names)                                            0.261    38.026
n6109.in[1] (.names)                                             1.014    39.039
n6109.out[0] (.names)                                            0.261    39.300
n6110.in[2] (.names)                                             1.014    40.314
n6110.out[0] (.names)                                            0.261    40.575
n6111.in[2] (.names)                                             1.014    41.589
n6111.out[0] (.names)                                            0.261    41.850
n6113.in[1] (.names)                                             1.014    42.864
n6113.out[0] (.names)                                            0.261    43.125
n6117.in[0] (.names)                                             1.014    44.139
n6117.out[0] (.names)                                            0.261    44.400
n6076.in[0] (.names)                                             1.014    45.413
n6076.out[0] (.names)                                            0.261    45.674
n6116.in[0] (.names)                                             1.014    46.688
n6116.out[0] (.names)                                            0.261    46.949
n5273.in[0] (.names)                                             1.014    47.963
n5273.out[0] (.names)                                            0.261    48.224
n4881.in[0] (.names)                                             1.014    49.238
n4881.out[0] (.names)                                            0.261    49.499
n3475.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3475.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n5238.Q[0] (.latch clocked by pclk)
Endpoint  : n4911.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5238.clk[0] (.latch)                                            1.014     1.014
n5238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6033.in[0] (.names)                                             1.014     2.070
n6033.out[0] (.names)                                            0.261     2.331
n6233.in[1] (.names)                                             1.014     3.344
n6233.out[0] (.names)                                            0.261     3.605
n6235.in[1] (.names)                                             1.014     4.619
n6235.out[0] (.names)                                            0.261     4.880
n6236.in[1] (.names)                                             1.014     5.894
n6236.out[0] (.names)                                            0.261     6.155
n6237.in[0] (.names)                                             1.014     7.169
n6237.out[0] (.names)                                            0.261     7.430
n6238.in[0] (.names)                                             1.014     8.444
n6238.out[0] (.names)                                            0.261     8.705
n6246.in[1] (.names)                                             1.014     9.719
n6246.out[0] (.names)                                            0.261     9.980
n6247.in[2] (.names)                                             1.014    10.993
n6247.out[0] (.names)                                            0.261    11.254
n6248.in[0] (.names)                                             1.014    12.268
n6248.out[0] (.names)                                            0.261    12.529
n6251.in[0] (.names)                                             1.014    13.543
n6251.out[0] (.names)                                            0.261    13.804
n6252.in[1] (.names)                                             1.014    14.818
n6252.out[0] (.names)                                            0.261    15.079
n6253.in[0] (.names)                                             1.014    16.093
n6253.out[0] (.names)                                            0.261    16.354
n6256.in[0] (.names)                                             1.014    17.367
n6256.out[0] (.names)                                            0.261    17.628
n6257.in[0] (.names)                                             1.014    18.642
n6257.out[0] (.names)                                            0.261    18.903
n6258.in[0] (.names)                                             1.014    19.917
n6258.out[0] (.names)                                            0.261    20.178
n6259.in[2] (.names)                                             1.014    21.192
n6259.out[0] (.names)                                            0.261    21.453
n4971.in[0] (.names)                                             1.014    22.467
n4971.out[0] (.names)                                            0.261    22.728
n4972.in[1] (.names)                                             1.014    23.742
n4972.out[0] (.names)                                            0.261    24.003
n4974.in[0] (.names)                                             1.014    25.016
n4974.out[0] (.names)                                            0.261    25.277
n4975.in[0] (.names)                                             1.014    26.291
n4975.out[0] (.names)                                            0.261    26.552
n4976.in[0] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4979.in[1] (.names)                                             1.014    28.841
n4979.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n4980.in[0] (.names)                                             1.014    31.390
n4980.out[0] (.names)                                            0.261    31.651
n5057.in[0] (.names)                                             1.014    32.665
n5057.out[0] (.names)                                            0.261    32.926
n5152.in[2] (.names)                                             1.014    33.940
n5152.out[0] (.names)                                            0.261    34.201
n5149.in[0] (.names)                                             1.014    35.215
n5149.out[0] (.names)                                            0.261    35.476
n5153.in[0] (.names)                                             1.014    36.490
n5153.out[0] (.names)                                            0.261    36.751
n5150.in[0] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n5147.in[0] (.names)                                             1.014    39.039
n5147.out[0] (.names)                                            0.261    39.300
n5142.in[0] (.names)                                             1.014    40.314
n5142.out[0] (.names)                                            0.261    40.575
n4912.in[0] (.names)                                             1.014    41.589
n4912.out[0] (.names)                                            0.261    41.850
n5143.in[0] (.names)                                             1.014    42.864
n5143.out[0] (.names)                                            0.261    43.125
n5144.in[2] (.names)                                             1.014    44.139
n5144.out[0] (.names)                                            0.261    44.400
n5145.in[1] (.names)                                             1.014    45.413
n5145.out[0] (.names)                                            0.261    45.674
n5146.in[0] (.names)                                             1.014    46.688
n5146.out[0] (.names)                                            0.261    46.949
n5148.in[2] (.names)                                             1.014    47.963
n5148.out[0] (.names)                                            0.261    48.224
n4910.in[1] (.names)                                             1.014    49.238
n4910.out[0] (.names)                                            0.261    49.499
n4911.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4911.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n5238.Q[0] (.latch clocked by pclk)
Endpoint  : n5140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5238.clk[0] (.latch)                                            1.014     1.014
n5238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6033.in[0] (.names)                                             1.014     2.070
n6033.out[0] (.names)                                            0.261     2.331
n6233.in[1] (.names)                                             1.014     3.344
n6233.out[0] (.names)                                            0.261     3.605
n6235.in[1] (.names)                                             1.014     4.619
n6235.out[0] (.names)                                            0.261     4.880
n6236.in[1] (.names)                                             1.014     5.894
n6236.out[0] (.names)                                            0.261     6.155
n6237.in[0] (.names)                                             1.014     7.169
n6237.out[0] (.names)                                            0.261     7.430
n6238.in[0] (.names)                                             1.014     8.444
n6238.out[0] (.names)                                            0.261     8.705
n6246.in[1] (.names)                                             1.014     9.719
n6246.out[0] (.names)                                            0.261     9.980
n6247.in[2] (.names)                                             1.014    10.993
n6247.out[0] (.names)                                            0.261    11.254
n6248.in[0] (.names)                                             1.014    12.268
n6248.out[0] (.names)                                            0.261    12.529
n6251.in[0] (.names)                                             1.014    13.543
n6251.out[0] (.names)                                            0.261    13.804
n6252.in[1] (.names)                                             1.014    14.818
n6252.out[0] (.names)                                            0.261    15.079
n6253.in[0] (.names)                                             1.014    16.093
n6253.out[0] (.names)                                            0.261    16.354
n6256.in[0] (.names)                                             1.014    17.367
n6256.out[0] (.names)                                            0.261    17.628
n6257.in[0] (.names)                                             1.014    18.642
n6257.out[0] (.names)                                            0.261    18.903
n6258.in[0] (.names)                                             1.014    19.917
n6258.out[0] (.names)                                            0.261    20.178
n6259.in[2] (.names)                                             1.014    21.192
n6259.out[0] (.names)                                            0.261    21.453
n4971.in[0] (.names)                                             1.014    22.467
n4971.out[0] (.names)                                            0.261    22.728
n4972.in[1] (.names)                                             1.014    23.742
n4972.out[0] (.names)                                            0.261    24.003
n4974.in[0] (.names)                                             1.014    25.016
n4974.out[0] (.names)                                            0.261    25.277
n4975.in[0] (.names)                                             1.014    26.291
n4975.out[0] (.names)                                            0.261    26.552
n4976.in[0] (.names)                                             1.014    27.566
n4976.out[0] (.names)                                            0.261    27.827
n4979.in[1] (.names)                                             1.014    28.841
n4979.out[0] (.names)                                            0.261    29.102
n4985.in[0] (.names)                                             1.014    30.116
n4985.out[0] (.names)                                            0.261    30.377
n4980.in[0] (.names)                                             1.014    31.390
n4980.out[0] (.names)                                            0.261    31.651
n5057.in[0] (.names)                                             1.014    32.665
n5057.out[0] (.names)                                            0.261    32.926
n5152.in[2] (.names)                                             1.014    33.940
n5152.out[0] (.names)                                            0.261    34.201
n5149.in[0] (.names)                                             1.014    35.215
n5149.out[0] (.names)                                            0.261    35.476
n5153.in[0] (.names)                                             1.014    36.490
n5153.out[0] (.names)                                            0.261    36.751
n5150.in[0] (.names)                                             1.014    37.765
n5150.out[0] (.names)                                            0.261    38.026
n5147.in[0] (.names)                                             1.014    39.039
n5147.out[0] (.names)                                            0.261    39.300
n5142.in[0] (.names)                                             1.014    40.314
n5142.out[0] (.names)                                            0.261    40.575
n4912.in[0] (.names)                                             1.014    41.589
n4912.out[0] (.names)                                            0.261    41.850
n5143.in[0] (.names)                                             1.014    42.864
n5143.out[0] (.names)                                            0.261    43.125
n5144.in[2] (.names)                                             1.014    44.139
n5144.out[0] (.names)                                            0.261    44.400
n5145.in[1] (.names)                                             1.014    45.413
n5145.out[0] (.names)                                            0.261    45.674
n5146.in[0] (.names)                                             1.014    46.688
n5146.out[0] (.names)                                            0.261    46.949
n5148.in[2] (.names)                                             1.014    47.963
n5148.out[0] (.names)                                            0.261    48.224
n4910.in[1] (.names)                                             1.014    49.238
n4910.out[0] (.names)                                            0.261    49.499
n5140.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5140.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n16344.Q[0] (.latch clocked by pclk)
Endpoint  : n16489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16344.clk[0] (.latch)                                           1.014     1.014
n16344.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16594.in[1] (.names)                                            1.014     2.070
n16594.out[0] (.names)                                           0.261     2.331
n16595.in[0] (.names)                                            1.014     3.344
n16595.out[0] (.names)                                           0.261     3.605
n16596.in[0] (.names)                                            1.014     4.619
n16596.out[0] (.names)                                           0.261     4.880
n16467.in[0] (.names)                                            1.014     5.894
n16467.out[0] (.names)                                           0.261     6.155
n16358.in[3] (.names)                                            1.014     7.169
n16358.out[0] (.names)                                           0.261     7.430
n16390.in[1] (.names)                                            1.014     8.444
n16390.out[0] (.names)                                           0.261     8.705
n16392.in[1] (.names)                                            1.014     9.719
n16392.out[0] (.names)                                           0.261     9.980
n16393.in[0] (.names)                                            1.014    10.993
n16393.out[0] (.names)                                           0.261    11.254
n16394.in[2] (.names)                                            1.014    12.268
n16394.out[0] (.names)                                           0.261    12.529
n16395.in[0] (.names)                                            1.014    13.543
n16395.out[0] (.names)                                           0.261    13.804
n16397.in[3] (.names)                                            1.014    14.818
n16397.out[0] (.names)                                           0.261    15.079
n16398.in[1] (.names)                                            1.014    16.093
n16398.out[0] (.names)                                           0.261    16.354
n16400.in[2] (.names)                                            1.014    17.367
n16400.out[0] (.names)                                           0.261    17.628
n16402.in[3] (.names)                                            1.014    18.642
n16402.out[0] (.names)                                           0.261    18.903
n16374.in[1] (.names)                                            1.014    19.917
n16374.out[0] (.names)                                           0.261    20.178
n16375.in[1] (.names)                                            1.014    21.192
n16375.out[0] (.names)                                           0.261    21.453
n16376.in[3] (.names)                                            1.014    22.467
n16376.out[0] (.names)                                           0.261    22.728
n16377.in[2] (.names)                                            1.014    23.742
n16377.out[0] (.names)                                           0.261    24.003
n16378.in[0] (.names)                                            1.014    25.016
n16378.out[0] (.names)                                           0.261    25.277
n16465.in[2] (.names)                                            1.014    26.291
n16465.out[0] (.names)                                           0.261    26.552
n16468.in[2] (.names)                                            1.014    27.566
n16468.out[0] (.names)                                           0.261    27.827
n16473.in[0] (.names)                                            1.014    28.841
n16473.out[0] (.names)                                           0.261    29.102
n16446.in[0] (.names)                                            1.014    30.116
n16446.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16445.in[1] (.names)                                            1.014    32.665
n16445.out[0] (.names)                                           0.261    32.926
n16447.in[0] (.names)                                            1.014    33.940
n16447.out[0] (.names)                                           0.261    34.201
n16474.in[1] (.names)                                            1.014    35.215
n16474.out[0] (.names)                                           0.261    35.476
n16476.in[0] (.names)                                            1.014    36.490
n16476.out[0] (.names)                                           0.261    36.751
n16477.in[0] (.names)                                            1.014    37.765
n16477.out[0] (.names)                                           0.261    38.026
n16442.in[0] (.names)                                            1.014    39.039
n16442.out[0] (.names)                                           0.261    39.300
n16484.in[1] (.names)                                            1.014    40.314
n16484.out[0] (.names)                                           0.261    40.575
n16485.in[1] (.names)                                            1.014    41.589
n16485.out[0] (.names)                                           0.261    41.850
n16486.in[0] (.names)                                            1.014    42.864
n16486.out[0] (.names)                                           0.261    43.125
n16487.in[0] (.names)                                            1.014    44.139
n16487.out[0] (.names)                                           0.261    44.400
n16533.in[0] (.names)                                            1.014    45.413
n16533.out[0] (.names)                                           0.261    45.674
n16515.in[0] (.names)                                            1.014    46.688
n16515.out[0] (.names)                                           0.261    46.949
n16488.in[0] (.names)                                            1.014    47.963
n16488.out[0] (.names)                                           0.261    48.224
n16311.in[0] (.names)                                            1.014    49.238
n16311.out[0] (.names)                                           0.261    49.499
n16489.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16489.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n11910.Q[0] (.latch clocked by pclk)
Endpoint  : n14558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11910.clk[0] (.latch)                                           1.014     1.014
n11910.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14963.in[0] (.names)                                            1.014     2.070
n14963.out[0] (.names)                                           0.261     2.331
n14973.in[0] (.names)                                            1.014     3.344
n14973.out[0] (.names)                                           0.261     3.605
n14976.in[0] (.names)                                            1.014     4.619
n14976.out[0] (.names)                                           0.261     4.880
n15473.in[0] (.names)                                            1.014     5.894
n15473.out[0] (.names)                                           0.261     6.155
n15475.in[2] (.names)                                            1.014     7.169
n15475.out[0] (.names)                                           0.261     7.430
n15481.in[1] (.names)                                            1.014     8.444
n15481.out[0] (.names)                                           0.261     8.705
n15483.in[1] (.names)                                            1.014     9.719
n15483.out[0] (.names)                                           0.261     9.980
n15484.in[0] (.names)                                            1.014    10.993
n15484.out[0] (.names)                                           0.261    11.254
n15485.in[0] (.names)                                            1.014    12.268
n15485.out[0] (.names)                                           0.261    12.529
n15486.in[1] (.names)                                            1.014    13.543
n15486.out[0] (.names)                                           0.261    13.804
n15488.in[0] (.names)                                            1.014    14.818
n15488.out[0] (.names)                                           0.261    15.079
n15489.in[0] (.names)                                            1.014    16.093
n15489.out[0] (.names)                                           0.261    16.354
n15491.in[0] (.names)                                            1.014    17.367
n15491.out[0] (.names)                                           0.261    17.628
n15406.in[0] (.names)                                            1.014    18.642
n15406.out[0] (.names)                                           0.261    18.903
n15501.in[3] (.names)                                            1.014    19.917
n15501.out[0] (.names)                                           0.261    20.178
n15534.in[1] (.names)                                            1.014    21.192
n15534.out[0] (.names)                                           0.261    21.453
n15531.in[0] (.names)                                            1.014    22.467
n15531.out[0] (.names)                                           0.261    22.728
n15532.in[0] (.names)                                            1.014    23.742
n15532.out[0] (.names)                                           0.261    24.003
n15502.in[0] (.names)                                            1.014    25.016
n15502.out[0] (.names)                                           0.261    25.277
n15016.in[1] (.names)                                            1.014    26.291
n15016.out[0] (.names)                                           0.261    26.552
n15017.in[2] (.names)                                            1.014    27.566
n15017.out[0] (.names)                                           0.261    27.827
n15019.in[3] (.names)                                            1.014    28.841
n15019.out[0] (.names)                                           0.261    29.102
n15020.in[1] (.names)                                            1.014    30.116
n15020.out[0] (.names)                                           0.261    30.377
n15021.in[2] (.names)                                            1.014    31.390
n15021.out[0] (.names)                                           0.261    31.651
n15022.in[1] (.names)                                            1.014    32.665
n15022.out[0] (.names)                                           0.261    32.926
n15024.in[2] (.names)                                            1.014    33.940
n15024.out[0] (.names)                                           0.261    34.201
n15027.in[0] (.names)                                            1.014    35.215
n15027.out[0] (.names)                                           0.261    35.476
n15028.in[0] (.names)                                            1.014    36.490
n15028.out[0] (.names)                                           0.261    36.751
n15026.in[1] (.names)                                            1.014    37.765
n15026.out[0] (.names)                                           0.261    38.026
n14977.in[0] (.names)                                            1.014    39.039
n14977.out[0] (.names)                                           0.261    39.300
n15033.in[1] (.names)                                            1.014    40.314
n15033.out[0] (.names)                                           0.261    40.575
n15034.in[0] (.names)                                            1.014    41.589
n15034.out[0] (.names)                                           0.261    41.850
n15031.in[0] (.names)                                            1.014    42.864
n15031.out[0] (.names)                                           0.261    43.125
n15032.in[0] (.names)                                            1.014    44.139
n15032.out[0] (.names)                                           0.261    44.400
n14547.in[1] (.names)                                            1.014    45.413
n14547.out[0] (.names)                                           0.261    45.674
n15036.in[0] (.names)                                            1.014    46.688
n15036.out[0] (.names)                                           0.261    46.949
n14517.in[0] (.names)                                            1.014    47.963
n14517.out[0] (.names)                                           0.261    48.224
n14557.in[0] (.names)                                            1.014    49.238
n14557.out[0] (.names)                                           0.261    49.499
n14558.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14558.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n11876.Q[0] (.latch clocked by pclk)
Endpoint  : n14466.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11876.clk[0] (.latch)                                           1.014     1.014
n11876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15554.in[0] (.names)                                            1.014     2.070
n15554.out[0] (.names)                                           0.261     2.331
n15557.in[3] (.names)                                            1.014     3.344
n15557.out[0] (.names)                                           0.261     3.605
n15558.in[0] (.names)                                            1.014     4.619
n15558.out[0] (.names)                                           0.261     4.880
n15555.in[0] (.names)                                            1.014     5.894
n15555.out[0] (.names)                                           0.261     6.155
n15556.in[0] (.names)                                            1.014     7.169
n15556.out[0] (.names)                                           0.261     7.430
n15782.in[0] (.names)                                            1.014     8.444
n15782.out[0] (.names)                                           0.261     8.705
n15784.in[0] (.names)                                            1.014     9.719
n15784.out[0] (.names)                                           0.261     9.980
n15672.in[1] (.names)                                            1.014    10.993
n15672.out[0] (.names)                                           0.261    11.254
n15786.in[0] (.names)                                            1.014    12.268
n15786.out[0] (.names)                                           0.261    12.529
n15810.in[1] (.names)                                            1.014    13.543
n15810.out[0] (.names)                                           0.261    13.804
n15811.in[1] (.names)                                            1.014    14.818
n15811.out[0] (.names)                                           0.261    15.079
n15675.in[0] (.names)                                            1.014    16.093
n15675.out[0] (.names)                                           0.261    16.354
n15677.in[1] (.names)                                            1.014    17.367
n15677.out[0] (.names)                                           0.261    17.628
n15681.in[0] (.names)                                            1.014    18.642
n15681.out[0] (.names)                                           0.261    18.903
n15682.in[1] (.names)                                            1.014    19.917
n15682.out[0] (.names)                                           0.261    20.178
n15683.in[0] (.names)                                            1.014    21.192
n15683.out[0] (.names)                                           0.261    21.453
n15684.in[0] (.names)                                            1.014    22.467
n15684.out[0] (.names)                                           0.261    22.728
n15685.in[0] (.names)                                            1.014    23.742
n15685.out[0] (.names)                                           0.261    24.003
n15686.in[0] (.names)                                            1.014    25.016
n15686.out[0] (.names)                                           0.261    25.277
n15691.in[1] (.names)                                            1.014    26.291
n15691.out[0] (.names)                                           0.261    26.552
n15692.in[0] (.names)                                            1.014    27.566
n15692.out[0] (.names)                                           0.261    27.827
n15693.in[0] (.names)                                            1.014    28.841
n15693.out[0] (.names)                                           0.261    29.102
n15643.in[0] (.names)                                            1.014    30.116
n15643.out[0] (.names)                                           0.261    30.377
n15640.in[0] (.names)                                            1.014    31.390
n15640.out[0] (.names)                                           0.261    31.651
n15644.in[0] (.names)                                            1.014    32.665
n15644.out[0] (.names)                                           0.261    32.926
n15646.in[0] (.names)                                            1.014    33.940
n15646.out[0] (.names)                                           0.261    34.201
n15648.in[1] (.names)                                            1.014    35.215
n15648.out[0] (.names)                                           0.261    35.476
n15651.in[0] (.names)                                            1.014    36.490
n15651.out[0] (.names)                                           0.261    36.751
n15652.in[0] (.names)                                            1.014    37.765
n15652.out[0] (.names)                                           0.261    38.026
n15654.in[0] (.names)                                            1.014    39.039
n15654.out[0] (.names)                                           0.261    39.300
n15655.in[0] (.names)                                            1.014    40.314
n15655.out[0] (.names)                                           0.261    40.575
n15657.in[2] (.names)                                            1.014    41.589
n15657.out[0] (.names)                                           0.261    41.850
n15650.in[0] (.names)                                            1.014    42.864
n15650.out[0] (.names)                                           0.261    43.125
n14597.in[0] (.names)                                            1.014    44.139
n14597.out[0] (.names)                                           0.261    44.400
n15641.in[1] (.names)                                            1.014    45.413
n15641.out[0] (.names)                                           0.261    45.674
n11847.in[3] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n15658.in[0] (.names)                                            1.014    47.963
n15658.out[0] (.names)                                           0.261    48.224
n14465.in[1] (.names)                                            1.014    49.238
n14465.out[0] (.names)                                           0.261    49.499
n14466.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14466.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n11876.Q[0] (.latch clocked by pclk)
Endpoint  : n15656.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11876.clk[0] (.latch)                                           1.014     1.014
n11876.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15554.in[0] (.names)                                            1.014     2.070
n15554.out[0] (.names)                                           0.261     2.331
n15557.in[3] (.names)                                            1.014     3.344
n15557.out[0] (.names)                                           0.261     3.605
n15558.in[0] (.names)                                            1.014     4.619
n15558.out[0] (.names)                                           0.261     4.880
n15555.in[0] (.names)                                            1.014     5.894
n15555.out[0] (.names)                                           0.261     6.155
n15556.in[0] (.names)                                            1.014     7.169
n15556.out[0] (.names)                                           0.261     7.430
n15782.in[0] (.names)                                            1.014     8.444
n15782.out[0] (.names)                                           0.261     8.705
n15784.in[0] (.names)                                            1.014     9.719
n15784.out[0] (.names)                                           0.261     9.980
n15672.in[1] (.names)                                            1.014    10.993
n15672.out[0] (.names)                                           0.261    11.254
n15786.in[0] (.names)                                            1.014    12.268
n15786.out[0] (.names)                                           0.261    12.529
n15810.in[1] (.names)                                            1.014    13.543
n15810.out[0] (.names)                                           0.261    13.804
n15811.in[1] (.names)                                            1.014    14.818
n15811.out[0] (.names)                                           0.261    15.079
n15675.in[0] (.names)                                            1.014    16.093
n15675.out[0] (.names)                                           0.261    16.354
n15677.in[1] (.names)                                            1.014    17.367
n15677.out[0] (.names)                                           0.261    17.628
n15681.in[0] (.names)                                            1.014    18.642
n15681.out[0] (.names)                                           0.261    18.903
n15682.in[1] (.names)                                            1.014    19.917
n15682.out[0] (.names)                                           0.261    20.178
n15683.in[0] (.names)                                            1.014    21.192
n15683.out[0] (.names)                                           0.261    21.453
n15684.in[0] (.names)                                            1.014    22.467
n15684.out[0] (.names)                                           0.261    22.728
n15685.in[0] (.names)                                            1.014    23.742
n15685.out[0] (.names)                                           0.261    24.003
n15686.in[0] (.names)                                            1.014    25.016
n15686.out[0] (.names)                                           0.261    25.277
n15691.in[1] (.names)                                            1.014    26.291
n15691.out[0] (.names)                                           0.261    26.552
n15692.in[0] (.names)                                            1.014    27.566
n15692.out[0] (.names)                                           0.261    27.827
n15693.in[0] (.names)                                            1.014    28.841
n15693.out[0] (.names)                                           0.261    29.102
n15643.in[0] (.names)                                            1.014    30.116
n15643.out[0] (.names)                                           0.261    30.377
n15640.in[0] (.names)                                            1.014    31.390
n15640.out[0] (.names)                                           0.261    31.651
n15644.in[0] (.names)                                            1.014    32.665
n15644.out[0] (.names)                                           0.261    32.926
n15646.in[0] (.names)                                            1.014    33.940
n15646.out[0] (.names)                                           0.261    34.201
n15648.in[1] (.names)                                            1.014    35.215
n15648.out[0] (.names)                                           0.261    35.476
n15651.in[0] (.names)                                            1.014    36.490
n15651.out[0] (.names)                                           0.261    36.751
n15652.in[0] (.names)                                            1.014    37.765
n15652.out[0] (.names)                                           0.261    38.026
n15654.in[0] (.names)                                            1.014    39.039
n15654.out[0] (.names)                                           0.261    39.300
n15655.in[0] (.names)                                            1.014    40.314
n15655.out[0] (.names)                                           0.261    40.575
n15657.in[2] (.names)                                            1.014    41.589
n15657.out[0] (.names)                                           0.261    41.850
n15650.in[0] (.names)                                            1.014    42.864
n15650.out[0] (.names)                                           0.261    43.125
n14597.in[0] (.names)                                            1.014    44.139
n14597.out[0] (.names)                                           0.261    44.400
n15641.in[1] (.names)                                            1.014    45.413
n15641.out[0] (.names)                                           0.261    45.674
n11847.in[3] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n15658.in[0] (.names)                                            1.014    47.963
n15658.out[0] (.names)                                           0.261    48.224
n14465.in[1] (.names)                                            1.014    49.238
n14465.out[0] (.names)                                           0.261    49.499
n15656.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15656.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n14600.Q[0] (.latch clocked by pclk)
Endpoint  : n14500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14600.clk[0] (.latch)                                           1.014     1.014
n14600.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16070.in[0] (.names)                                            1.014     2.070
n16070.out[0] (.names)                                           0.261     2.331
n16071.in[1] (.names)                                            1.014     3.344
n16071.out[0] (.names)                                           0.261     3.605
n16080.in[0] (.names)                                            1.014     4.619
n16080.out[0] (.names)                                           0.261     4.880
n16074.in[0] (.names)                                            1.014     5.894
n16074.out[0] (.names)                                           0.261     6.155
n16081.in[0] (.names)                                            1.014     7.169
n16081.out[0] (.names)                                           0.261     7.430
n16082.in[0] (.names)                                            1.014     8.444
n16082.out[0] (.names)                                           0.261     8.705
n16072.in[0] (.names)                                            1.014     9.719
n16072.out[0] (.names)                                           0.261     9.980
n16073.in[0] (.names)                                            1.014    10.993
n16073.out[0] (.names)                                           0.261    11.254
n16075.in[0] (.names)                                            1.014    12.268
n16075.out[0] (.names)                                           0.261    12.529
n16076.in[1] (.names)                                            1.014    13.543
n16076.out[0] (.names)                                           0.261    13.804
n16136.in[1] (.names)                                            1.014    14.818
n16136.out[0] (.names)                                           0.261    15.079
n16137.in[2] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16138.in[0] (.names)                                            1.014    17.367
n16138.out[0] (.names)                                           0.261    17.628
n16122.in[0] (.names)                                            1.014    18.642
n16122.out[0] (.names)                                           0.261    18.903
n16123.in[3] (.names)                                            1.014    19.917
n16123.out[0] (.names)                                           0.261    20.178
n16125.in[3] (.names)                                            1.014    21.192
n16125.out[0] (.names)                                           0.261    21.453
n16126.in[2] (.names)                                            1.014    22.467
n16126.out[0] (.names)                                           0.261    22.728
n16127.in[3] (.names)                                            1.014    23.742
n16127.out[0] (.names)                                           0.261    24.003
n16129.in[0] (.names)                                            1.014    25.016
n16129.out[0] (.names)                                           0.261    25.277
n16130.in[1] (.names)                                            1.014    26.291
n16130.out[0] (.names)                                           0.261    26.552
n16131.in[0] (.names)                                            1.014    27.566
n16131.out[0] (.names)                                           0.261    27.827
n16111.in[3] (.names)                                            1.014    28.841
n16111.out[0] (.names)                                           0.261    29.102
n16132.in[2] (.names)                                            1.014    30.116
n16132.out[0] (.names)                                           0.261    30.377
n16134.in[0] (.names)                                            1.014    31.390
n16134.out[0] (.names)                                           0.261    31.651
n16135.in[2] (.names)                                            1.014    32.665
n16135.out[0] (.names)                                           0.261    32.926
n15568.in[0] (.names)                                            1.014    33.940
n15568.out[0] (.names)                                           0.261    34.201
n15569.in[0] (.names)                                            1.014    35.215
n15569.out[0] (.names)                                           0.261    35.476
n15571.in[0] (.names)                                            1.014    36.490
n15571.out[0] (.names)                                           0.261    36.751
n15572.in[2] (.names)                                            1.014    37.765
n15572.out[0] (.names)                                           0.261    38.026
n15573.in[0] (.names)                                            1.014    39.039
n15573.out[0] (.names)                                           0.261    39.300
n15574.in[0] (.names)                                            1.014    40.314
n15574.out[0] (.names)                                           0.261    40.575
n15575.in[2] (.names)                                            1.014    41.589
n15575.out[0] (.names)                                           0.261    41.850
n10578.in[3] (.names)                                            1.014    42.864
n10578.out[0] (.names)                                           0.261    43.125
n15577.in[0] (.names)                                            1.014    44.139
n15577.out[0] (.names)                                           0.261    44.400
n15578.in[1] (.names)                                            1.014    45.413
n15578.out[0] (.names)                                           0.261    45.674
n15579.in[0] (.names)                                            1.014    46.688
n15579.out[0] (.names)                                           0.261    46.949
n14469.in[0] (.names)                                            1.014    47.963
n14469.out[0] (.names)                                           0.261    48.224
n14499.in[0] (.names)                                            1.014    49.238
n14499.out[0] (.names)                                           0.261    49.499
n14500.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14500.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n14767.Q[0] (.latch clocked by pclk)
Endpoint  : n14508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14767.clk[0] (.latch)                                           1.014     1.014
n14767.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14764.in[0] (.names)                                            1.014     2.070
n14764.out[0] (.names)                                           0.261     2.331
n14724.in[2] (.names)                                            1.014     3.344
n14724.out[0] (.names)                                           0.261     3.605
n14787.in[1] (.names)                                            1.014     4.619
n14787.out[0] (.names)                                           0.261     4.880
n14789.in[0] (.names)                                            1.014     5.894
n14789.out[0] (.names)                                           0.261     6.155
n14790.in[0] (.names)                                            1.014     7.169
n14790.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14675.in[2] (.names)                                            1.014     9.719
n14675.out[0] (.names)                                           0.261     9.980
n14676.in[1] (.names)                                            1.014    10.993
n14676.out[0] (.names)                                           0.261    11.254
n14678.in[1] (.names)                                            1.014    12.268
n14678.out[0] (.names)                                           0.261    12.529
n14679.in[0] (.names)                                            1.014    13.543
n14679.out[0] (.names)                                           0.261    13.804
n14683.in[0] (.names)                                            1.014    14.818
n14683.out[0] (.names)                                           0.261    15.079
n14681.in[1] (.names)                                            1.014    16.093
n14681.out[0] (.names)                                           0.261    16.354
n14713.in[1] (.names)                                            1.014    17.367
n14713.out[0] (.names)                                           0.261    17.628
n14684.in[0] (.names)                                            1.014    18.642
n14684.out[0] (.names)                                           0.261    18.903
n14715.in[1] (.names)                                            1.014    19.917
n14715.out[0] (.names)                                           0.261    20.178
n14670.in[0] (.names)                                            1.014    21.192
n14670.out[0] (.names)                                           0.261    21.453
n14682.in[2] (.names)                                            1.014    22.467
n14682.out[0] (.names)                                           0.261    22.728
n14680.in[1] (.names)                                            1.014    23.742
n14680.out[0] (.names)                                           0.261    24.003
n14642.in[1] (.names)                                            1.014    25.016
n14642.out[0] (.names)                                           0.261    25.277
n14643.in[3] (.names)                                            1.014    26.291
n14643.out[0] (.names)                                           0.261    26.552
n14645.in[0] (.names)                                            1.014    27.566
n14645.out[0] (.names)                                           0.261    27.827
n14647.in[1] (.names)                                            1.014    28.841
n14647.out[0] (.names)                                           0.261    29.102
n10618.in[0] (.names)                                            1.014    30.116
n10618.out[0] (.names)                                           0.261    30.377
n14644.in[0] (.names)                                            1.014    31.390
n14644.out[0] (.names)                                           0.261    31.651
n14651.in[1] (.names)                                            1.014    32.665
n14651.out[0] (.names)                                           0.261    32.926
n14652.in[0] (.names)                                            1.014    33.940
n14652.out[0] (.names)                                           0.261    34.201
n14653.in[0] (.names)                                            1.014    35.215
n14653.out[0] (.names)                                           0.261    35.476
n14656.in[0] (.names)                                            1.014    36.490
n14656.out[0] (.names)                                           0.261    36.751
n14657.in[0] (.names)                                            1.014    37.765
n14657.out[0] (.names)                                           0.261    38.026
n14658.in[0] (.names)                                            1.014    39.039
n14658.out[0] (.names)                                           0.261    39.300
n14659.in[2] (.names)                                            1.014    40.314
n14659.out[0] (.names)                                           0.261    40.575
n14660.in[0] (.names)                                            1.014    41.589
n14660.out[0] (.names)                                           0.261    41.850
n14661.in[0] (.names)                                            1.014    42.864
n14661.out[0] (.names)                                           0.261    43.125
n14662.in[0] (.names)                                            1.014    44.139
n14662.out[0] (.names)                                           0.261    44.400
n14665.in[1] (.names)                                            1.014    45.413
n14665.out[0] (.names)                                           0.261    45.674
n8637.in[1] (.names)                                             1.014    46.688
n8637.out[0] (.names)                                            0.261    46.949
n14664.in[0] (.names)                                            1.014    47.963
n14664.out[0] (.names)                                           0.261    48.224
n14507.in[1] (.names)                                            1.014    49.238
n14507.out[0] (.names)                                           0.261    49.499
n14508.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14508.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n14767.Q[0] (.latch clocked by pclk)
Endpoint  : n14650.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14767.clk[0] (.latch)                                           1.014     1.014
n14767.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14764.in[0] (.names)                                            1.014     2.070
n14764.out[0] (.names)                                           0.261     2.331
n14724.in[2] (.names)                                            1.014     3.344
n14724.out[0] (.names)                                           0.261     3.605
n14787.in[1] (.names)                                            1.014     4.619
n14787.out[0] (.names)                                           0.261     4.880
n14789.in[0] (.names)                                            1.014     5.894
n14789.out[0] (.names)                                           0.261     6.155
n14790.in[0] (.names)                                            1.014     7.169
n14790.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14675.in[2] (.names)                                            1.014     9.719
n14675.out[0] (.names)                                           0.261     9.980
n14676.in[1] (.names)                                            1.014    10.993
n14676.out[0] (.names)                                           0.261    11.254
n14678.in[1] (.names)                                            1.014    12.268
n14678.out[0] (.names)                                           0.261    12.529
n14679.in[0] (.names)                                            1.014    13.543
n14679.out[0] (.names)                                           0.261    13.804
n14683.in[0] (.names)                                            1.014    14.818
n14683.out[0] (.names)                                           0.261    15.079
n14681.in[1] (.names)                                            1.014    16.093
n14681.out[0] (.names)                                           0.261    16.354
n14713.in[1] (.names)                                            1.014    17.367
n14713.out[0] (.names)                                           0.261    17.628
n14684.in[0] (.names)                                            1.014    18.642
n14684.out[0] (.names)                                           0.261    18.903
n14715.in[1] (.names)                                            1.014    19.917
n14715.out[0] (.names)                                           0.261    20.178
n14670.in[0] (.names)                                            1.014    21.192
n14670.out[0] (.names)                                           0.261    21.453
n14682.in[2] (.names)                                            1.014    22.467
n14682.out[0] (.names)                                           0.261    22.728
n14680.in[1] (.names)                                            1.014    23.742
n14680.out[0] (.names)                                           0.261    24.003
n14642.in[1] (.names)                                            1.014    25.016
n14642.out[0] (.names)                                           0.261    25.277
n14643.in[3] (.names)                                            1.014    26.291
n14643.out[0] (.names)                                           0.261    26.552
n14645.in[0] (.names)                                            1.014    27.566
n14645.out[0] (.names)                                           0.261    27.827
n14647.in[1] (.names)                                            1.014    28.841
n14647.out[0] (.names)                                           0.261    29.102
n10618.in[0] (.names)                                            1.014    30.116
n10618.out[0] (.names)                                           0.261    30.377
n14644.in[0] (.names)                                            1.014    31.390
n14644.out[0] (.names)                                           0.261    31.651
n14651.in[1] (.names)                                            1.014    32.665
n14651.out[0] (.names)                                           0.261    32.926
n14652.in[0] (.names)                                            1.014    33.940
n14652.out[0] (.names)                                           0.261    34.201
n14653.in[0] (.names)                                            1.014    35.215
n14653.out[0] (.names)                                           0.261    35.476
n14656.in[0] (.names)                                            1.014    36.490
n14656.out[0] (.names)                                           0.261    36.751
n14657.in[0] (.names)                                            1.014    37.765
n14657.out[0] (.names)                                           0.261    38.026
n14658.in[0] (.names)                                            1.014    39.039
n14658.out[0] (.names)                                           0.261    39.300
n14659.in[2] (.names)                                            1.014    40.314
n14659.out[0] (.names)                                           0.261    40.575
n14660.in[0] (.names)                                            1.014    41.589
n14660.out[0] (.names)                                           0.261    41.850
n14661.in[0] (.names)                                            1.014    42.864
n14661.out[0] (.names)                                           0.261    43.125
n14662.in[0] (.names)                                            1.014    44.139
n14662.out[0] (.names)                                           0.261    44.400
n14665.in[1] (.names)                                            1.014    45.413
n14665.out[0] (.names)                                           0.261    45.674
n8637.in[1] (.names)                                             1.014    46.688
n8637.out[0] (.names)                                            0.261    46.949
n14664.in[0] (.names)                                            1.014    47.963
n14664.out[0] (.names)                                           0.261    48.224
n14507.in[1] (.names)                                            1.014    49.238
n14507.out[0] (.names)                                           0.261    49.499
n14650.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14650.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n14478.Q[0] (.latch clocked by pclk)
Endpoint  : n15446.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14478.clk[0] (.latch)                                           1.014     1.014
n14478.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14794.in[0] (.names)                                            1.014     2.070
n14794.out[0] (.names)                                           0.261     2.331
n14795.in[1] (.names)                                            1.014     3.344
n14795.out[0] (.names)                                           0.261     3.605
n14791.in[0] (.names)                                            1.014     4.619
n14791.out[0] (.names)                                           0.261     4.880
n14792.in[0] (.names)                                            1.014     5.894
n14792.out[0] (.names)                                           0.261     6.155
n14798.in[2] (.names)                                            1.014     7.169
n14798.out[0] (.names)                                           0.261     7.430
n14801.in[1] (.names)                                            1.014     8.444
n14801.out[0] (.names)                                           0.261     8.705
n14799.in[0] (.names)                                            1.014     9.719
n14799.out[0] (.names)                                           0.261     9.980
n14800.in[0] (.names)                                            1.014    10.993
n14800.out[0] (.names)                                           0.261    11.254
n15367.in[3] (.names)                                            1.014    12.268
n15367.out[0] (.names)                                           0.261    12.529
n15370.in[2] (.names)                                            1.014    13.543
n15370.out[0] (.names)                                           0.261    13.804
n15356.in[0] (.names)                                            1.014    14.818
n15356.out[0] (.names)                                           0.261    15.079
n15357.in[1] (.names)                                            1.014    16.093
n15357.out[0] (.names)                                           0.261    16.354
n15358.in[2] (.names)                                            1.014    17.367
n15358.out[0] (.names)                                           0.261    17.628
n15360.in[0] (.names)                                            1.014    18.642
n15360.out[0] (.names)                                           0.261    18.903
n15361.in[0] (.names)                                            1.014    19.917
n15361.out[0] (.names)                                           0.261    20.178
n15362.in[0] (.names)                                            1.014    21.192
n15362.out[0] (.names)                                           0.261    21.453
n15363.in[0] (.names)                                            1.014    22.467
n15363.out[0] (.names)                                           0.261    22.728
n15364.in[0] (.names)                                            1.014    23.742
n15364.out[0] (.names)                                           0.261    24.003
n15365.in[0] (.names)                                            1.014    25.016
n15365.out[0] (.names)                                           0.261    25.277
n15418.in[1] (.names)                                            1.014    26.291
n15418.out[0] (.names)                                           0.261    26.552
n15419.in[1] (.names)                                            1.014    27.566
n15419.out[0] (.names)                                           0.261    27.827
n15420.in[0] (.names)                                            1.014    28.841
n15420.out[0] (.names)                                           0.261    29.102
n15407.in[0] (.names)                                            1.014    30.116
n15407.out[0] (.names)                                           0.261    30.377
n15408.in[2] (.names)                                            1.014    31.390
n15408.out[0] (.names)                                           0.261    31.651
n15454.in[2] (.names)                                            1.014    32.665
n15454.out[0] (.names)                                           0.261    32.926
n15457.in[1] (.names)                                            1.014    33.940
n15457.out[0] (.names)                                           0.261    34.201
n15458.in[1] (.names)                                            1.014    35.215
n15458.out[0] (.names)                                           0.261    35.476
n14806.in[0] (.names)                                            1.014    36.490
n14806.out[0] (.names)                                           0.261    36.751
n15437.in[0] (.names)                                            1.014    37.765
n15437.out[0] (.names)                                           0.261    38.026
n14818.in[2] (.names)                                            1.014    39.039
n14818.out[0] (.names)                                           0.261    39.300
n8630.in[2] (.names)                                             1.014    40.314
n8630.out[0] (.names)                                            0.261    40.575
n15449.in[2] (.names)                                            1.014    41.589
n15449.out[0] (.names)                                           0.261    41.850
n15450.in[0] (.names)                                            1.014    42.864
n15450.out[0] (.names)                                           0.261    43.125
n15451.in[1] (.names)                                            1.014    44.139
n15451.out[0] (.names)                                           0.261    44.400
n15434.in[0] (.names)                                            1.014    45.413
n15434.out[0] (.names)                                           0.261    45.674
n15435.in[0] (.names)                                            1.014    46.688
n15435.out[0] (.names)                                           0.261    46.949
n15442.in[2] (.names)                                            1.014    47.963
n15442.out[0] (.names)                                           0.261    48.224
n15444.in[1] (.names)                                            1.014    49.238
n15444.out[0] (.names)                                           0.261    49.499
n15446.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15446.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n14478.Q[0] (.latch clocked by pclk)
Endpoint  : n14546.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14478.clk[0] (.latch)                                           1.014     1.014
n14478.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14794.in[0] (.names)                                            1.014     2.070
n14794.out[0] (.names)                                           0.261     2.331
n14795.in[1] (.names)                                            1.014     3.344
n14795.out[0] (.names)                                           0.261     3.605
n14791.in[0] (.names)                                            1.014     4.619
n14791.out[0] (.names)                                           0.261     4.880
n14792.in[0] (.names)                                            1.014     5.894
n14792.out[0] (.names)                                           0.261     6.155
n14798.in[2] (.names)                                            1.014     7.169
n14798.out[0] (.names)                                           0.261     7.430
n14801.in[1] (.names)                                            1.014     8.444
n14801.out[0] (.names)                                           0.261     8.705
n14799.in[0] (.names)                                            1.014     9.719
n14799.out[0] (.names)                                           0.261     9.980
n14800.in[0] (.names)                                            1.014    10.993
n14800.out[0] (.names)                                           0.261    11.254
n15367.in[3] (.names)                                            1.014    12.268
n15367.out[0] (.names)                                           0.261    12.529
n15370.in[2] (.names)                                            1.014    13.543
n15370.out[0] (.names)                                           0.261    13.804
n15356.in[0] (.names)                                            1.014    14.818
n15356.out[0] (.names)                                           0.261    15.079
n15357.in[1] (.names)                                            1.014    16.093
n15357.out[0] (.names)                                           0.261    16.354
n15358.in[2] (.names)                                            1.014    17.367
n15358.out[0] (.names)                                           0.261    17.628
n15360.in[0] (.names)                                            1.014    18.642
n15360.out[0] (.names)                                           0.261    18.903
n15361.in[0] (.names)                                            1.014    19.917
n15361.out[0] (.names)                                           0.261    20.178
n15362.in[0] (.names)                                            1.014    21.192
n15362.out[0] (.names)                                           0.261    21.453
n15363.in[0] (.names)                                            1.014    22.467
n15363.out[0] (.names)                                           0.261    22.728
n15364.in[0] (.names)                                            1.014    23.742
n15364.out[0] (.names)                                           0.261    24.003
n15365.in[0] (.names)                                            1.014    25.016
n15365.out[0] (.names)                                           0.261    25.277
n15418.in[1] (.names)                                            1.014    26.291
n15418.out[0] (.names)                                           0.261    26.552
n15419.in[1] (.names)                                            1.014    27.566
n15419.out[0] (.names)                                           0.261    27.827
n15420.in[0] (.names)                                            1.014    28.841
n15420.out[0] (.names)                                           0.261    29.102
n15407.in[0] (.names)                                            1.014    30.116
n15407.out[0] (.names)                                           0.261    30.377
n15408.in[2] (.names)                                            1.014    31.390
n15408.out[0] (.names)                                           0.261    31.651
n15454.in[2] (.names)                                            1.014    32.665
n15454.out[0] (.names)                                           0.261    32.926
n15457.in[1] (.names)                                            1.014    33.940
n15457.out[0] (.names)                                           0.261    34.201
n15458.in[1] (.names)                                            1.014    35.215
n15458.out[0] (.names)                                           0.261    35.476
n14806.in[0] (.names)                                            1.014    36.490
n14806.out[0] (.names)                                           0.261    36.751
n15437.in[0] (.names)                                            1.014    37.765
n15437.out[0] (.names)                                           0.261    38.026
n14818.in[2] (.names)                                            1.014    39.039
n14818.out[0] (.names)                                           0.261    39.300
n8630.in[2] (.names)                                             1.014    40.314
n8630.out[0] (.names)                                            0.261    40.575
n15449.in[2] (.names)                                            1.014    41.589
n15449.out[0] (.names)                                           0.261    41.850
n15450.in[0] (.names)                                            1.014    42.864
n15450.out[0] (.names)                                           0.261    43.125
n15451.in[1] (.names)                                            1.014    44.139
n15451.out[0] (.names)                                           0.261    44.400
n15434.in[0] (.names)                                            1.014    45.413
n15434.out[0] (.names)                                           0.261    45.674
n15435.in[0] (.names)                                            1.014    46.688
n15435.out[0] (.names)                                           0.261    46.949
n15461.in[1] (.names)                                            1.014    47.963
n15461.out[0] (.names)                                           0.261    48.224
n14545.in[1] (.names)                                            1.014    49.238
n14545.out[0] (.names)                                           0.261    49.499
n14546.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14546.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n16344.Q[0] (.latch clocked by pclk)
Endpoint  : n16514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16344.clk[0] (.latch)                                           1.014     1.014
n16344.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16594.in[1] (.names)                                            1.014     2.070
n16594.out[0] (.names)                                           0.261     2.331
n16595.in[0] (.names)                                            1.014     3.344
n16595.out[0] (.names)                                           0.261     3.605
n16596.in[0] (.names)                                            1.014     4.619
n16596.out[0] (.names)                                           0.261     4.880
n16467.in[0] (.names)                                            1.014     5.894
n16467.out[0] (.names)                                           0.261     6.155
n16358.in[3] (.names)                                            1.014     7.169
n16358.out[0] (.names)                                           0.261     7.430
n16390.in[1] (.names)                                            1.014     8.444
n16390.out[0] (.names)                                           0.261     8.705
n16392.in[1] (.names)                                            1.014     9.719
n16392.out[0] (.names)                                           0.261     9.980
n16393.in[0] (.names)                                            1.014    10.993
n16393.out[0] (.names)                                           0.261    11.254
n16394.in[2] (.names)                                            1.014    12.268
n16394.out[0] (.names)                                           0.261    12.529
n16395.in[0] (.names)                                            1.014    13.543
n16395.out[0] (.names)                                           0.261    13.804
n16397.in[3] (.names)                                            1.014    14.818
n16397.out[0] (.names)                                           0.261    15.079
n16398.in[1] (.names)                                            1.014    16.093
n16398.out[0] (.names)                                           0.261    16.354
n16400.in[2] (.names)                                            1.014    17.367
n16400.out[0] (.names)                                           0.261    17.628
n16402.in[3] (.names)                                            1.014    18.642
n16402.out[0] (.names)                                           0.261    18.903
n16374.in[1] (.names)                                            1.014    19.917
n16374.out[0] (.names)                                           0.261    20.178
n16375.in[1] (.names)                                            1.014    21.192
n16375.out[0] (.names)                                           0.261    21.453
n16376.in[3] (.names)                                            1.014    22.467
n16376.out[0] (.names)                                           0.261    22.728
n16377.in[2] (.names)                                            1.014    23.742
n16377.out[0] (.names)                                           0.261    24.003
n16378.in[0] (.names)                                            1.014    25.016
n16378.out[0] (.names)                                           0.261    25.277
n16465.in[2] (.names)                                            1.014    26.291
n16465.out[0] (.names)                                           0.261    26.552
n16468.in[2] (.names)                                            1.014    27.566
n16468.out[0] (.names)                                           0.261    27.827
n16473.in[0] (.names)                                            1.014    28.841
n16473.out[0] (.names)                                           0.261    29.102
n16446.in[0] (.names)                                            1.014    30.116
n16446.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16445.in[1] (.names)                                            1.014    32.665
n16445.out[0] (.names)                                           0.261    32.926
n16447.in[0] (.names)                                            1.014    33.940
n16447.out[0] (.names)                                           0.261    34.201
n16474.in[1] (.names)                                            1.014    35.215
n16474.out[0] (.names)                                           0.261    35.476
n16476.in[0] (.names)                                            1.014    36.490
n16476.out[0] (.names)                                           0.261    36.751
n16477.in[0] (.names)                                            1.014    37.765
n16477.out[0] (.names)                                           0.261    38.026
n16442.in[0] (.names)                                            1.014    39.039
n16442.out[0] (.names)                                           0.261    39.300
n16484.in[1] (.names)                                            1.014    40.314
n16484.out[0] (.names)                                           0.261    40.575
n16485.in[1] (.names)                                            1.014    41.589
n16485.out[0] (.names)                                           0.261    41.850
n16486.in[0] (.names)                                            1.014    42.864
n16486.out[0] (.names)                                           0.261    43.125
n16487.in[0] (.names)                                            1.014    44.139
n16487.out[0] (.names)                                           0.261    44.400
n16533.in[0] (.names)                                            1.014    45.413
n16533.out[0] (.names)                                           0.261    45.674
n16515.in[0] (.names)                                            1.014    46.688
n16515.out[0] (.names)                                           0.261    46.949
n16512.in[1] (.names)                                            1.014    47.963
n16512.out[0] (.names)                                           0.261    48.224
n16513.in[1] (.names)                                            1.014    49.238
n16513.out[0] (.names)                                           0.261    49.499
n16514.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16514.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n16344.Q[0] (.latch clocked by pclk)
Endpoint  : n16503.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16344.clk[0] (.latch)                                           1.014     1.014
n16344.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16594.in[1] (.names)                                            1.014     2.070
n16594.out[0] (.names)                                           0.261     2.331
n16595.in[0] (.names)                                            1.014     3.344
n16595.out[0] (.names)                                           0.261     3.605
n16596.in[0] (.names)                                            1.014     4.619
n16596.out[0] (.names)                                           0.261     4.880
n16467.in[0] (.names)                                            1.014     5.894
n16467.out[0] (.names)                                           0.261     6.155
n16358.in[3] (.names)                                            1.014     7.169
n16358.out[0] (.names)                                           0.261     7.430
n16390.in[1] (.names)                                            1.014     8.444
n16390.out[0] (.names)                                           0.261     8.705
n16392.in[1] (.names)                                            1.014     9.719
n16392.out[0] (.names)                                           0.261     9.980
n16393.in[0] (.names)                                            1.014    10.993
n16393.out[0] (.names)                                           0.261    11.254
n16394.in[2] (.names)                                            1.014    12.268
n16394.out[0] (.names)                                           0.261    12.529
n16395.in[0] (.names)                                            1.014    13.543
n16395.out[0] (.names)                                           0.261    13.804
n16397.in[3] (.names)                                            1.014    14.818
n16397.out[0] (.names)                                           0.261    15.079
n16398.in[1] (.names)                                            1.014    16.093
n16398.out[0] (.names)                                           0.261    16.354
n16400.in[2] (.names)                                            1.014    17.367
n16400.out[0] (.names)                                           0.261    17.628
n16402.in[3] (.names)                                            1.014    18.642
n16402.out[0] (.names)                                           0.261    18.903
n16374.in[1] (.names)                                            1.014    19.917
n16374.out[0] (.names)                                           0.261    20.178
n16375.in[1] (.names)                                            1.014    21.192
n16375.out[0] (.names)                                           0.261    21.453
n16376.in[3] (.names)                                            1.014    22.467
n16376.out[0] (.names)                                           0.261    22.728
n16377.in[2] (.names)                                            1.014    23.742
n16377.out[0] (.names)                                           0.261    24.003
n16378.in[0] (.names)                                            1.014    25.016
n16378.out[0] (.names)                                           0.261    25.277
n16465.in[2] (.names)                                            1.014    26.291
n16465.out[0] (.names)                                           0.261    26.552
n16468.in[2] (.names)                                            1.014    27.566
n16468.out[0] (.names)                                           0.261    27.827
n16473.in[0] (.names)                                            1.014    28.841
n16473.out[0] (.names)                                           0.261    29.102
n16446.in[0] (.names)                                            1.014    30.116
n16446.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16445.in[1] (.names)                                            1.014    32.665
n16445.out[0] (.names)                                           0.261    32.926
n16447.in[0] (.names)                                            1.014    33.940
n16447.out[0] (.names)                                           0.261    34.201
n16474.in[1] (.names)                                            1.014    35.215
n16474.out[0] (.names)                                           0.261    35.476
n16476.in[0] (.names)                                            1.014    36.490
n16476.out[0] (.names)                                           0.261    36.751
n16477.in[0] (.names)                                            1.014    37.765
n16477.out[0] (.names)                                           0.261    38.026
n16442.in[0] (.names)                                            1.014    39.039
n16442.out[0] (.names)                                           0.261    39.300
n16484.in[1] (.names)                                            1.014    40.314
n16484.out[0] (.names)                                           0.261    40.575
n16485.in[1] (.names)                                            1.014    41.589
n16485.out[0] (.names)                                           0.261    41.850
n16486.in[0] (.names)                                            1.014    42.864
n16486.out[0] (.names)                                           0.261    43.125
n16487.in[0] (.names)                                            1.014    44.139
n16487.out[0] (.names)                                           0.261    44.400
n16533.in[0] (.names)                                            1.014    45.413
n16533.out[0] (.names)                                           0.261    45.674
n16515.in[0] (.names)                                            1.014    46.688
n16515.out[0] (.names)                                           0.261    46.949
n16512.in[1] (.names)                                            1.014    47.963
n16512.out[0] (.names)                                           0.261    48.224
n16502.in[0] (.names)                                            1.014    49.238
n16502.out[0] (.names)                                           0.261    49.499
n16503.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16503.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n16344.Q[0] (.latch clocked by pclk)
Endpoint  : n16312.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16344.clk[0] (.latch)                                           1.014     1.014
n16344.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16594.in[1] (.names)                                            1.014     2.070
n16594.out[0] (.names)                                           0.261     2.331
n16595.in[0] (.names)                                            1.014     3.344
n16595.out[0] (.names)                                           0.261     3.605
n16596.in[0] (.names)                                            1.014     4.619
n16596.out[0] (.names)                                           0.261     4.880
n16467.in[0] (.names)                                            1.014     5.894
n16467.out[0] (.names)                                           0.261     6.155
n16358.in[3] (.names)                                            1.014     7.169
n16358.out[0] (.names)                                           0.261     7.430
n16390.in[1] (.names)                                            1.014     8.444
n16390.out[0] (.names)                                           0.261     8.705
n16392.in[1] (.names)                                            1.014     9.719
n16392.out[0] (.names)                                           0.261     9.980
n16393.in[0] (.names)                                            1.014    10.993
n16393.out[0] (.names)                                           0.261    11.254
n16394.in[2] (.names)                                            1.014    12.268
n16394.out[0] (.names)                                           0.261    12.529
n16395.in[0] (.names)                                            1.014    13.543
n16395.out[0] (.names)                                           0.261    13.804
n16397.in[3] (.names)                                            1.014    14.818
n16397.out[0] (.names)                                           0.261    15.079
n16398.in[1] (.names)                                            1.014    16.093
n16398.out[0] (.names)                                           0.261    16.354
n16400.in[2] (.names)                                            1.014    17.367
n16400.out[0] (.names)                                           0.261    17.628
n16402.in[3] (.names)                                            1.014    18.642
n16402.out[0] (.names)                                           0.261    18.903
n16374.in[1] (.names)                                            1.014    19.917
n16374.out[0] (.names)                                           0.261    20.178
n16375.in[1] (.names)                                            1.014    21.192
n16375.out[0] (.names)                                           0.261    21.453
n16376.in[3] (.names)                                            1.014    22.467
n16376.out[0] (.names)                                           0.261    22.728
n16377.in[2] (.names)                                            1.014    23.742
n16377.out[0] (.names)                                           0.261    24.003
n16378.in[0] (.names)                                            1.014    25.016
n16378.out[0] (.names)                                           0.261    25.277
n16465.in[2] (.names)                                            1.014    26.291
n16465.out[0] (.names)                                           0.261    26.552
n16468.in[2] (.names)                                            1.014    27.566
n16468.out[0] (.names)                                           0.261    27.827
n16473.in[0] (.names)                                            1.014    28.841
n16473.out[0] (.names)                                           0.261    29.102
n16446.in[0] (.names)                                            1.014    30.116
n16446.out[0] (.names)                                           0.261    30.377
n16444.in[0] (.names)                                            1.014    31.390
n16444.out[0] (.names)                                           0.261    31.651
n16445.in[1] (.names)                                            1.014    32.665
n16445.out[0] (.names)                                           0.261    32.926
n16447.in[0] (.names)                                            1.014    33.940
n16447.out[0] (.names)                                           0.261    34.201
n16474.in[1] (.names)                                            1.014    35.215
n16474.out[0] (.names)                                           0.261    35.476
n16476.in[0] (.names)                                            1.014    36.490
n16476.out[0] (.names)                                           0.261    36.751
n16477.in[0] (.names)                                            1.014    37.765
n16477.out[0] (.names)                                           0.261    38.026
n16442.in[0] (.names)                                            1.014    39.039
n16442.out[0] (.names)                                           0.261    39.300
n16484.in[1] (.names)                                            1.014    40.314
n16484.out[0] (.names)                                           0.261    40.575
n16485.in[1] (.names)                                            1.014    41.589
n16485.out[0] (.names)                                           0.261    41.850
n16486.in[0] (.names)                                            1.014    42.864
n16486.out[0] (.names)                                           0.261    43.125
n16487.in[0] (.names)                                            1.014    44.139
n16487.out[0] (.names)                                           0.261    44.400
n16533.in[0] (.names)                                            1.014    45.413
n16533.out[0] (.names)                                           0.261    45.674
n16515.in[0] (.names)                                            1.014    46.688
n16515.out[0] (.names)                                           0.261    46.949
n16488.in[0] (.names)                                            1.014    47.963
n16488.out[0] (.names)                                           0.261    48.224
n16311.in[0] (.names)                                            1.014    49.238
n16311.out[0] (.names)                                           0.261    49.499
n16312.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16312.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n11912.Q[0] (.latch clocked by pclk)
Endpoint  : n17356.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11912.clk[0] (.latch)                                           1.014     1.014
n11912.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17024.in[0] (.names)                                            1.014     2.070
n17024.out[0] (.names)                                           0.261     2.331
n17025.in[0] (.names)                                            1.014     3.344
n17025.out[0] (.names)                                           0.261     3.605
n17026.in[0] (.names)                                            1.014     4.619
n17026.out[0] (.names)                                           0.261     4.880
n17028.in[1] (.names)                                            1.014     5.894
n17028.out[0] (.names)                                           0.261     6.155
n17007.in[0] (.names)                                            1.014     7.169
n17007.out[0] (.names)                                           0.261     7.430
n17006.in[0] (.names)                                            1.014     8.444
n17006.out[0] (.names)                                           0.261     8.705
n16972.in[0] (.names)                                            1.014     9.719
n16972.out[0] (.names)                                           0.261     9.980
n16973.in[2] (.names)                                            1.014    10.993
n16973.out[0] (.names)                                           0.261    11.254
n16975.in[0] (.names)                                            1.014    12.268
n16975.out[0] (.names)                                           0.261    12.529
n16976.in[0] (.names)                                            1.014    13.543
n16976.out[0] (.names)                                           0.261    13.804
n16977.in[0] (.names)                                            1.014    14.818
n16977.out[0] (.names)                                           0.261    15.079
n16978.in[2] (.names)                                            1.014    16.093
n16978.out[0] (.names)                                           0.261    16.354
n16980.in[0] (.names)                                            1.014    17.367
n16980.out[0] (.names)                                           0.261    17.628
n16981.in[0] (.names)                                            1.014    18.642
n16981.out[0] (.names)                                           0.261    18.903
n16982.in[1] (.names)                                            1.014    19.917
n16982.out[0] (.names)                                           0.261    20.178
n16983.in[1] (.names)                                            1.014    21.192
n16983.out[0] (.names)                                           0.261    21.453
n16987.in[0] (.names)                                            1.014    22.467
n16987.out[0] (.names)                                           0.261    22.728
n16988.in[0] (.names)                                            1.014    23.742
n16988.out[0] (.names)                                           0.261    24.003
n16989.in[0] (.names)                                            1.014    25.016
n16989.out[0] (.names)                                           0.261    25.277
n16990.in[0] (.names)                                            1.014    26.291
n16990.out[0] (.names)                                           0.261    26.552
n16991.in[0] (.names)                                            1.014    27.566
n16991.out[0] (.names)                                           0.261    27.827
n16995.in[0] (.names)                                            1.014    28.841
n16995.out[0] (.names)                                           0.261    29.102
n16996.in[0] (.names)                                            1.014    30.116
n16996.out[0] (.names)                                           0.261    30.377
n17000.in[1] (.names)                                            1.014    31.390
n17000.out[0] (.names)                                           0.261    31.651
n17003.in[1] (.names)                                            1.014    32.665
n17003.out[0] (.names)                                           0.261    32.926
n16998.in[0] (.names)                                            1.014    33.940
n16998.out[0] (.names)                                           0.261    34.201
n16999.in[0] (.names)                                            1.014    35.215
n16999.out[0] (.names)                                           0.261    35.476
n17432.in[2] (.names)                                            1.014    36.490
n17432.out[0] (.names)                                           0.261    36.751
n17445.in[2] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17449.in[1] (.names)                                            1.014    39.039
n17449.out[0] (.names)                                           0.261    39.300
n17451.in[3] (.names)                                            1.014    40.314
n17451.out[0] (.names)                                           0.261    40.575
n17452.in[1] (.names)                                            1.014    41.589
n17452.out[0] (.names)                                           0.261    41.850
n17455.in[1] (.names)                                            1.014    42.864
n17455.out[0] (.names)                                           0.261    43.125
n17351.in[0] (.names)                                            1.014    44.139
n17351.out[0] (.names)                                           0.261    44.400
n17352.in[1] (.names)                                            1.014    45.413
n17352.out[0] (.names)                                           0.261    45.674
n17353.in[1] (.names)                                            1.014    46.688
n17353.out[0] (.names)                                           0.261    46.949
n17354.in[0] (.names)                                            1.014    47.963
n17354.out[0] (.names)                                           0.261    48.224
n16303.in[0] (.names)                                            1.014    49.238
n16303.out[0] (.names)                                           0.261    49.499
n17356.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17356.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n17555.Q[0] (.latch clocked by pclk)
Endpoint  : n10501.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17555.clk[0] (.latch)                                           1.014     1.014
n17555.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18284.in[0] (.names)                                            1.014     2.070
n18284.out[0] (.names)                                           0.261     2.331
n18285.in[0] (.names)                                            1.014     3.344
n18285.out[0] (.names)                                           0.261     3.605
n18287.in[0] (.names)                                            1.014     4.619
n18287.out[0] (.names)                                           0.261     4.880
n18288.in[1] (.names)                                            1.014     5.894
n18288.out[0] (.names)                                           0.261     6.155
n18289.in[0] (.names)                                            1.014     7.169
n18289.out[0] (.names)                                           0.261     7.430
n18279.in[0] (.names)                                            1.014     8.444
n18279.out[0] (.names)                                           0.261     8.705
n18282.in[0] (.names)                                            1.014     9.719
n18282.out[0] (.names)                                           0.261     9.980
n18304.in[2] (.names)                                            1.014    10.993
n18304.out[0] (.names)                                           0.261    11.254
n18317.in[1] (.names)                                            1.014    12.268
n18317.out[0] (.names)                                           0.261    12.529
n18318.in[0] (.names)                                            1.014    13.543
n18318.out[0] (.names)                                           0.261    13.804
n18319.in[1] (.names)                                            1.014    14.818
n18319.out[0] (.names)                                           0.261    15.079
n18320.in[0] (.names)                                            1.014    16.093
n18320.out[0] (.names)                                           0.261    16.354
n18321.in[1] (.names)                                            1.014    17.367
n18321.out[0] (.names)                                           0.261    17.628
n18306.in[0] (.names)                                            1.014    18.642
n18306.out[0] (.names)                                           0.261    18.903
n18307.in[1] (.names)                                            1.014    19.917
n18307.out[0] (.names)                                           0.261    20.178
n18949.in[3] (.names)                                            1.014    21.192
n18949.out[0] (.names)                                           0.261    21.453
n18962.in[0] (.names)                                            1.014    22.467
n18962.out[0] (.names)                                           0.261    22.728
n18965.in[0] (.names)                                            1.014    23.742
n18965.out[0] (.names)                                           0.261    24.003
n18834.in[0] (.names)                                            1.014    25.016
n18834.out[0] (.names)                                           0.261    25.277
n18835.in[1] (.names)                                            1.014    26.291
n18835.out[0] (.names)                                           0.261    26.552
n18830.in[2] (.names)                                            1.014    27.566
n18830.out[0] (.names)                                           0.261    27.827
n18833.in[0] (.names)                                            1.014    28.841
n18833.out[0] (.names)                                           0.261    29.102
n18837.in[1] (.names)                                            1.014    30.116
n18837.out[0] (.names)                                           0.261    30.377
n18838.in[1] (.names)                                            1.014    31.390
n18838.out[0] (.names)                                           0.261    31.651
n18848.in[2] (.names)                                            1.014    32.665
n18848.out[0] (.names)                                           0.261    32.926
n18869.in[0] (.names)                                            1.014    33.940
n18869.out[0] (.names)                                           0.261    34.201
n18866.in[1] (.names)                                            1.014    35.215
n18866.out[0] (.names)                                           0.261    35.476
n18205.in[0] (.names)                                            1.014    36.490
n18205.out[0] (.names)                                           0.261    36.751
n18841.in[0] (.names)                                            1.014    37.765
n18841.out[0] (.names)                                           0.261    38.026
n18842.in[0] (.names)                                            1.014    39.039
n18842.out[0] (.names)                                           0.261    39.300
n18843.in[0] (.names)                                            1.014    40.314
n18843.out[0] (.names)                                           0.261    40.575
n18844.in[0] (.names)                                            1.014    41.589
n18844.out[0] (.names)                                           0.261    41.850
n18845.in[0] (.names)                                            1.014    42.864
n18845.out[0] (.names)                                           0.261    43.125
n18872.in[1] (.names)                                            1.014    44.139
n18872.out[0] (.names)                                           0.261    44.400
n18873.in[0] (.names)                                            1.014    45.413
n18873.out[0] (.names)                                           0.261    45.674
n18874.in[0] (.names)                                            1.014    46.688
n18874.out[0] (.names)                                           0.261    46.949
n18875.in[2] (.names)                                            1.014    47.963
n18875.out[0] (.names)                                           0.261    48.224
n10500.in[0] (.names)                                            1.014    49.238
n10500.out[0] (.names)                                           0.261    49.499
n10501.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10501.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n17555.Q[0] (.latch clocked by pclk)
Endpoint  : n18256.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17555.clk[0] (.latch)                                           1.014     1.014
n17555.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18284.in[0] (.names)                                            1.014     2.070
n18284.out[0] (.names)                                           0.261     2.331
n18285.in[0] (.names)                                            1.014     3.344
n18285.out[0] (.names)                                           0.261     3.605
n18287.in[0] (.names)                                            1.014     4.619
n18287.out[0] (.names)                                           0.261     4.880
n18288.in[1] (.names)                                            1.014     5.894
n18288.out[0] (.names)                                           0.261     6.155
n18289.in[0] (.names)                                            1.014     7.169
n18289.out[0] (.names)                                           0.261     7.430
n18279.in[0] (.names)                                            1.014     8.444
n18279.out[0] (.names)                                           0.261     8.705
n18797.in[1] (.names)                                            1.014     9.719
n18797.out[0] (.names)                                           0.261     9.980
n18802.in[2] (.names)                                            1.014    10.993
n18802.out[0] (.names)                                           0.261    11.254
n18803.in[1] (.names)                                            1.014    12.268
n18803.out[0] (.names)                                           0.261    12.529
n18804.in[0] (.names)                                            1.014    13.543
n18804.out[0] (.names)                                           0.261    13.804
n18805.in[1] (.names)                                            1.014    14.818
n18805.out[0] (.names)                                           0.261    15.079
n18809.in[1] (.names)                                            1.014    16.093
n18809.out[0] (.names)                                           0.261    16.354
n18807.in[2] (.names)                                            1.014    17.367
n18807.out[0] (.names)                                           0.261    17.628
n18808.in[0] (.names)                                            1.014    18.642
n18808.out[0] (.names)                                           0.261    18.903
n18812.in[0] (.names)                                            1.014    19.917
n18812.out[0] (.names)                                           0.261    20.178
n18822.in[0] (.names)                                            1.014    21.192
n18822.out[0] (.names)                                           0.261    21.453
n18820.in[0] (.names)                                            1.014    22.467
n18820.out[0] (.names)                                           0.261    22.728
n18662.in[0] (.names)                                            1.014    23.742
n18662.out[0] (.names)                                           0.261    24.003
n18793.in[1] (.names)                                            1.014    25.016
n18793.out[0] (.names)                                           0.261    25.277
n18824.in[1] (.names)                                            1.014    26.291
n18824.out[0] (.names)                                           0.261    26.552
n18826.in[0] (.names)                                            1.014    27.566
n18826.out[0] (.names)                                           0.261    27.827
n18827.in[0] (.names)                                            1.014    28.841
n18827.out[0] (.names)                                           0.261    29.102
n18828.in[0] (.names)                                            1.014    30.116
n18828.out[0] (.names)                                           0.261    30.377
n18829.in[2] (.names)                                            1.014    31.390
n18829.out[0] (.names)                                           0.261    31.651
n18670.in[0] (.names)                                            1.014    32.665
n18670.out[0] (.names)                                           0.261    32.926
n18579.in[0] (.names)                                            1.014    33.940
n18579.out[0] (.names)                                           0.261    34.201
n18576.in[1] (.names)                                            1.014    35.215
n18576.out[0] (.names)                                           0.261    35.476
n18581.in[0] (.names)                                            1.014    36.490
n18581.out[0] (.names)                                           0.261    36.751
n18587.in[1] (.names)                                            1.014    37.765
n18587.out[0] (.names)                                           0.261    38.026
n18584.in[0] (.names)                                            1.014    39.039
n18584.out[0] (.names)                                           0.261    39.300
n18580.in[0] (.names)                                            1.014    40.314
n18580.out[0] (.names)                                           0.261    40.575
n18582.in[0] (.names)                                            1.014    41.589
n18582.out[0] (.names)                                           0.261    41.850
n18583.in[0] (.names)                                            1.014    42.864
n18583.out[0] (.names)                                           0.261    43.125
n18267.in[0] (.names)                                            1.014    44.139
n18267.out[0] (.names)                                           0.261    44.400
n18594.in[1] (.names)                                            1.014    45.413
n18594.out[0] (.names)                                           0.261    45.674
n18259.in[0] (.names)                                            1.014    46.688
n18259.out[0] (.names)                                           0.261    46.949
n18235.in[1] (.names)                                            1.014    47.963
n18235.out[0] (.names)                                           0.261    48.224
n18255.in[0] (.names)                                            1.014    49.238
n18255.out[0] (.names)                                           0.261    49.499
n18256.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18256.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
