0.7
2020.2
Nov 18 2020
09:20:35
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sim_1/new/tb_RV32I.sv,1717761089,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/BUS_interconntor.sv,1717744479,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/CPU_core.sv,,BUS_interconntor;decoder;mux,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/CPU_core.sv,1717460130,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/ControlUnit.sv,,CPU_core,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/ControlUnit.sv,1717554170,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/DataPath.sv,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/defines.sv,ControlUnit,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/DataPath.sv,1717586179,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/Data_RAM.sv,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/defines.sv,ALU;DataPath;Register;RegisterFile;adder;extend;mux_2x1;mux_4x1,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/Data_RAM.sv,1717653518,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/new/GPIO.sv,,Data_RAM,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/GPO.sv,1717393285,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/Instruction_Memory.sv,,GPO,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/Instruction_Memory.sv,1717660738,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/RV32I.sv,,Instruction_Memory,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/RV32I.sv,1717760751,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/new/UART_Bus.sv,,RV32I,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/defines.sv,1717376150,verilog,,,,,,,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/sources_1/imports/new/FIFO.v,1716517055,verilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/sources_1/new/uart.v,,FIFO;fifo_control_unit;register_file,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/sources_1/new/uart.v,1717764095,verilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/sources_1/new/uartfifo.v,,baudrate_generator;receiver;transmitter;uart,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/sources_1/new/uartfifo.v,1717755036,verilog,,,,uart_fifo;uart_loop,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/new/GPIO.sv,1717671932,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/imports/new/Instruction_Memory.sv,,BUS_GPIO;GPIO;GPIOx;decoder_GPIO;mux_GPIO,,uvm,,,,,,
/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sources_1/new/UART_Bus.sv,1717758256,systemVerilog,,/home/yonn/vivado_project/20240603_RV32I_CPU_GPIO/20240603_RV32I_CPU_GPIO.srcs/sim_1/new/tb_RV32I.sv,,BUS_UART;UART_Bus;decoder_UART;mux_UART;uartx,,uvm,,,,,,
