--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5665 paths analyzed, 773 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.051ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/index_3 (SLICE_X17Y78.F2), 104 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_1 (FF)
  Destination:          XLXI_2/index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.049ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.009 - 0.011)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_1 to XLXI_2/index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.XQ      Tcko                  0.591   XLXI_2/indey<1>
                                                       XLXI_2/indey_1
    SLICE_X20Y77.G3      net (fanout=36)       1.724   XLXI_2/indey<1>
    SLICE_X20Y77.Y       Tilo                  0.759   XLXI_2/N40
                                                       XLXI_2/CurrentCounterState_cmp_lt00021_SW0
    SLICE_X21Y76.F2      net (fanout=2)        0.122   N41
    SLICE_X21Y76.X       Tilo                  0.704   XLXI_2/CurrentCounterState_cmp_lt0002
                                                       XLXI_2/CurrentCounterState_cmp_lt00021
    SLICE_X17Y72.G4      net (fanout=3)        0.601   XLXI_2/CurrentCounterState_cmp_lt0002
    SLICE_X17Y72.Y       Tilo                  0.704   XLXI_2/Char_mux0009<7>168
                                                       XLXI_2/index_and00001
    SLICE_X16Y75.G1      net (fanout=3)        0.452   XLXI_2/index_and0000
    SLICE_X16Y75.Y       Tilo                  0.759   XLXI_2/index_mux0000<0>243
                                                       XLXI_2/index_mux0000<0>213
    SLICE_X16Y75.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>213/O
    SLICE_X16Y75.X       Tilo                  0.759   XLXI_2/index_mux0000<0>243
                                                       XLXI_2/index_mux0000<0>243
    SLICE_X17Y78.G2      net (fanout=2)        0.923   XLXI_2/index_mux0000<0>243
    SLICE_X17Y78.Y       Tilo                  0.704   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<0>2176
    SLICE_X17Y78.F2      net (fanout=4)        0.387   XLXI_2/N9
    SLICE_X17Y78.CLK     Tfck                  0.837   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<3>1
                                                       XLXI_2/index_3
    -------------------------------------------------  ---------------------------
    Total                                     10.049ns (5.817ns logic, 4.232ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_1 (FF)
  Destination:          XLXI_2/index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.009 - 0.011)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_1 to XLXI_2/index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.XQ      Tcko                  0.591   XLXI_2/indey<1>
                                                       XLXI_2/indey_1
    SLICE_X20Y73.G2      net (fanout=36)       1.543   XLXI_2/indey<1>
    SLICE_X20Y73.Y       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq000331
    SLICE_X20Y73.F4      net (fanout=2)        0.367   XLXI_2/Char_cmp_eq0015
    SLICE_X20Y73.X       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq00031
    SLICE_X16Y74.F2      net (fanout=7)        0.861   XLXI_2/CurrentCounterState_cmp_eq0003
    SLICE_X16Y74.X       Tilo                  0.759   XLXI_2/index_mux0000<0>285
                                                       XLXI_2/index_mux0000<0>285
    SLICE_X16Y77.F1      net (fanout=1)        0.409   XLXI_2/index_mux0000<0>285
    SLICE_X16Y77.X       Tilo                  0.759   N191
                                                       XLXI_2/index_mux0000<0>2164_SW0
    SLICE_X17Y76.G3      net (fanout=1)        0.055   N191
    SLICE_X17Y76.Y       Tilo                  0.704   XLXI_2/index<0>
                                                       XLXI_2/index_mux0000<0>2164
    SLICE_X17Y78.G4      net (fanout=2)        0.334   XLXI_2/index_mux0000<0>2164
    SLICE_X17Y78.Y       Tilo                  0.704   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<0>2176
    SLICE_X17Y78.F2      net (fanout=4)        0.387   XLXI_2/N9
    SLICE_X17Y78.CLK     Tfck                  0.837   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<3>1
                                                       XLXI_2/index_3
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (5.872ns logic, 3.956ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_2 (FF)
  Destination:          XLXI_2/index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_2 to XLXI_2/index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y70.YQ      Tcko                  0.587   XLXI_2/indey<3>
                                                       XLXI_2/indey_2
    SLICE_X20Y77.G2      net (fanout=40)       1.249   XLXI_2/indey<2>
    SLICE_X20Y77.Y       Tilo                  0.759   XLXI_2/N40
                                                       XLXI_2/CurrentCounterState_cmp_lt00021_SW0
    SLICE_X21Y76.F2      net (fanout=2)        0.122   N41
    SLICE_X21Y76.X       Tilo                  0.704   XLXI_2/CurrentCounterState_cmp_lt0002
                                                       XLXI_2/CurrentCounterState_cmp_lt00021
    SLICE_X17Y72.G4      net (fanout=3)        0.601   XLXI_2/CurrentCounterState_cmp_lt0002
    SLICE_X17Y72.Y       Tilo                  0.704   XLXI_2/Char_mux0009<7>168
                                                       XLXI_2/index_and00001
    SLICE_X16Y75.G1      net (fanout=3)        0.452   XLXI_2/index_and0000
    SLICE_X16Y75.Y       Tilo                  0.759   XLXI_2/index_mux0000<0>243
                                                       XLXI_2/index_mux0000<0>213
    SLICE_X16Y75.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>213/O
    SLICE_X16Y75.X       Tilo                  0.759   XLXI_2/index_mux0000<0>243
                                                       XLXI_2/index_mux0000<0>243
    SLICE_X17Y78.G2      net (fanout=2)        0.923   XLXI_2/index_mux0000<0>243
    SLICE_X17Y78.Y       Tilo                  0.704   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<0>2176
    SLICE_X17Y78.F2      net (fanout=4)        0.387   XLXI_2/N9
    SLICE_X17Y78.CLK     Tfck                  0.837   XLXI_2/index<3>
                                                       XLXI_2/index_mux0000<3>1
                                                       XLXI_2/index_3
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (5.813ns logic, 3.757ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/index_1 (SLICE_X16Y78.G4), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/gramy (FF)
  Destination:          XLXI_2/index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.013ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.095 - 0.120)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/gramy to XLXI_2/index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.YQ      Tcko                  0.587   XLXI_2/gramy
                                                       XLXI_2/gramy
    SLICE_X14Y76.F1      net (fanout=22)       2.995   XLXI_2/gramy
    SLICE_X14Y76.X       Tilo                  0.759   XLXI_2/index_mux0000<0>157
                                                       XLXI_2/index_mux0000<0>157
    SLICE_X17Y77.G2      net (fanout=1)        0.399   XLXI_2/index_mux0000<0>157
    SLICE_X17Y77.Y       Tilo                  0.704   XLXI_2/index_mux0000<0>188
                                                       XLXI_2/index_mux0000<0>168
    SLICE_X17Y77.F4      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>168/O
    SLICE_X17Y77.X       Tilo                  0.704   XLXI_2/index_mux0000<0>188
                                                       XLXI_2/index_mux0000<0>188
    SLICE_X15Y76.G1      net (fanout=1)        0.519   XLXI_2/index_mux0000<0>188
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y78.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y78.CLK     Tgck                  0.892   XLXI_2/index<1>
                                                       XLXI_2/index_mux0000<1>1
                                                       XLXI_2/index_1
    -------------------------------------------------  ---------------------------
    Total                                     10.013ns (5.054ns logic, 4.959ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_1 (FF)
  Destination:          XLXI_2/index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.009 - 0.011)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_1 to XLXI_2/index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.XQ      Tcko                  0.591   XLXI_2/indey<1>
                                                       XLXI_2/indey_1
    SLICE_X20Y73.G2      net (fanout=36)       1.543   XLXI_2/indey<1>
    SLICE_X20Y73.Y       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq000331
    SLICE_X20Y73.F4      net (fanout=2)        0.367   XLXI_2/Char_cmp_eq0015
    SLICE_X20Y73.X       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq00031
    SLICE_X14Y74.F1      net (fanout=7)        1.211   XLXI_2/CurrentCounterState_cmp_eq0003
    SLICE_X14Y74.X       Tif5x                 1.152   XLXI_2/index_mux0000<0>1106
                                                       XLXI_2/index_mux0000<0>1106_G
                                                       XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.G4      net (fanout=1)        0.313   XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y78.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y78.CLK     Tgck                  0.892   XLXI_2/index<1>
                                                       XLXI_2/index_mux0000<1>1
                                                       XLXI_2/index_1
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (5.561ns logic, 4.457ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_2 (FF)
  Destination:          XLXI_2/index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_2 to XLXI_2/index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y70.YQ      Tcko                  0.587   XLXI_2/indey<3>
                                                       XLXI_2/indey_2
    SLICE_X20Y73.G1      net (fanout=40)       1.264   XLXI_2/indey<2>
    SLICE_X20Y73.Y       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq000331
    SLICE_X20Y73.F4      net (fanout=2)        0.367   XLXI_2/Char_cmp_eq0015
    SLICE_X20Y73.X       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq00031
    SLICE_X14Y74.F1      net (fanout=7)        1.211   XLXI_2/CurrentCounterState_cmp_eq0003
    SLICE_X14Y74.X       Tif5x                 1.152   XLXI_2/index_mux0000<0>1106
                                                       XLXI_2/index_mux0000<0>1106_G
                                                       XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.G4      net (fanout=1)        0.313   XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y78.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y78.CLK     Tgck                  0.892   XLXI_2/index<1>
                                                       XLXI_2/index_mux0000<1>1
                                                       XLXI_2/index_1
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (5.557ns logic, 4.178ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/index_2 (SLICE_X16Y79.G4), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/gramy (FF)
  Destination:          XLXI_2/index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.013ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.095 - 0.120)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/gramy to XLXI_2/index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.YQ      Tcko                  0.587   XLXI_2/gramy
                                                       XLXI_2/gramy
    SLICE_X14Y76.F1      net (fanout=22)       2.995   XLXI_2/gramy
    SLICE_X14Y76.X       Tilo                  0.759   XLXI_2/index_mux0000<0>157
                                                       XLXI_2/index_mux0000<0>157
    SLICE_X17Y77.G2      net (fanout=1)        0.399   XLXI_2/index_mux0000<0>157
    SLICE_X17Y77.Y       Tilo                  0.704   XLXI_2/index_mux0000<0>188
                                                       XLXI_2/index_mux0000<0>168
    SLICE_X17Y77.F4      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>168/O
    SLICE_X17Y77.X       Tilo                  0.704   XLXI_2/index_mux0000<0>188
                                                       XLXI_2/index_mux0000<0>188
    SLICE_X15Y76.G1      net (fanout=1)        0.519   XLXI_2/index_mux0000<0>188
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y79.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y79.CLK     Tgck                  0.892   XLXI_2/index<4>
                                                       XLXI_2/index_mux0000<2>
                                                       XLXI_2/index_2
    -------------------------------------------------  ---------------------------
    Total                                     10.013ns (5.054ns logic, 4.959ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_1 (FF)
  Destination:          XLXI_2/index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.018ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.009 - 0.011)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_1 to XLXI_2/index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.XQ      Tcko                  0.591   XLXI_2/indey<1>
                                                       XLXI_2/indey_1
    SLICE_X20Y73.G2      net (fanout=36)       1.543   XLXI_2/indey<1>
    SLICE_X20Y73.Y       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq000331
    SLICE_X20Y73.F4      net (fanout=2)        0.367   XLXI_2/Char_cmp_eq0015
    SLICE_X20Y73.X       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq00031
    SLICE_X14Y74.F1      net (fanout=7)        1.211   XLXI_2/CurrentCounterState_cmp_eq0003
    SLICE_X14Y74.X       Tif5x                 1.152   XLXI_2/index_mux0000<0>1106
                                                       XLXI_2/index_mux0000<0>1106_G
                                                       XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.G4      net (fanout=1)        0.313   XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y79.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y79.CLK     Tgck                  0.892   XLXI_2/index<4>
                                                       XLXI_2/index_mux0000<2>
                                                       XLXI_2/index_2
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (5.561ns logic, 4.457ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/indey_2 (FF)
  Destination:          XLXI_2/index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/indey_2 to XLXI_2/index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y70.YQ      Tcko                  0.587   XLXI_2/indey<3>
                                                       XLXI_2/indey_2
    SLICE_X20Y73.G1      net (fanout=40)       1.264   XLXI_2/indey<2>
    SLICE_X20Y73.Y       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq000331
    SLICE_X20Y73.F4      net (fanout=2)        0.367   XLXI_2/Char_cmp_eq0015
    SLICE_X20Y73.X       Tilo                  0.759   XLXI_2/CurrentCounterState_cmp_eq0003
                                                       XLXI_2/CurrentCounterState_cmp_eq00031
    SLICE_X14Y74.F1      net (fanout=7)        1.211   XLXI_2/CurrentCounterState_cmp_eq0003
    SLICE_X14Y74.X       Tif5x                 1.152   XLXI_2/index_mux0000<0>1106
                                                       XLXI_2/index_mux0000<0>1106_G
                                                       XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.G4      net (fanout=1)        0.313   XLXI_2/index_mux0000<0>1106
    SLICE_X15Y76.Y       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124_SW0
    SLICE_X15Y76.F3      net (fanout=1)        0.023   XLXI_2/index_mux0000<0>1124_SW0/O
    SLICE_X15Y76.X       Tilo                  0.704   XLXI_2/N0
                                                       XLXI_2/index_mux0000<0>1124
    SLICE_X16Y79.G4      net (fanout=5)        1.000   XLXI_2/N0
    SLICE_X16Y79.CLK     Tgck                  0.892   XLXI_2/index<4>
                                                       XLXI_2/index_mux0000<2>
                                                       XLXI_2/index_2
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (5.557ns logic, 4.178ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/F0 (SLICE_X46Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/qF0 (FF)
  Destination:          XLXI_4/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/qF0 to XLXI_4/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.YQ      Tcko                  0.470   XLXI_4/qF0
                                                       XLXI_4/qF0
    SLICE_X46Y48.BX      net (fanout=1)        0.364   XLXI_4/qF0
    SLICE_X46Y48.CLK     Tckdi       (-Th)    -0.134   XLXN_3
                                                       XLXI_4/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/reg11b_9 (SLICE_X55Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/reg11b_10 (FF)
  Destination:          XLXI_4/reg11b_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/reg11b_10 to XLXI_4/reg11b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.XQ      Tcko                  0.473   XLXI_4/reg11b<10>
                                                       XLXI_4/reg11b_10
    SLICE_X55Y50.BY      net (fanout=2)        0.398   XLXI_4/reg11b<10>
    SLICE_X55Y50.CLK     Tckdi       (-Th)    -0.135   XLXI_4/reg11b<10>
                                                       XLXI_4/reg11b_9
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.608ns logic, 0.398ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/ResDORdy/DInToggle (SLICE_X45Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/ResDORdy/DInToggle (FF)
  Destination:          XLXI_4/ResDORdy/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/ResDORdy/DInToggle to XLXI_4/ResDORdy/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.YQ      Tcko                  0.470   XLXI_4/ResDORdy/DInToggle
                                                       XLXI_4/ResDORdy/DInToggle
    SLICE_X45Y48.BY      net (fanout=2)        0.423   XLXI_4/ResDORdy/DInToggle
    SLICE_X45Y48.CLK     Tckdi       (-Th)    -0.135   XLXI_4/ResDORdy/DInToggle
                                                       XLXI_4/ResDORdy/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.605ns logic, 0.423ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_7/XLXI_3/CLKA
  Logical resource: XLXI_7/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   10.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5665 paths, 0 nets, and 2044 connections

Design statistics:
   Minimum period:  10.051ns{1}   (Maximum frequency:  99.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 28 11:41:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



