
---------- Begin Simulation Statistics ----------
final_tick                               534644231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701396                       # Number of bytes of host memory used
host_op_rate                                    61141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10052.22                       # Real time elapsed on the host
host_tick_rate                               53186689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612564179                       # Number of instructions simulated
sim_ops                                     614601755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534644                       # Number of seconds simulated
sim_ticks                                534644231500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.502826                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79523642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90881227                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9318421                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122408058                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10844999                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11098735                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253736                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156833325                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060749                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6082167                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206719                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16325954                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37080842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580299655                       # Number of instructions committed
system.cpu0.commit.committedOps             581319136                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    977859323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    701610483     71.75%     71.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163248691     16.69%     88.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38901677      3.98%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36774861      3.76%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12261159      1.25%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4258518      0.44%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2348210      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2129770      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16325954      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    977859323                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887185                       # Number of function calls committed.
system.cpu0.commit.int_insts                561296545                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950788                       # Number of loads committed
system.cpu0.commit.membars                    2037577                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037583      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322238485     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968983     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919194     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581319136                       # Class of committed instruction
system.cpu0.commit.refs                     251888205                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580299655                       # Number of Instructions Simulated
system.cpu0.committedOps                    581319136                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.822626                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.822626                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196198513                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3246190                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78368238                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633887072                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               352216565                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429234547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6086919                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8806617                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3280327                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156833325                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104446628                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    632820848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3020821                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650133187                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          153                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18646392                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148282                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344872535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90368641                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.614685                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         987016871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.659718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922013                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               533728136     54.07%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333396159     33.78%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61990699      6.28%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44287222      4.49%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10483188      1.06%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1849898      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260328      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     408      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020833      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           987016871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       70652145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6208894                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147780968                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.577991                       # Inst execution rate
system.cpu0.iew.exec_refs                   269473286                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75107585                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153800535                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194364414                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021074                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3698335                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76051100                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618377981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194365701                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4740010                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611323194                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1013773                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4236513                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6086919                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6355783                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9579317                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57319                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5303                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2442094                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14413626                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4113683                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5303                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884480                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5324414                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277016384                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605090815                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836855                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231822447                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.572098                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605175260                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746134020                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386812465                       # number of integer regfile writes
system.cpu0.ipc                              0.548659                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548659                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038453      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337411533     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213139      0.68%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018049      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196963268     31.97%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74418711     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616063204                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1438356                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002335                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 262588     18.26%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                998728     69.44%     87.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               177021     12.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615463052                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2220685500                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605090764                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        655441174                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615319185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616063204                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058796                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37058842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           103971                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13362618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    987016871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624167                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          559255425     56.66%     56.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287314518     29.11%     85.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101393046     10.27%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32548721      3.30%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5212566      0.53%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             601023      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             485752      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             100020      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             105800      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      987016871                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.582473                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10127488                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2660123                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194364414                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76051100                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1057669016                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11619875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167613362                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370577677                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7052396                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               359105748                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8711642                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16444                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            769777678                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629695628                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404692866                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425006470                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13339691                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6086919                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29115096                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34115185                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       769777634                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         89276                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14918153                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2757                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1579922466                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1245968729                       # The number of ROB writes
system.cpu0.timesIdled                       10851827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.735214                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4505692                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5077682                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           806078                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7750493                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            260955                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         395066                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          134111                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8721287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3191                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           478337                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095824                       # Number of branches committed
system.cpu1.commit.bw_lim_events               774892                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4038909                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264524                       # Number of instructions committed
system.cpu1.commit.committedOps              33282619                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198007130                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184062390     92.96%     92.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7057526      3.56%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2377082      1.20%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2063436      1.04%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       440805      0.22%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178063      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       942602      0.48%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110334      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       774892      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198007130                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320844                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049300                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248886                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083586     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266811     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896115      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282619                       # Class of committed instruction
system.cpu1.commit.refs                      12162938                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264524                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282619                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.172298                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.172298                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177283433                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               331233                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4319712                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39598310                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6038710                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12952219                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                478539                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625922                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2078538                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8721287                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6376102                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191274660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               118289                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40530491                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1612560                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043793                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6750498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4766647                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.203521                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198831439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.208965                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173782280     87.40%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14653525      7.37%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5903814      2.97%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3275708      1.65%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  950590      0.48%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  135349      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129940      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198831439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         314827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              504661                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7654181                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179945                       # Inst execution rate
system.cpu1.iew.exec_refs                    12978129                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946627                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151283660                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10043976                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018552                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           793299                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2987950                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37315899                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10031502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           604493                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35835354                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                971751                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1817623                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                478539                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3873687                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        31366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          171250                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5977                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       795090                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        73898                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           162                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90196                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        414465                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20975767                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35509255                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854792                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17929919                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178307                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35518507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44089958                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24091871                       # number of integer regfile writes
system.cpu1.ipc                              0.162014                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162014                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036067      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21344882     58.58%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11121445     30.52%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937310      5.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36439847                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1154417                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031680                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215134     18.64%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                822018     71.21%     89.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               117261     10.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35558181                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272954954                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35509243                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41349284                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34261286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36439847                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054613                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4033279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            89432                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1833019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198831439                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183270                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.631785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176115422     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15360005      7.73%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3974895      2.00%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1446118      0.73%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1371181      0.69%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             213162      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             259546      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              44992      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46118      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198831439                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182980                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6182566                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538337                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10043976                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2987950                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       199146266                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   870121100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162061005                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413816                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6690964                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7269205                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1616184                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5855                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48209720                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39050175                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26876563                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13418658                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7125491                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                478539                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15574468                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4462747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48209708                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29564                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12754617                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234553545                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75468899                       # The number of ROB writes
system.cpu1.timesIdled                           4603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3477410                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               536789                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4264246                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21723                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1088047                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4699083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9366819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       178907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41121                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25072967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2171065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50120472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2212186                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3261824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1577059                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3090524                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              317                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            244                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1436412                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1436408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3261824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           438                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14065050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14065050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    401618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               401618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4699235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4699235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4699235                       # Request fanout histogram
system.membus.respLayer1.occupancy        24403920867                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16652276235                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    645549111.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1118992600.984804                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        87500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3356342000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528834289500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5809942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90086333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90086333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90086333                       # number of overall hits
system.cpu0.icache.overall_hits::total       90086333                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14360295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14360295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14360295                       # number of overall misses
system.cpu0.icache.overall_misses::total     14360295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183672869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183672869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183672869498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183672869498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104446628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104446628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104446628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104446628                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137489                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137489                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137489                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137489                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12790.327044                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12790.327044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12790.327044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12790.327044                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2703                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.343284                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12843012                       # number of writebacks
system.cpu0.icache.writebacks::total         12843012                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1517250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1517250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1517250                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1517250                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12843045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12843045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12843045                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12843045                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157996736998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157996736998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157996736998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157996736998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122963                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122963                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.replacements              12843012                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90086333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90086333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14360295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14360295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183672869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183672869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104446628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104446628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12790.327044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12790.327044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1517250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1517250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12843045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12843045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157996736998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157996736998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12302.124379                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102927901                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12843012                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.014312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221736300                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221736300                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236529321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236529321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236529321                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236529321                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16207788                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16207788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16207788                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16207788                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 597083277180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 597083277180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 597083277180                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 597083277180                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252737109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252737109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252737109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252737109                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064129                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36839.282275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36839.282275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36839.282275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36839.282275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6174643                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       362573                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4097                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.650023                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.497193                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11166491                       # number of writebacks
system.cpu0.dcache.writebacks::total         11166491                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5434223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5434223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5434223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5434223                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10773565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10773565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10773565                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10773565                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 239653681622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 239653681622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 239653681622                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 239653681622                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042628                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042628                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042628                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042628                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11166491                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169328347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169328347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12491389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12491389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 374842367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 374842367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181819736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181819736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30008.061313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30008.061313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3089022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3089022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9402367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9402367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 176817613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 176817613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18805.648992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18805.648992                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67200974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67200974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3716399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3716399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 222240910180                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 222240910180                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59800.067264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59800.067264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2345201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2345201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1371198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1371198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62836068122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62836068122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45825.670780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45825.670780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.393460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.393460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8142.091153                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8142.091153                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4423.357664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4423.357664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       469000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       469000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074457                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074457                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3423.357664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3423.357664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405905                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405905                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32506207500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32506207500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398648                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398648                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80083.289193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80083.289193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405905                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405905                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32100302500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32100302500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398648                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398648                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79083.289193                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79083.289193                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248324078                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11179253                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.212940                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518697381                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518697381                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12803738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9903065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              116914                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22826647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12803738                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9903065                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2930                       # number of overall hits
system.l2.overall_hits::.cpu1.data             116914                       # number of overall hits
system.l2.overall_hits::total                22826647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914735                       # number of demand (read+write) misses
system.l2.demand_misses::total                2218747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39306                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262266                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2440                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914735                       # number of overall misses
system.l2.overall_misses::total               2218747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3392442489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130320773988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    228940499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93405064739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227347221715                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3392442489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130320773988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    228940499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93405064739                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227347221715                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12843044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11165331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25045394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12843044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11165331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25045394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.454376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.454376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86308.514960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103243.511263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93828.073361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102111.611274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102466.491995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86308.514960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103243.511263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93828.073361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102111.611274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102466.491995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             145357                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4950                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.365051                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2405066                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1577059                       # number of writebacks
system.l2.writebacks::total                   1577059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50794                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47495                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50794                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1214771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2167953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1214771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2559380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4727333                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2998176991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 114862401091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    202709499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84061865249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 202125152830                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2998176991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 114862401091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    202709499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84061865249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 243023591207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 445148744037                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94554.777066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92224.063791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93233.180253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94554.777066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92224.063791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94954.087008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94164.879867                       # average overall mshr miss latency
system.l2.replacements                        6847345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2662278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2662278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2662278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2662278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22305111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22305111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22305111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22305111                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2559380                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2559380                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 243023591207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 243023591207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94954.087008                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94954.087008                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10391.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6573.170732                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       457500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       352500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       810000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.958333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19891.304348                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19756.097561                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           965288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1034625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1463284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81180626243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66523621451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147704247694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1763428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2497909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.452607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.585804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101712.263817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100013.863842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100940.246524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       773221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       662871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1436092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71527874792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59722495957                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131250370749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.438476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.902503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92506.378890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90096.709551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91394.124296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12803738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12806668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3392442489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    228940499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3621382988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12843044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12848414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.454376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86308.514960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93828.073361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86748.023475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2998176991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    202709499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3200886490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76785.647220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8937777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8985354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       464126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       249591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          713717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49140147745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26881443288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76021591033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9401903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9699071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105876.739818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107701.973581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106515.034717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23542                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       441550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       248625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       690175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43334526299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24339369292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67673895591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.046964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98141.832859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97895.904644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98053.240977                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           77                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                86                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          526                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             537                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5887997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       148498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6036495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          603                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.872305                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.550000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861958                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11193.910646                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13499.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11241.145251                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          431                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8522492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8655992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.350000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.703050                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19773.763341                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19762.538813                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    52492217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6847530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.665862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.751352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.529337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.508446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.054081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.145363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.542990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 406955298                       # Number of tag accesses
system.l2.tags.data_accesses                406955298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2514368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      77770816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58338112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    161910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300686848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2514368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2667840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100931776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100931776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1215169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2529845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4698232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1577059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1577059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4702881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145462742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           287054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109115761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    302837047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             562405484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4702881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       287054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4989935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188783064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188783064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188783064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4702881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145462742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          287054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109115761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    302837047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            751188548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1565081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1192829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    896234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2526455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005157599250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95679                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8658888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1472982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4698232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1577059                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4698232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1577059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            209285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            241420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            837664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            305055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            321622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            305474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            279534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            262487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           281080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           230794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           232241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           219911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           218738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            132805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            158796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69835                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 187776077721                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23286010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            275098615221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40319.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59069.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3452485                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  986243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4698232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1577059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1253919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  763482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  342263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  275149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  238536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  207478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  181369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  168365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  158033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 170661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 268734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 159124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  99893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  77301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  32183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1783532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.278340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.289361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.215815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1021234     57.26%     57.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       362373     20.32%     77.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88115      4.94%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46967      2.63%     85.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34063      1.91%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28505      1.60%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26220      1.47%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26841      1.50%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149214      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1783532                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.675279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.297803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.168693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95674     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95679                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81490     85.17%     85.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1361      1.42%     86.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7966      8.33%     94.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3249      3.40%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1146      1.20%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              309      0.32%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              298060928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2625920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100163968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300686848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100931776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    562.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534644169500                       # Total gap between requests
system.mem_ctrls.avgGap                      85198.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2514304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76341056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57358976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    161693120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100163968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4702760.923737751320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142788515.244646400213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 287054.439116304216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 107284382.062953218818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 302431243.943945944309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187346953.541385054588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1215169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2529845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1577059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1372212363                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64588503984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    102197651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46372544857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 162663156366                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12757908870801                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34927.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53151.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42617.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50873.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64297.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8089683.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6232049040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3312405030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13897810080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3825873720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42204255600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109969616070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112697392800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292139402340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.418319                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 291639414801                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17852900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 225151916699                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6502398000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3456098910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19354612200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4343729040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42204255600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177062614050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56198026080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309121733880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.182118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143957742301                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17852900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 372833589199                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5366972382.716049                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25138591237.275776                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197030136000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99919468500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434724763000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6370067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6370067                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6370067                       # number of overall hits
system.cpu1.icache.overall_hits::total        6370067                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6035                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6035                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6035                       # number of overall misses
system.cpu1.icache.overall_misses::total         6035                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    304162500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    304162500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    304162500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    304162500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6376102                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6376102                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6376102                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6376102                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000947                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000947                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50399.751450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50399.751450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50399.751450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50399.751450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5338                       # number of writebacks
system.cpu1.icache.writebacks::total             5338                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          665                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5370                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5370                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    270097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    270097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    270097500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    270097500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000842                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000842                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5338                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6370067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6370067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    304162500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    304162500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6376102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6376102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50399.751450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50399.751450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          665                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    270097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    270097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50297.486034                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.222368                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6272742                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5338                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1175.110903                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346449500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.222368                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12757574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12757574                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9027847                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9027847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9027847                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9027847                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2589375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2589375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2589375                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2589375                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254618796758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254618796758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254618796758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254618796758                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11617222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11617222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11617222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11617222                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222891                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222891                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222891                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222891                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98332.144536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98332.144536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98332.144536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98332.144536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1743984                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       152717                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1951                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.201595                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.276269                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031158                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031158                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1970597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1970597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1970597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1970597                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618778                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618778                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61484717361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61484717361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61484717361                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61484717361                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053264                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053264                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053264                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053264                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031158                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8164483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8164483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1557042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1557042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126803630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126803630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9721525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9721525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81438.799018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81438.799018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1259666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1259666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28018987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28018987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94220.742427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94220.742427                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       863364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        863364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1032333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1032333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127815166258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127815166258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.544566                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.544566                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123811.954338                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123811.954338                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       710931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       710931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33465729861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33465729861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104124.211613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104124.211613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5434500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5434500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36969.387755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36969.387755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61860.465116                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61860.465116                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4407.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4407.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425771                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425771                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35632564500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35632564500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83689.505626                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83689.505626                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425771                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425771                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35206793500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35206793500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82689.505626                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82689.505626                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.899469                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10663417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044444                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.209659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346461000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.899469                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26316547                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26316547                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22548208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4239337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22383701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5270286                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4718035                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             321                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           245                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2523339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2523339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12848415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9699794                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          623                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38529100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33512063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75164789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643907520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429235968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132019072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3205847872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11592045                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102605696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36638953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34221872     93.40%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2375947      6.48%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41126      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36638953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50107066293                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16770270939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19285412224                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567143316                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8082444                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               605554218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 301995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706296                       # Number of bytes of host memory used
host_op_rate                                   302944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2374.91                       # Real time elapsed on the host
host_tick_rate                               29857989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717209870                       # Number of instructions simulated
sim_ops                                     719464351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070910                       # Number of seconds simulated
sim_ticks                                 70909986500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.793287                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14643049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15286091                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2586085                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26467046                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34118                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16921                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28284491                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11333                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5078                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2195758                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11639811                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2700201                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252789                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45955671                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53323497                       # Number of instructions committed
system.cpu0.commit.committedOps              53445411                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    119286251                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.448043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.436912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99254695     83.21%     83.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11102819      9.31%     92.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2804181      2.35%     94.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1461415      1.23%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       671664      0.56%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       318846      0.27%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       339519      0.28%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       632911      0.53%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2700201      2.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    119286251                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69970                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52592682                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13303090                       # Number of loads committed
system.cpu0.commit.membars                     183756                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184440      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38180125     71.44%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6748      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13307594     24.90%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761360      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53445411                       # Class of committed instruction
system.cpu0.commit.refs                      15069837                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53323497                       # Number of Instructions Simulated
system.cpu0.committedOps                     53445411                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.600035                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.600035                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             54843081                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               393187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12812732                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             110053832                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12565434                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55455032                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2197536                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1204317                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2001592                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28284491                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7174113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    113818523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               131362                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          736                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124568693                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          204                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5175736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.204010                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10655237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14677167                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.898485                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         127062675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.984642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.049332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51826749     40.79%     40.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39955022     31.45%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23226067     18.28%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10792825      8.49%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  433723      0.34%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  559363      0.44%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165310      0.13%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26840      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   76776      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           127062675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2806                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2052                       # number of floating regfile writes
system.cpu0.idleCycles                       11580298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2455165                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18427907                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625233                       # Inst execution rate
system.cpu0.iew.exec_refs                    24738512                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1942819                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18885383                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24679882                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            109817                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1120532                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2184272                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99324900                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22795693                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2604150                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86684129                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                124334                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5574626                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2197536                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5815592                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       162085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           26218                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11376792                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       417525                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           251                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889230                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1565935                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61139370                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82855834                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819131                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50081176                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.597620                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83468517                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111219664                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63031827                       # number of integer regfile writes
system.cpu0.ipc                              0.384610                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.384610                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186015      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63281912     70.87%     71.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6994      0.01%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1939      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1376      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               316      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23850419     26.71%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1957710      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89288279                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6619                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3280                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3354                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     507906                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005688                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 316679     62.35%     62.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     62.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     26      0.01%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                175578     34.57%     96.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15571      3.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89606849                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         306270246                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82852554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        145201282                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98970125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89288279                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             354775                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45879491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           129726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101986                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19638557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    127062675                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.702711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.174175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           79422902     62.51%     62.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25139036     19.78%     82.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11734125      9.23%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5581361      4.39%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3389666      2.67%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             866622      0.68%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             530113      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             326342      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72508      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      127062675                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.644016                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           267963                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           21459                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24679882                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2184272                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5114                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       138642973                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3177012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32330198                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39958565                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                630915                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15173999                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14261540                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               413660                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            137016910                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             105583225                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           79436266                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54300610                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                601750                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2197536                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16129684                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39477705                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2838                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       137014072                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6930648                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            101788                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4578510                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        101830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   215968425                       # The number of ROB reads
system.cpu0.rob.rob_writes                  206593172                       # The number of ROB writes
system.cpu0.timesIdled                         113583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1565                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.496278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14613355                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14836454                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2583758                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         26093942                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15494                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18568                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3074                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27805917                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1470                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4438                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2202315                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11247768                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2446180                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46790977                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51322194                       # Number of instructions committed
system.cpu1.commit.committedOps              51417185                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113689789                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.452259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.420962                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93738566     82.45%     82.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11300592      9.94%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2823954      2.48%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1440625      1.27%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664403      0.58%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       336775      0.30%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       334975      0.29%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603719      0.53%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2446180      2.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113689789                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23346                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50624632                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12774615                       # Number of loads committed
system.cpu1.commit.membars                     143494                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143494      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37073535     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12779053     24.85%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1420472      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51417185                       # Class of committed instruction
system.cpu1.commit.refs                      14199525                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51322194                       # Number of Instructions Simulated
system.cpu1.committedOps                     51417185                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.416608                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.416608                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             51093396                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               383588                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12816482                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108922552                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10702670                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55602334                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2203181                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1199360                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1953369                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27805917                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7036601                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110453620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               102432                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     123431061                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5169248                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.224195                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8516689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14628849                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.995206                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121554950                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.018973                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.039624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46690382     38.41%     38.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39963537     32.88%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23028568     18.94%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10715927      8.82%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408029      0.34%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  546460      0.45%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  134460      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19147      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48440      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121554950                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2470682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2467824                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18085385                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.686056                       # Inst execution rate
system.cpu1.iew.exec_refs                    23862619                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1619855                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19173186                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24143229                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             82624                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1100084                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1982555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98140221                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22242764                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2620805                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85088518                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                129649                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4458017                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2203181                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4701743                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       140365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18210                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11368614                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       557645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       912048                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1555776                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59694464                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81308446                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819189                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48901026                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.655578                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81966376                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109079949                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62197630                       # number of integer regfile writes
system.cpu1.ipc                              0.413803                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.413803                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144310      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62663670     71.44%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 319      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23277524     26.54%     98.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1623146      1.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87709323                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     452500                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005159                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304188     67.22%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                146606     32.40%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1706      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              88017513                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         297562874                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81308446                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        144863318                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97871271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87709323                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             268950                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46723036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         72145                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20253781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121554950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.721561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74608935     61.38%     61.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24500517     20.16%     81.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11899451      9.79%     91.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5602848      4.61%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3347768      2.75%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             778403      0.64%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             465101      0.38%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287749      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              64178      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121554950                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.707187                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           236243                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15756                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24143229                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1982555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    816                       # number of misc regfile reads
system.cpu1.numCycles                       124025632                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17706476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31677790                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38666855                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                637395                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13298794                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13507328                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               430230                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135649748                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104428140                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78869539                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54406572                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                154019                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2203181                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14898448                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40202684                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135649748                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5070165                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75997                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4369824                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         76001                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209447754                       # The number of ROB reads
system.cpu1.rob.rob_writes                  204295563                       # The number of ROB writes
system.cpu1.timesIdled                          22990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1784877                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               674155                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2971891                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13258                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                551720                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3156486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6188189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2710127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1880677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5421379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1973302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3021925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368988                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2663221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23388                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10084                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100434                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3021925                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9310430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9310430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223438784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223438784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30662                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3155978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3155978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3155978                       # Request fanout histogram
system.membus.respLayer1.occupancy        16235760423                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8269820097                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                252                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12607690.476190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25031197.512053                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     79422500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69321417500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1588569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7058525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7058525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7058525                       # number of overall hits
system.cpu0.icache.overall_hits::total        7058525                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115587                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115587                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115587                       # number of overall misses
system.cpu0.icache.overall_misses::total       115587                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8722352982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8722352982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8722352982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8722352982                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7174112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7174112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7174112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7174112                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016112                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016112                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016112                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016112                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75461.366607                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75461.366607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75461.366607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75461.366607                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28773                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              393                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.213740                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107459                       # number of writebacks
system.cpu0.icache.writebacks::total           107459                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8113                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107474                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107474                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107474                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107474                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8123984982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8123984982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8123984982                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8123984982                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014981                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014981                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.replacements                107459                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7058525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7058525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115587                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115587                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8722352982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8722352982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7174112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7174112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75461.366607                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75461.366607                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107474                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107474                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8123984982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8123984982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75590.235610                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7167475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107506                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.670465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14455698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14455698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17383950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17383950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17383950                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17383950                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6248669                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6248669                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6248669                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6248669                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 411440038444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 411440038444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 411440038444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 411440038444                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23632619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23632619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23632619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23632619                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.264409                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.264409                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.264409                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.264409                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65844.428381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65844.428381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65844.428381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65844.428381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7503213                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       418178                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           175054                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6324                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.862277                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.125553                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1320563                       # number of writebacks
system.cpu0.dcache.writebacks::total          1320563                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4897542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4897542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4897542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4897542                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1351127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1351127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1351127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1351127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  96376564459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  96376564459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  96376564459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  96376564459                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057172                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1320553                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16160224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16160224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5772431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5772431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 379703590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 379703590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21932655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21932655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.263189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.263189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65778.800994                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65778.800994                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4514394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4514394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1258037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1258037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89979424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89979424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71523.670607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71523.670607                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1223726                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1223726                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       476238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       476238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31736448444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31736448444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66639.891071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66639.891071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       383148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       383148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        93090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6397140459                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6397140459                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68719.953368                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68719.953368                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29793.139293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29793.139293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1029                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1029                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          414                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          414                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9896.135266                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9896.135266                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        56023                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        56023                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40181000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40181000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7185.443491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7185.443491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34719000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34719000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6322.892005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6322.892005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       565500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       565500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2866                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2866                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    112971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    112971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5078                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5078                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39417.655269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39417.655269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2866                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2866                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38417.655269                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38417.655269                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.872205                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18865239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1341710                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.060594                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.872205                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48865092                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48865092                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              336245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              312253                       # number of demand (read+write) hits
system.l2.demand_hits::total                   663429                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11739                       # number of overall hits
system.l2.overall_hits::.cpu0.data             336245                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3192                       # number of overall hits
system.l2.overall_hits::.cpu1.data             312253                       # number of overall hits
system.l2.overall_hits::total                  663429                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            982004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            908245                       # number of demand (read+write) misses
system.l2.demand_misses::total                2005353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95707                       # number of overall misses
system.l2.overall_misses::.cpu0.data           982004                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19397                       # number of overall misses
system.l2.overall_misses::.cpu1.data           908245                       # number of overall misses
system.l2.overall_misses::total               2005353                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7822661486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  89837030251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1670360976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83211763757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     182541816470                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7822661486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  89837030251                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1670360976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83211763757                       # number of overall miss cycles
system.l2.overall_miss_latency::total    182541816470                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1318249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1220498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2668782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1318249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1220498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2668782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.890745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.744931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.858692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.744159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.751411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.890745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.744931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.858692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.744159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.751411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81735.520767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91483.364885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86114.397897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91618.190859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91027.273737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81735.520767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91483.364885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86114.397897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91618.190859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91027.273737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              73938                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2631                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.102623                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1057226                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              368988                       # number of writebacks
system.l2.writebacks::total                    368988                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          28325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51389                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         28325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51389                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       953679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       885671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1953964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       953679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       885671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1200344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3154308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6857193488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78654299291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1464632478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73036239297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160012364554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6857193488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78654299291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1464632478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73036239297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 102046651679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262059016233                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.723444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.725664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.732156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.723444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.725664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.181928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82474.605492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82464.300284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81891.152833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82474.605492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82464.300284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85014.505574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83079.717083                       # average overall mshr miss latency
system.l2.replacements                        4965237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       445404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           445404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       445404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       445404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1977821                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1977821                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1977823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1977823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1200344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1200344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 102046651679                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 102046651679                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85014.505574                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85014.505574                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2604                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           989                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1901                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1085000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1476000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2561000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.414923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.428695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.421976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1189.692982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1492.416582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1347.185692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          908                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          985                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18248495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     19930999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     38179494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.413103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.426961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.420200                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.461454                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20234.516751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.776545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                374                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          548                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              942                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3465000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2175000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5640000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          763                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          553                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.718218                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.712477                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.715805                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6322.992701                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5520.304569                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5987.261146                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10887500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7857000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18744500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.710354                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.703436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.707447                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.638376                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20197.943445                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20133.727175                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          63880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108066                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6052163451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4474309956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10526473407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.807851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.814830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94742.696478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101260.805595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97407.819360                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7846                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         100220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5059077460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3957576461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9016653921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.725409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88197.162881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92339.449381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89968.608272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7822661486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1670360976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9493022462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.890745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.858692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.885177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81735.520767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86114.397897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82473.436735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6857193488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1464632478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8321825966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72607.412410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       321051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       302889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            623940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       918124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       864059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1782183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83784866800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78737453801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162522320601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1239175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1166948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.740916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.740443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91256.591484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91125.089607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91192.835192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21806                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43053                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       896318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       842812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1739130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73595221831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69078662836                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142673884667                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.723318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.722236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82108.383220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81962.125404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82037.504193                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               157                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             260                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7793498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       835000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8628498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           417                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.596774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.844444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.623501                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35105.846847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21973.684211                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33186.530769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2284498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       556998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2841496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.314516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.622222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.347722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19525.623932                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19892.785714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19596.524138                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                     6212511                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4965571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.637386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.316750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.523060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.414647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.861261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.246720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.107207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45751611                       # Number of tag accesses
system.l2.tags.data_accesses                 45751611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6113920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61050624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1221440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56691136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     74746304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          199823424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6113920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1221440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7335360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23615232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23615232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         953916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         885799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1167911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3122241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86220860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        860959464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17225218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        799480282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1054101230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2817987055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86220860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17225218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103446078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      333031117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            333031117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      333031117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86220860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       860959464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17225218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       799480282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1054101230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3151018171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    942522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    878255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1157175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000385870750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21905                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5593724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3122241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368990                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3122241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            134196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            143878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            154399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            229418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            227072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            210237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            159300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            164986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           236225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           337472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           132426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86307158518                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15462825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144292752268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27907.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46657.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2593970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  325280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3122241                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  749576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  617083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  395975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  200693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  163586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  136941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  114177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  65284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  89311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  21361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       533922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.924491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.983440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.945013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       163891     30.70%     30.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116324     21.79%     52.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40727      7.63%     60.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27005      5.06%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21184      3.97%     69.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16143      3.02%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12578      2.36%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10357      1.94%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125713     23.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       533922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.177402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     96.059583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.572299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13016     59.42%     59.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5995     27.37%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2000      9.13%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          467      2.13%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          150      0.68%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           76      0.35%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           48      0.22%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      0.18%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           16      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           15      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21905                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17860     81.53%     81.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              579      2.64%     84.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1936      8.84%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              886      4.04%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              402      1.84%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              137      0.63%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              197924160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1899264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23078912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               199823424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23615360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2791.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       325.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2817.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    333.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70909958000                       # Total gap between requests
system.mem_ctrls.avgGap                      20310.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6113792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60321408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1221440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56208320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     74059200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23078912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86219054.632029876113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 850675778.932774186134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17225218.340719893575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 792671424.355721831322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1044411424.334427237511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 325467725.198340058327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       953916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       885799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1167911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368990                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2907452620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39267663015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    673154649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36446184290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  64998297694                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1746366142201                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30434.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41164.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35271.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41144.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55653.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4732827.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2290105020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1217223480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12048014580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956601540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5597526480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31148068380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        999482400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54257021880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.153465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2266618326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2367820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66275548174                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1522105200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            809010510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10032899520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          925793100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5597526480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29753958390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2173469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50814762960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        716.609401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5296109094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2367820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63246057406                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1016                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          509                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17480205.304519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22235833.812767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    243382500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            509                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62012562000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8897424500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7012694                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7012694                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7012694                       # number of overall hits
system.cpu1.icache.overall_hits::total        7012694                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23907                       # number of overall misses
system.cpu1.icache.overall_misses::total        23907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1853794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1853794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1853794000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1853794000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7036601                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7036601                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7036601                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7036601                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77541.891496                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77541.891496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77541.891496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77541.891496                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1078                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.869565                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22589                       # number of writebacks
system.cpu1.icache.writebacks::total            22589                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1318                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1318                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22589                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22589                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22589                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22589                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1743504000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1743504000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1743504000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1743504000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22589                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7012694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7012694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1853794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1853794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7036601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7036601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77541.891496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77541.891496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22589                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22589                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1743504000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1743504000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77183.762008                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7137978                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22621                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           315.546528                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14095791                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14095791                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16967096                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16967096                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16967096                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16967096                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5885181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5885181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5885181                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5885181                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 393801406907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 393801406907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 393801406907                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 393801406907                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22852277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22852277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22852277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22852277                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257531                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257531                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257531                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257531                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66914.068897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66914.068897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66914.068897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66914.068897                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6071500                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       515123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           147050                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7831                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.288677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.779977                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1219442                       # number of writebacks
system.cpu1.dcache.writebacks::total          1219442                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4633807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4633807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4633807                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4633807                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1251374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1251374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1251374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1251374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89231488797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89231488797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89231488797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89231488797                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054759                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054759                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054759                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054759                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1219432                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15898143                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15898143                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5581719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5581719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 373180359500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 373180359500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21479862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21479862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.259858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.259858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66857.604172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66857.604172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4397072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4397072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84559301000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84559301000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71379.323123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71379.323123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1068953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1068953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       303462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       303462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20621047407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20621047407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.221115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.221115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67952.651096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67952.651096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       236735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       236735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4672187797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4672187797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70019.449353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70019.449353                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38385500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38385500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43769.099202                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43769.099202                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          257                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          257                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34803.225806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34803.225806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6439.272443                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6439.272443                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5545.183714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5545.183714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       681500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       681500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       650500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       650500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    131018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    131018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46708.734403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46708.734403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    128213000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    128213000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.632041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.632041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45708.734403                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45708.734403                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.370612                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18322507                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1242324                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.748574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.370612                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47148187                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47148187                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2573460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       814392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2224631                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4596250                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2112444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25899                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36365                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130062                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2443397                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          417                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       322379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4002349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3702985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8095480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13753984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168883648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2891392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156155456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341684480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7153086                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26486272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9828623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.243921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7523836     76.55%     76.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2212162     22.51%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  92625      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9828623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5382190561                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2024051638                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161314792                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1875023467                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34066134                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
