
*** Running vivado
    with args -log CPU_Intergration_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_Intergration_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU_Intergration_0.tcl -notrace
Command: synth_design -top CPU_Intergration_0 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32192 
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv:152]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:49]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:56]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:57]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:44]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:45]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:47]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:48]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:49]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:76]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in Control_Status_Register_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in External_Controller_Unit with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:59]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in Inst_Memory with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in Instruction_Execute with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:73]
WARNING: [Synth 8-2292] literal value truncated to fit in 24 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:129]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:130]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:131]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:154]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:155]
WARNING: [Synth 8-2292] literal value truncated to fit in 24 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:164]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:165]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:165]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:166]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:166]
WARNING: [Synth 8-2292] literal value truncated to fit in 24 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:167]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:179]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:71]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:72]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/PC.sv:43]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv:127]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv:135]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:62]
WARNING: [Synth 8-2292] literal value truncated to fit in 32 bits [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_Memory with formal parameter declaration list [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:46]
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:93]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.070 ; gain = 156.684 ; free physical = 458 ; free virtual = 9131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_Intergration_0' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:23]
	Parameter WORD_LN bound to: 32 - type: integer 
	Parameter ADDR_LN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Inst_Fetch_Unit' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/PC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/PC.sv:23]
WARNING: [Synth 8-6014] Unused sequential element IF_rd_en_buf_reg was removed.  [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Fetch_Unit' (2#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Inst_Decoder' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:23]
	Parameter JAL bound to: 5'b11011 
	Parameter JALR bound to: 5'b11001 
	Parameter LUI bound to: 5'b01101 
	Parameter AUIPC bound to: 5'b00101 
	Parameter LOAD bound to: 5'b00000 
	Parameter OP_IMM bound to: 5'b00100 
	Parameter OP bound to: 5'b01100 
	Parameter FENCE bound to: 5'b00011 
	Parameter SYSTEM bound to: 5'b11100 
	Parameter STORE bound to: 5'b01000 
	Parameter BRANCH bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv:23]
	Parameter INPUT bound to: 5 - type: integer 
	Parameter OUT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder__parameterized0' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv:23]
	Parameter INPUT bound to: 3 - type: integer 
	Parameter OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder__parameterized0' (3#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Decoder' (4#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Register_Set' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv:23]
	Parameter JAL bound to: 5'b11011 
	Parameter JALR bound to: 5'b11001 
	Parameter LUI bound to: 5'b01101 
	Parameter AUIPC bound to: 5'b00101 
	Parameter LOAD bound to: 5'b00000 
	Parameter OP_IMM bound to: 5'b00100 
	Parameter OP bound to: 5'b01100 
	Parameter CSU bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'Register_file' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv:39]
INFO: [Synth 8-3876] $readmem data file 'reg_mem.mem' is read successfully [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (5#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_Set' (6#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Execute' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:23]
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter WORD_LN bound to: 32 - type: integer 
	Parameter JAL bound to: 5'b11011 
	Parameter JALR bound to: 5'b11001 
	Parameter LUI bound to: 5'b01101 
	Parameter AUIPC bound to: 5'b00101 
	Parameter LOAD bound to: 5'b00000 
	Parameter OP_IMM bound to: 5'b00100 
	Parameter OP bound to: 5'b01100 
	Parameter CSU bound to: 5'b11100 
	Parameter STORE bound to: 5'b01000 
	Parameter BRANCH bound to: 5'b11000 
INFO: [Synth 8-6157] synthesizing module 'Load_Store_Unit' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:23]
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter WORD_LN bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element en_reg_reg was removed.  [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Load_Store_Unit' (7#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Arithmetic_logic_Unit' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Adder' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv:23]
WARNING: [Synth 8-3848] Net carry_out in module/entity Adder does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (8#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (9#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Bit_shifter' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Bit_shifter' (10#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Logical_Operators' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Logical_Operators' (11#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Arithmetic_logic_Unit' (12#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Control_Status_Register_Unit' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:23]
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter WORD_LN bound to: 32 - type: integer 
	Parameter CSR_CYCLE_L_ADDR bound to: 8'b00000000 
	Parameter CSR_CYCLE_H_ADDR bound to: 8'b10000000 
	Parameter CSR_TIMER_CON_ADDR bound to: 8'b00000001 
	Parameter CSR_SYS_CON_ADDR bound to: 8'b11000000 
	Parameter CSR_EXT_CTL_CON_ADDR bound to: 8'b11100000 
	Parameter CSR_TRF_START_ADDR bound to: 8'b11100001 
	Parameter CSR_TRF_END_ADDR bound to: 8'b11100010 
INFO: [Synth 8-6157] synthesizing module 'cycle_counter' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/cycle_counter.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cycle_counter' (13#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/cycle_counter.sv:30]
INFO: [Synth 8-6157] synthesizing module 'External_Controller_Unit' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:28]
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'UartTx' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v:23]
	Parameter CLKS_PER_BIT bound to: 10'b1101100100 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UartTx' (14#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v:23]
WARNING: [Synth 8-87] always_comb on 'transfer_done_n_reg' did not result in combinational logic [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'External_Controller_Unit' (15#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'CSR_reg_addr_dec_reg' and it is trimmed from '256' to '227' bits. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'Control_Status_Register_Unit' (16#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Execute' (17#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Moore' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Unit_Moore.sv:23]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Moore' (18#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Unit_Moore.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Inst_Memory' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv:23]
	Parameter WORD_LN bound to: 32 - type: integer 
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv:40]
INFO: [Synth 8-3876] $readmem data file 'inst_mem.mem' is read successfully [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Memory' (19#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_Memory' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:23]
	Parameter WORD_LN bound to: 32 - type: integer 
	Parameter ADDR_LN bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:47]
INFO: [Synth 8-3876] $readmem data file 'data_mem.mem' is read successfully [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'data_Memory' (20#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Reset_synchronizer' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv:23]
WARNING: [Synth 8-324] index 23 out of range [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv:69]
WARNING: [Synth 8-324] index 23 out of range [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].counter_reg[15] was removed.  [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'Reset_synchronizer' (21#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv:23]
WARNING: [Synth 8-3848] Net instr_wr_data in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:80]
WARNING: [Synth 8-3848] Net instr_wr_addr in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:81]
WARNING: [Synth 8-3848] Net instr_wr_en in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:82]
WARNING: [Synth 8-3848] Net ctr_Dmem_wr_data in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:84]
WARNING: [Synth 8-3848] Net ctr_Dmem_wr_addr in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:85]
WARNING: [Synth 8-3848] Net ctr_Dmem_wr_en in module/entity CPU_Intergration_0 does not have driver. [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Intergration_0' (22#1) [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv:23]
WARNING: [Synth 8-3331] design Inst_Memory has unconnected port cpu_rd_addr[1]
WARNING: [Synth 8-3331] design Inst_Memory has unconnected port cpu_rd_addr[0]
WARNING: [Synth 8-3331] design External_Controller_Unit has unconnected port en
WARNING: [Synth 8-3331] design External_Controller_Unit has unconnected port uart_rx
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[7]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[6]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[5]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[4]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[3]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[2]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port funct3_dec[0]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[31]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[30]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[29]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[28]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[27]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[26]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[25]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[24]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[23]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[22]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[21]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[20]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[19]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[18]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[17]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[16]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[15]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[14]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[13]
WARNING: [Synth 8-3331] design Control_Status_Register_Unit has unconnected port operand_1[12]
WARNING: [Synth 8-3331] design Adder has unconnected port carry_out
WARNING: [Synth 8-3331] design Adder has unconnected port carry_in
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[31]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[30]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[29]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[28]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[27]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[26]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[25]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[23]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[22]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[21]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[20]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[19]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[18]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[17]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[16]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[15]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[14]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[13]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[11]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[10]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[9]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[8]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[7]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[6]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[4]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[3]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[2]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[1]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port opcode_dec[0]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[7]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[6]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[4]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[3]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[2]
WARNING: [Synth 8-3331] design Arithmetic_logic_Unit has unconnected port funct3_dec[0]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[31]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[30]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[29]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[28]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[27]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[26]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[25]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[24]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[23]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[22]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[21]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[20]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[19]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[18]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[17]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[16]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[15]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[14]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[13]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[12]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[11]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port sum[10]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[31]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[30]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[29]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[28]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[27]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[26]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[25]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[24]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[23]
WARNING: [Synth 8-3331] design Load_Store_Unit has unconnected port opcode_dec[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.977 ; gain = 192.590 ; free physical = 481 ; free virtual = 9156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.789 ; gain = 210.402 ; free physical = 480 ; free virtual = 9155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.789 ; gain = 210.402 ; free physical = 480 ; free virtual = 9155
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hari/Documents/Projects/Vivado/arty_a7_35t_constraints.xdc]
Finished Parsing XDC File [/home/hari/Documents/Projects/Vivado/arty_a7_35t_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hari/Documents/Projects/Vivado/arty_a7_35t_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_Intergration_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_Intergration_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.445 ; gain = 0.000 ; free physical = 379 ; free virtual = 9056
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.445 ; gain = 0.000 ; free physical = 379 ; free virtual = 9056
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 456 ; free virtual = 9133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 456 ; free virtual = 9133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 456 ; free virtual = 9133
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv:66]
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UartTx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'External_Controller_Unit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Control_Unit_Moore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                             0001 |                              000
          s_TX_START_BIT |                             0010 |                              001
          s_TX_DATA_BITS |                             0100 |                              010
           s_TX_STOP_BIT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'UartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
                      S5 |                              101 |                              101
                      S6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'External_Controller_Unit'
WARNING: [Synth 8-327] inferring latch for variable 'transfer_done_n_reg' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv:128]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Control_Unit_Moore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 449 ; free virtual = 9121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 106   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Inst_Fetch_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Inst_Decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
Module Register_Set 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Load_Store_Unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Multiplier 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module Bit_shifter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 5     
Module Logical_Operators 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module Arithmetic_logic_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cycle_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 64    
Module UartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module External_Controller_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
Module Control_Status_Register_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Instruction_Execute 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module Control_Unit_Moore 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module Inst_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Mult/en_buf_0_reg' into 'Add/done_reg' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv:138]
INFO: [Synth 8-4471] merging register 'Add/done_reg' into 'logical_operantor/done_reg' [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv:132]
DSP Report: Generating DSP Mult/mult, operation Mode is: A*B.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: Generating DSP Mult/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: Generating DSP Mult/mult, operation Mode is: A*B.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: Generating DSP Mult/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
DSP Report: operator Mult/mult is absorbed into DSP Mult/mult.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "CPU_Intergration_0/Reg_file/Reg_file/reg_array_reg",trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[8]' (FDCE) to 'Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_Exe/CSRU/ECU_UART/mem_rd_addr_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 416 ; free virtual = 9094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_Memory: | instr_mem_array_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|data_Memory: | data_mem_array_reg  | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+---------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                      | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+---------------------------------+-----------+----------------------+---------------+
|CPU_Intergration_0 | Reg_file/Reg_file/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------------+---------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Arithmetic_logic_Unit | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic_logic_Unit | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic_logic_Unit | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic_logic_Unit | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_92/inst_mem/instr_mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_93/Data_Mem_Unit/data_mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2086.445 ; gain = 395.059 ; free physical = 266 ; free virtual = 8951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2135.094 ; gain = 443.707 ; free physical = 217 ; free virtual = 8902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Inst_Memory: | instr_mem_array_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|data_Memory: | data_mem_array_reg  | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------+---------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                      | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+---------------------------------+-----------+----------------------+---------------+
|CPU_Intergration_0 | Reg_file/Reg_file/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------------+---------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:133]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv:134]
INFO: [Synth 8-6837] The timing for the instance inst_mem/instr_mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Data_Mem_Unit/data_mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 215 ; free virtual = 8900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    44|
|3     |DSP48E1    |     3|
|4     |LUT1       |    84|
|5     |LUT2       |   120|
|6     |LUT3       |    47|
|7     |LUT4       |   218|
|8     |LUT5       |   272|
|9     |LUT6       |   542|
|10    |RAM32M     |    12|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |FDCE       |   427|
|14    |FDRE       |    47|
|15    |LD         |     1|
|16    |IBUF       |     2|
|17    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+-----------------------------+------+
|      |Instance                |Module                       |Cells |
+------+------------------------+-----------------------------+------+
|1     |top                     |                             |  1827|
|2     |  Control               |Control_Unit_Moore           |    13|
|3     |  Data_Mem_Unit         |data_Memory                  |    25|
|4     |  ID                    |Inst_Decoder                 |   804|
|5     |    funct3              |decoder__parameterized0      |   276|
|6     |    opcode              |decoder                      |   116|
|7     |  IFU                   |Inst_Fetch_Unit              |    84|
|8     |    pc_reg__0           |PC                           |    34|
|9     |  Inst_Exe              |Instruction_Execute          |   476|
|10    |    ALU                 |Arithmetic_logic_Unit        |    97|
|11    |      Mult              |Multiplier                   |    23|
|12    |      bit_shift         |Bit_shifter                  |     1|
|13    |      logical_operantor |Logical_Operators            |     8|
|14    |    CSRU                |Control_Status_Register_Unit |   376|
|15    |      ECU_UART          |External_Controller_Unit     |   204|
|16    |        Transmit        |UartTx                       |    70|
|17    |      cc                |cycle_counter                |   170|
|18    |    LSU                 |Load_Store_Unit              |     3|
|19    |  Reg_file              |Register_Set                 |    12|
|20    |    Reg_file            |Register_file                |    12|
|21    |  inst_mem              |Inst_Memory                  |   308|
|22    |  reset_sync            |Reset_synchronizer           |    34|
+------+------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.102 ; gain = 451.715 ; free physical = 216 ; free virtual = 8900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.102 ; gain = 267.059 ; free physical = 280 ; free virtual = 8965
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2143.109 ; gain = 451.715 ; free physical = 280 ; free virtual = 8965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.117 ; gain = 0.000 ; free physical = 231 ; free virtual = 8916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2175.117 ; gain = 708.680 ; free physical = 358 ; free virtual = 9043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.117 ; gain = 0.000 ; free physical = 358 ; free virtual = 9043
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.runs/synth_1/CPU_Intergration_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_Intergration_0_utilization_synth.rpt -pb CPU_Intergration_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  2 22:58:14 2022...
