{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668700756853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668700756864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:59:16 2022 " "Processing started: Thu Nov 17 16:59:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668700756864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668700756864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off automat -c automat " "Command: quartus_map --read_settings_files=on --write_settings_files=off automat -c automat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668700756864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668700758302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668700758302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automat_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automat_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automat_tb-Test " "Found design unit 1: automat_tb-Test" {  } { { "automat_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668700772598 ""} { "Info" "ISGN_ENTITY_NAME" "1 automat_tb " "Found entity 1: automat_tb" {  } { { "automat_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668700772598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668700772598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file automat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 automat-Behavioral " "Found design unit 1: automat-Behavioral" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668700772602 ""} { "Info" "ISGN_ENTITY_NAME" "1 automat " "Found entity 1: automat" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668700772602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668700772602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "automat " "Elaborating entity \"automat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668700772656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDATA automat.vhd(12) " "VHDL Signal Declaration warning at automat.vhd(12): used implicit default value for signal \"oDATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668700772707 "|automat"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[0\] GND " "Pin \"oDATA\[0\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[1\] GND " "Pin \"oDATA\[1\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[2\] GND " "Pin \"oDATA\[2\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[3\] GND " "Pin \"oDATA\[3\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[4\] GND " "Pin \"oDATA\[4\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[5\] GND " "Pin \"oDATA\[5\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[6\] GND " "Pin \"oDATA\[6\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDATA\[7\] GND " "Pin \"oDATA\[7\]\" is stuck at GND" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668700773210 "|automat|oDATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668700773210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668700773363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668700773363 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK " "No output dependent on input pin \"iCLK\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRST " "No output dependent on input pin \"iRST\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSTOP " "No output dependent on input pin \"iSTOP\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iSTOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRL " "No output dependent on input pin \"iRL\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iRL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRR " "No output dependent on input pin \"iRR\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iRR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSRA " "No output dependent on input pin \"iSRA\"" {  } { { "automat.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab5/lab5_postavke/Automat-pomerac/automat.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668700773413 "|automat|iSRA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668700773413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668700773413 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668700773413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668700773413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668700773430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:59:33 2022 " "Processing ended: Thu Nov 17 16:59:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668700773430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668700773430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668700773430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668700773430 ""}
