{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542370902724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542370902725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 23:21:32 2018 " "Processing started: Fri Nov 16 23:21:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542370902725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542370902725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542370902725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542370903108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exam-bav " "Found design unit 1: exam-bav" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542370903614 ""} { "Info" "ISGN_ENTITY_NAME" "1 exam " "Found entity 1: exam" {  } { { "exam.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/exam.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542370903614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542370903614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-beh " "Found design unit 1: divider-beh" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542370903618 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542370903618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542370903618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542370903656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(63) " "VHDL Process Statement warning at divider.vhd(63): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542370903659 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Done divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Done\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542370903659 "|divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Div3 divider.vhd(56) " "VHDL Process Statement warning at divider.vhd(56): inferring latch(es) for signal or variable \"Div3\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542370903660 "|divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divider.vhd(85) " "VHDL Process Statement warning at divider.vhd(85): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542370903660 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div3 divider.vhd(56) " "Inferred latch for \"Div3\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542370903661 "|divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done divider.vhd(56) " "Inferred latch for \"Done\" at divider.vhd(56)" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542370903661 "|divider"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div3\$latch " "Latch Div3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr.Q3 " "Ports D and ENA on the latch are fed by the same signal curr.Q3" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542370904126 ""}  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542370904126 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[0\] Ain\[0\]~_emulated Ain\[0\]~1 " "Register \"Ain\[0\]\" is converted into an equivalent circuit using register \"Ain\[0\]~_emulated\" and latch \"Ain\[0\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[1\] Ain\[1\]~_emulated Ain\[1\]~5 " "Register \"Ain\[1\]\" is converted into an equivalent circuit using register \"Ain\[1\]~_emulated\" and latch \"Ain\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[2\] Ain\[2\]~_emulated Ain\[2\]~9 " "Register \"Ain\[2\]\" is converted into an equivalent circuit using register \"Ain\[2\]~_emulated\" and latch \"Ain\[2\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[3\] Ain\[3\]~_emulated Ain\[3\]~13 " "Register \"Ain\[3\]\" is converted into an equivalent circuit using register \"Ain\[3\]~_emulated\" and latch \"Ain\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[4\] Ain\[4\]~_emulated Ain\[4\]~17 " "Register \"Ain\[4\]\" is converted into an equivalent circuit using register \"Ain\[4\]~_emulated\" and latch \"Ain\[4\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[5\] Ain\[5\]~_emulated Ain\[5\]~21 " "Register \"Ain\[5\]\" is converted into an equivalent circuit using register \"Ain\[5\]~_emulated\" and latch \"Ain\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[6\] Ain\[6\]~_emulated Ain\[6\]~25 " "Register \"Ain\[6\]\" is converted into an equivalent circuit using register \"Ain\[6\]~_emulated\" and latch \"Ain\[6\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ain\[7\] Ain\[7\]~_emulated Ain\[7\]~29 " "Register \"Ain\[7\]\" is converted into an equivalent circuit using register \"Ain\[7\]~_emulated\" and latch \"Ain\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542370904128 "|divider|Ain[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542370904128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542370904373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542370904373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542370904460 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542370904460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542370904460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542370904460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542370904521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 23:21:44 2018 " "Processing ended: Fri Nov 16 23:21:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542370904521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542370904521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542370904521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542370904521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542370915323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542370915324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 23:21:45 2018 " "Processing started: Fri Nov 16 23:21:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542370915324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542370915324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542370915324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542370915401 ""}
{ "Info" "0" "" "Project  = divider" {  } {  } 0 0 "Project  = divider" 0 0 "Fitter" 0 0 1542370915402 ""}
{ "Info" "0" "" "Revision = divider" {  } {  } 0 0 "Revision = divider" 0 0 "Fitter" 0 0 1542370915402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542370915524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divider EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"divider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542370915639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542370915671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542370915671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542370915802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542370916172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542370916172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542370916172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542370916172 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542370916173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542370916173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542370916173 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542370916173 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[0\] " "Pin R\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[0] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[1\] " "Pin R\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[1] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[2\] " "Pin R\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[2] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[3\] " "Pin R\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[3] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[4\] " "Pin R\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[4] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[5\] " "Pin R\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[5] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[6\] " "Pin R\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[6] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[7\] " "Pin R\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[7] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Div3 " "Pin Div3 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Div3 } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s " "Pin s not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "divider.vhd" "" { Text "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/divider.vhd" 8 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542370916235 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542370916235 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542370916340 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divider.sdc " "Synopsys Design Constraints File file not found: 'divider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542370916341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542370916342 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[0\]~2  from: datac  to: combout " "Cell: Ain\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[1\]~6  from: datac  to: combout " "Cell: Ain\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[2\]~10  from: datac  to: combout " "Cell: Ain\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[3\]~14  from: datac  to: combout " "Cell: Ain\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[4\]~18  from: datac  to: combout " "Cell: Ain\[4\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[5\]~22  from: datac  to: combout " "Cell: Ain\[5\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[6\]~26  from: datac  to: combout " "Cell: Ain\[6\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[7\]~30  from: datac  to: combout " "Cell: Ain\[7\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370916343 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542370916343 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542370916345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542370916363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542370916363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542370916364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542370916365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542370916365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542370916366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542370916366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542370916366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542370916366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542370916366 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542370916366 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 11 10 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 11 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542370916368 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542370916368 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542370916368 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542370916369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542370916369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542370916369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542370916379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542370916956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542370917046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542370917054 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542370917718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542370917719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542370917774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542370918849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542370918849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542370919301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542370919304 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542370919304 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542370919309 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542370919312 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[4\] 0 " "Pin \"R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[5\] 0 " "Pin \"R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[6\] 0 " "Pin \"R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[7\] 0 " "Pin \"R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Div3 0 " "Pin \"Div3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542370919314 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542370919314 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542370919391 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542370919409 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542370919471 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542370919693 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542370919751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/output_files/divider.fit.smsg " "Generated suppressed messages file C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/output_files/divider.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542370919854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5361 " "Peak virtual memory: 5361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542370920201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 23:22:00 2018 " "Processing ended: Fri Nov 16 23:22:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542370920201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542370920201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542370920201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542370920201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542370930803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542370930805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 23:22:01 2018 " "Processing started: Fri Nov 16 23:22:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542370930805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542370930805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off divider -c divider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542370930805 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542370931687 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542370931729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542370932277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 23:22:12 2018 " "Processing ended: Fri Nov 16 23:22:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542370932277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542370932277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542370932277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542370932277 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542370932910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542370943093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 23:22:13 2018 " "Processing started: Fri Nov 16 23:22:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542370943094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542370943094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta divider -c divider " "Command: quartus_sta divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542370943094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542370943180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1542370943306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542370943343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542370943343 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542370943418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divider.sdc " "Synopsys Design Constraints File file not found: 'divider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542370943489 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542370943490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s s " "create_clock -period 1.000 -name s s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943491 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943491 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name curr.Q2 curr.Q2 " "create_clock -period 1.000 -name curr.Q2 curr.Q2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943491 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943491 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[0\]~2  from: datab  to: combout " "Cell: Ain\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[1\]~6  from: datac  to: combout " "Cell: Ain\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[2\]~10  from: datad  to: combout " "Cell: Ain\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[3\]~14  from: datad  to: combout " "Cell: Ain\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[4\]~18  from: datab  to: combout " "Cell: Ain\[4\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[5\]~22  from: datab  to: combout " "Cell: Ain\[5\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[6\]~26  from: dataa  to: combout " "Cell: Ain\[6\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[7\]~30  from: datab  to: combout " "Cell: Ain\[7\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542370943492 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542370943494 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542370943520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542370943537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.462 " "Worst-case setup slack is -3.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.462       -34.647 clk  " "   -3.462       -34.647 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865        -2.865 curr.Q2  " "   -2.865        -2.865 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209         0.000 s  " "    1.209         0.000 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370943550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.394 " "Worst-case hold slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394       -10.705 clk  " "   -2.394       -10.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100        -2.100 s  " "   -2.100        -2.100 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.678         0.000 curr.Q2  " "    2.678         0.000 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370943565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.979 " "Worst-case recovery slack is -0.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979        -5.452 clk  " "   -0.979        -5.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370943574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.164 " "Worst-case removal slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 clk  " "    0.164         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370943585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -14.911 clk  " "   -1.469       -14.911 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -5.011 s  " "   -1.469        -5.011 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 curr.Q2  " "    0.500         0.000 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370943599 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542370944119 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542370944120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[0\]~2  from: datab  to: combout " "Cell: Ain\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[1\]~6  from: datac  to: combout " "Cell: Ain\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[2\]~10  from: datad  to: combout " "Cell: Ain\[2\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[3\]~14  from: datad  to: combout " "Cell: Ain\[3\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[4\]~18  from: datab  to: combout " "Cell: Ain\[4\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[5\]~22  from: datab  to: combout " "Cell: Ain\[5\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[6\]~26  from: dataa  to: combout " "Cell: Ain\[6\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Ain\[7\]~30  from: datab  to: combout " "Cell: Ain\[7\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542370944130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542370944131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.899 " "Worst-case setup slack is -0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899        -8.083 clk  " "   -0.899        -8.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737        -0.737 curr.Q2  " "   -0.737        -0.737 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914         0.000 s  " "    0.914         0.000 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370944141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.179 " "Worst-case hold slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179        -7.079 clk  " "   -1.179        -7.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559        -0.559 s  " "   -0.559        -0.559 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337         0.000 curr.Q2  " "    1.337         0.000 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370944159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.061 " "Worst-case recovery slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061         0.000 clk  " "    0.061         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370944174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.042 " "Worst-case removal slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042         0.000 clk  " "    0.042         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370944187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.222 clk  " "   -1.222       -12.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 s  " "   -1.222        -1.222 s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 curr.Q2  " "    0.500         0.000 curr.Q2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542370944200 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542370944442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542370944497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542370944497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542370944640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 23:22:24 2018 " "Processing ended: Fri Nov 16 23:22:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542370944640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542370944640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542370944640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542370944640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542370955278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542370955279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 23:22:25 2018 " "Processing started: Fri Nov 16 23:22:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542370955279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542370955279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off divider -c divider " "Command: quartus_eda --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542370955279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "divider.vo C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/simulation/modelsim/ simulation " "Generated file divider.vo in folder \"C:/Users/HRHLALALA/Documents/GitHub/comp3222/final sample exam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542370955621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542370955680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 23:22:35 2018 " "Processing ended: Fri Nov 16 23:22:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542370955680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542370955680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542370955680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542370955680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542370956309 ""}
