$date
	Wed May 01 14:30:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fifo_null_pages $end
$var wire 11 ! head_addr [10:0] $end
$var parameter 32 " PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ pop_head $end
$var reg 1 % push_tail $end
$var reg 1 & rst_n $end
$var reg 11 ' tail_addr [10:0] $end
$scope module fifo $end
$var wire 1 # clk $end
$var wire 1 $ pop_head $end
$var wire 1 % push_tail $end
$var wire 1 & rst_n $end
$var wire 11 ( tail_addr [10:0] $end
$var reg 11 ) head_addr [10:0] $end
$var reg 11 * head_ptr [10:0] $end
$var reg 1 + initialized $end
$var reg 11 , tail_ptr [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 ,
1+
b1 *
bx )
b0 (
b0 '
1&
0%
0$
1#
bx !
$end
#5000
0#
#10000
b0 !
b0 )
1#
0&
#15000
0#
#20000
1#
1&
#25000
0#
#30000
b1 !
b1 )
1#
1$
#35000
0#
#40000
b10 !
b10 )
1#
#45000
0#
#50000
b11 !
b11 )
1#
#55000
0#
#60000
b100 !
b100 )
1#
#65000
0#
#70000
b101 !
b101 )
1#
#75000
0#
#80000
b110 !
b110 )
1#
#85000
0#
#90000
b1 ,
1#
1%
0$
#95000
0#
#100000
b10 ,
1#
b1 '
b1 (
#105000
0#
#110000
b11 ,
1#
b10 '
b10 (
#115000
0#
#120000
b100 ,
1#
b11 '
b11 (
#125000
0#
#130000
b101 ,
1#
