#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000276179abae0 .scope module, "tb_pc_adder" "tb_pc_adder" 2 2;
 .timescale -9 -9;
P_00000276179ab4e0 .param/l "RATE" 0 2 6, +C4<00000000000000000000000001100100>;
v0000027617a0b150_0 .var "CLK", 0 0;
v0000027617a0b470_0 .net "Q", 31 0, L_00000276179a7150;  1 drivers
v0000027617a0a9d0_0 .var "RST", 0 0;
S_00000276179abec0 .scope module, "pa" "pc_adder" 2 8, 3 1 0, S_00000276179abae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 32 "Q";
L_00000276179a7150 .functor BUFZ 32, v0000027617a0a930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027617a0ad90_0 .net "CLK", 0 0, v0000027617a0b150_0;  1 drivers
v0000027617a0aed0_0 .net "D", 31 0, L_00000276179a7540;  1 drivers
v0000027617a0b0b0_0 .net "Q", 31 0, L_00000276179a7150;  alias, 1 drivers
v0000027617a0b5b0_0 .net "RST", 0 0, v0000027617a0a9d0_0;  1 drivers
L_0000027617a0b8a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027617a0b650_0 .net "b", 31 0, L_0000027617a0b8a0;  1 drivers
v0000027617a0af70_0 .net "in_Q", 31 0, v0000027617a0a930_0;  1 drivers
S_00000276179ac050 .scope module, "adder" "adder32" 3 15, 4 1 0, S_00000276179abec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "s";
    .port_info 3 /OUTPUT 1 "c";
L_00000276179a74d0 .functor AND 32, v0000027617a0a930_0, L_0000027617a0b8a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276179a73f0 .functor XOR 32, v0000027617a0a930_0, L_0000027617a0b8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276179a7540 .functor XOR 32, L_00000276179a73f0, L_0000027617a0b790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276179a7620 .functor AND 32, L_00000276179a73f0, L_0000027617a0b790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276179a7070 .functor OR 32, L_00000276179a74d0, L_00000276179a7620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027617acd3d0_0 .net *"_ivl_12", 31 0, L_00000276179a7620;  1 drivers
v00000276179b4de0_0 .net *"_ivl_5", 30 0, L_0000027617a0b1f0;  1 drivers
L_0000027617a0b858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000276179b4e80_0 .net/2u *"_ivl_6", 0 0, L_0000027617a0b858;  1 drivers
v0000027617acd470_0 .net "a", 31 0, v0000027617a0a930_0;  alias, 1 drivers
v0000027617acd510_0 .net "b", 31 0, L_0000027617a0b8a0;  alias, 1 drivers
v0000027617acd5b0_0 .net "c", 0 0, L_0000027617a0b290;  1 drivers
v0000027617a0ab10_0 .net "c_in", 31 0, L_0000027617a0b790;  1 drivers
v0000027617a0abb0_0 .net "c_out", 31 0, L_00000276179a7070;  1 drivers
v0000027617a0b010_0 .net "g", 31 0, L_00000276179a74d0;  1 drivers
v0000027617a0ac50_0 .net "p", 31 0, L_00000276179a73f0;  1 drivers
v0000027617a0acf0_0 .net "s", 31 0, L_00000276179a7540;  alias, 1 drivers
L_0000027617a0b1f0 .part L_00000276179a7070, 0, 31;
L_0000027617a0b790 .concat [ 1 31 0 0], L_0000027617a0b858, L_0000027617a0b1f0;
L_0000027617a0b290 .part L_00000276179a7070, 31, 1;
S_0000027617acd650 .scope module, "pc" "pc" 3 8, 5 1 0, S_00000276179abec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
v0000027617a0ae30_0 .net "CLK", 0 0, v0000027617a0b150_0;  alias, 1 drivers
v0000027617a0b510_0 .net "D", 31 0, L_00000276179a7540;  alias, 1 drivers
v0000027617a0a930_0 .var "Q", 31 0;
v0000027617a0b330_0 .net "RST", 0 0, v0000027617a0a9d0_0;  alias, 1 drivers
E_00000276179ab1e0 .event posedge, v0000027617a0b330_0, v0000027617a0ae30_0;
    .scope S_0000027617acd650;
T_0 ;
    %wait E_00000276179ab1e0;
    %load/vec4 v0000027617a0b330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027617a0a930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027617a0b510_0;
    %assign/vec4 v0000027617a0a930_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000276179abae0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0000027617a0b150_0;
    %inv;
    %store/vec4 v0000027617a0b150_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000276179abae0;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "tb_pc_adder.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000276179abae0 {0 0 0};
    %vpi_call 2 19 "$monitor", "CLK = %d, RST = %d, Q = %x", v0000027617a0b150_0, v0000027617a0a9d0_0, v0000027617a0b470_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000276179abae0;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027617a0b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027617a0a9d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027617a0a9d0_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027617a0a9d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb_pc_adder.v";
    ".\pc_adder.v";
    ".\adder32.v";
    ".\pc.v";
