	component ed_sim_async_clk_source is
		generic (
			CLOCK_RATE : positive := 392000000;
			CLOCK_UNIT : positive := 1
		);
		port (
			clk : out std_logic   -- clk
		);
	end component ed_sim_async_clk_source;

