<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 7.3.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Pisces","darkmode":false,"version":"8.23.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":18,"offset":12},"hljswrap":true,"codeblock":{"theme":{"light":"default","dark":"stackoverflow-dark"},"prism":{"light":"prism","dark":"prism-dark"},"copy_button":{"enable":false,"style":null},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"}}</script><script src="/js/config.js" defer></script>

    <meta name="description" content="Chapter 1 PC计数器 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253&#96;timescale 1ns &#x2F; 1ps">
<meta property="og:type" content="article">
<meta property="og:title" content="RISC-V处理器设计">
<meta property="og:url" content="http://example.com/2025/05/04/RISC-V%E5%A4%84%E7%90%86%E5%99%A8%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="SiyuanLei&#39;s Blog">
<meta property="og:description" content="Chapter 1 PC计数器 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253&#96;timescale 1ns &#x2F; 1ps">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2025-05-03T16:00:00.000Z">
<meta property="article:modified_time" content="2026-01-22T11:54:23.201Z">
<meta property="article:author" content="SiyuanLei">
<meta property="article:tag" content="RISC-V">
<meta property="article:tag" content="计算机体系结构">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2025/05/04/RISC-V%E5%A4%84%E7%90%86%E5%99%A8%E8%AE%BE%E8%AE%A1/">


<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"en","comments":true,"permalink":"http://example.com/2025/05/04/RISC-V%E5%A4%84%E7%90%86%E5%99%A8%E8%AE%BE%E8%AE%A1/","path":"2025/05/04/RISC-V处理器设计/","title":"RISC-V处理器设计"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>RISC-V处理器设计 | SiyuanLei's Blog</title>
  








  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script>
<script src="/js/utils.js" defer></script><script src="/js/motion.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script>

  






  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script>
<script src="/js/third-party/math/mathjax.js" defer></script>



  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">SiyuanLei's Blog</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="Search" role="button">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a></li>
  </ul>
</nav>




</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-1-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">1.</span> <span class="nav-text">Chapter 1 PC计数器</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-2-rom"><span class="nav-number">2.</span> <span class="nav-text">Chapter 2 ROM</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-2-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">2.1.</span> <span class="nav-text">Stage-2 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-2-rom%E6%A8%A1%E5%9D%97"><span class="nav-number">2.2.</span> <span class="nav-text">Stage-2 ROM模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-2-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">2.3.</span> <span class="nav-text">Stage-2 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-3-decode"><span class="nav-number">3.</span> <span class="nav-text">Chapter 3 DECODE</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-3-pc%E8%AE%A1%E6%95%B0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="nav-number">3.1.</span> <span class="nav-text">Stage-3 PC计数器模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-3-rom"><span class="nav-number">3.2.</span> <span class="nav-text">Stage-3 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-3-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">3.3.</span> <span class="nav-text">Stage-3 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-3-%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="nav-number">3.4.</span> <span class="nav-text">Stage-3 流水线寄存器模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-3-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">3.5.</span> <span class="nav-text">Stage-3 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-4-register"><span class="nav-number">4.</span> <span class="nav-text">Chapter 4 Register</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">4.1.</span> <span class="nav-text">Stage-4 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-rom"><span class="nav-number">4.2.</span> <span class="nav-text">Stage-4 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">4.3.</span> <span class="nav-text">Stage-4 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-ifid%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">4.4.</span> <span class="nav-text">Stage-4 IF&#x2F;ID流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="nav-number">4.5.</span> <span class="nav-text">Stage-4 寄存器文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-4-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">4.6.</span> <span class="nav-text">Stage-4 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-5-alu"><span class="nav-number">5.</span> <span class="nav-text">Chapter 5 ALU</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">5.1.</span> <span class="nav-text">Stage-5 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-rom"><span class="nav-number">5.2.</span> <span class="nav-text">Stage-5 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">5.3.</span> <span class="nav-text">Stage-5 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-%E6%89%A7%E8%A1%8C%E6%A8%A1%E5%9D%97"><span class="nav-number">5.4.</span> <span class="nav-text">Stage-5 执行模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-ifid%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">5.5.</span> <span class="nav-text">Stage-5 IF&#x2F;ID流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-idex%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">5.6.</span> <span class="nav-text">Stage-5 ID&#x2F;EX流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="nav-number">5.7.</span> <span class="nav-text">Stage-5 寄存器文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-5-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">5.8.</span> <span class="nav-text">Stage-5 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-6-%E5%8F%82%E6%95%B0%E5%AE%9A%E4%B9%89"><span class="nav-number">6.</span> <span class="nav-text">Chapter 6 参数定义</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-%E5%8F%82%E6%95%B0%E5%AE%9A%E4%B9%89%E6%A8%A1%E5%9D%97"><span class="nav-number">6.1.</span> <span class="nav-text">Stage-6 参数定义模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">6.2.</span> <span class="nav-text">Stage-6 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-rom"><span class="nav-number">6.3.</span> <span class="nav-text">Stage-6 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">6.4.</span> <span class="nav-text">Stage-6 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-%E6%89%A7%E8%A1%8C%E6%A8%A1%E5%9D%97"><span class="nav-number">6.5.</span> <span class="nav-text">Stage-6 执行模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-ifid%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">6.6.</span> <span class="nav-text">Stage-6 IF&#x2F;ID流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-idex%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">6.7.</span> <span class="nav-text">Stage-6 ID&#x2F;EX流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="nav-number">6.8.</span> <span class="nav-text">Stage-6 寄存器文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-6-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">6.9.</span> <span class="nav-text">Stage-6 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-7-%E6%95%B4%E4%BD%93%E6%9E%B6%E6%9E%84"><span class="nav-number">7.</span> <span class="nav-text">Chapter 7 整体架构</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-%E5%8F%82%E6%95%B0%E5%AE%9A%E4%B9%89"><span class="nav-number">7.1.</span> <span class="nav-text">Stage-7 参数定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">7.2.</span> <span class="nav-text">Stage-7 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-rom"><span class="nav-number">7.3.</span> <span class="nav-text">Stage-7 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">7.4.</span> <span class="nav-text">Stage-7 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-%E6%89%A7%E8%A1%8C%E6%A8%A1%E5%9D%97"><span class="nav-number">7.5.</span> <span class="nav-text">Stage-7 执行模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-ifid%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">7.6.</span> <span class="nav-text">Stage-7 IF&#x2F;ID流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-idex%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">7.7.</span> <span class="nav-text">Stage-7 ID&#x2F;EX流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="nav-number">7.8.</span> <span class="nav-text">Stage-7 寄存器文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-7-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">7.9.</span> <span class="nav-text">Stage-7 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#chapter-8-%E6%B5%81%E6%B0%B4%E7%BA%BF"><span class="nav-number">8.</span> <span class="nav-text">Chapter 8 流水线</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-%E5%8F%82%E6%95%B0%E5%AE%9A%E4%B9%89"><span class="nav-number">8.1.</span> <span class="nav-text">Stage-8 参数定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-pc%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">8.2.</span> <span class="nav-text">Stage-8 PC计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-rom"><span class="nav-number">8.3.</span> <span class="nav-text">Stage-8 ROM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-%E8%AF%91%E7%A0%81%E6%A8%A1%E5%9D%97"><span class="nav-number">8.4.</span> <span class="nav-text">Stage-8 译码模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-%E6%89%A7%E8%A1%8C%E6%A8%A1%E5%9D%97"><span class="nav-number">8.5.</span> <span class="nav-text">Stage-8 执行模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-ifid%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">8.6.</span> <span class="nav-text">Stage-8 IF&#x2F;ID流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-idex%E6%B5%81%E6%B0%B4%E7%BA%BF%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">8.7.</span> <span class="nav-text">Stage-8 ID&#x2F;EX流水线寄存器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%87%E4%BB%B6"><span class="nav-number">8.8.</span> <span class="nav-text">Stage-8 寄存器文件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#stage-8-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">8.9.</span> <span class="nav-text">Stage-8 顶层模块</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="SiyuanLei"
      src="/images/femboy.jpg">
  <p class="site-author-name" itemprop="name">SiyuanLei</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">47</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">21</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">38</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author animated">
      <span class="links-of-author-item">
        <a href="https://github.com/SiyuanLei041011" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;SiyuanLei041011" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:SiyuanLei041011@gmail.com" title="E-Mail → mailto:SiyuanLei041011@gmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://twitter.com/Esther041011" title="Twitter → https:&#x2F;&#x2F;twitter.com&#x2F;Esther041011" rel="noopener me" target="_blank"><i class="fab fa-twitter fa-fw"></i>Twitter</a>
      </span>
  </div>

        </div>
      </div>
    </div>

    
    <div class="sidebar-inner sidebar-blogroll">
      <div class="links-of-blogroll animated">
        <div class="links-of-blogroll-title"><i class="fa fa-globe fa-fw"></i>
          Links
        </div>
        <ul class="links-of-blogroll-list">
            <li class="links-of-blogroll-item">
              <a href="https://arxiv.org/" title="https:&#x2F;&#x2F;arxiv.org&#x2F;" rel="noopener" target="_blank">Arxiv</a>
            </li>
            <li class="links-of-blogroll-item">
              <a href="https://libgen.onl/library-genesis/" title="https:&#x2F;&#x2F;libgen.onl&#x2F;library-genesis&#x2F;" rel="noopener" target="_blank">LibGen</a>
            </li>
            <li class="links-of-blogroll-item">
              <a href="http://down.wlwkw.cn:8888/" title="http:&#x2F;&#x2F;down.wlwkw.cn:8888&#x2F;" rel="noopener" target="_blank">EBook</a>
            </li>
        </ul>
      </div>
    </div>
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://example.com/2025/05/04/RISC-V%E5%A4%84%E7%90%86%E5%99%A8%E8%AE%BE%E8%AE%A1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/femboy.jpg">
      <meta itemprop="name" content="SiyuanLei">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="SiyuanLei's Blog">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="RISC-V处理器设计 | SiyuanLei's Blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          RISC-V处理器设计
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2025-05-04 00:00:00" itemprop="dateCreated datePublished" datetime="2025-05-04T00:00:00+08:00">2025-05-04</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">Edited on</span>
      <time title="Modified: 2026-01-22 19:54:23" itemprop="dateModified" datetime="2026-01-22T19:54:23+08:00">2026-01-22</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/EE/" itemprop="url" rel="index"><span itemprop="name">EE</span></a>
        </span>
          , 
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/EE/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F/" itemprop="url" rel="index"><span itemprop="name">计算机系统</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><h2 id="chapter-1-pc计数器">Chapter 1 PC计数器</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps                                                                                     </span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span>   AW = <span class="number">32</span>    <span class="comment">// 地址宽度参数，默认为32位（用于RV32架构）</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 时钟信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值（指令地址输出）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，用于存储当前地址</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 主PC更新逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿或复位下降沿触发</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时PC初始化为0</span></span><br><span class="line">        <span class="comment">// RISC-V架构中复位后从0x00000000地址开始执行</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 跳转使能时，PC更新为跳转目标地址</span></span><br><span class="line">        <span class="comment">// 用于处理分支、跳转、异常和中断</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 正常顺序执行时，PC每次增加4（字节寻址）</span></span><br><span class="line">        <span class="comment">// RISC-V指令长度为32位（4字节）</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 附加逻辑：存储跳转前的PC值</span></span><br><span class="line"><span class="comment">// 这个寄存器可能用于异常处理或调试目的</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;  <span class="comment">// 复位清零</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 发生跳转时，保存跳转前的PC值</span></span><br><span class="line">        <span class="comment">// 注意：这里保存的是跳转前的pc_pointer值</span></span><br><span class="line">        <span class="comment">// 可用于返回地址保存（如jal指令）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 注意：else分支缺失，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是一个设计缺陷或未完成部分</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-2-rom">Chapter 2 ROM</h2>
<p>现在在PC计数器的基础上, 添加ROM模块.</p>
<p>现在我们有:</p>
<ol type="1">
<li>PC计数器</li>
<li>ROM</li>
<li>顶层模块</li>
</ol>
<h3 id="stage-2-pc计数器">Stage-2 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="comment">// 特点：同步复位，时钟上升沿触发，字节寻址（每次+4）</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位（RV32架构）</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效（低有效复位）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效，1：执行跳转，0：顺序执行</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 内部寄存器声明</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 当前地址寄存器，暂存跳转前的PC值</span></span><br><span class="line">                              <span class="comment">// 可用于异常处理或调试接口</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 功能：在每个时钟上升沿更新程序计数器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        <span class="comment">// RISC-V规范：复位后从0x00000000地址开始执行</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        <span class="comment">// 应用场景：分支指令、跳转指令、异常/中断处理</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        <span class="comment">// RISC-V指令固定为32位（4字节），所以+4</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可能用于：</span></span><br><span class="line"><span class="comment">//       1. 异常返回地址保存</span></span><br><span class="line"><span class="comment">//       2. 调试信息记录</span></span><br><span class="line"><span class="comment">//       3. 流水线冲刷恢复</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        <span class="comment">// 注意：这里保存的是跳转使能信号有效时的pc_pointer值</span></span><br><span class="line">        <span class="comment">// 可用于jal指令的返回地址保存</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是设计缺陷，或者current_addr只在跳转时更新</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-2-rom模块">Stage-2 ROM模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="comment">// 特点：异步读取，支持参数化配置，从文件加载初始化数据</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位（RISC-V指令长度）</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（ROM通常不需要时钟，这里提供接口用于同步设计）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,         <span class="comment">// 时钟信号（未使用，为统一接口保留）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,       <span class="comment">// 复位信号（未使用，为统一接口保留）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// 功能：构建完整的指令文件路径</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 功能：仿真开始时从文本文件加载指令到ROM存储器</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="comment">// 文件格式：每行一个32位十六进制指令</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址异步读取指令</span></span><br><span class="line"><span class="comment">// 注意：由于RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 指令读取：将字节地址转换为字地址</span></span><br><span class="line">    <span class="comment">// instr_addr[AW-1:2]：取地址的高30位（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// 因为每个存储单元是32位（4字节），所以需要将字节地址转换为字索引</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 示例：字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000008 -&gt; 字索引2（第3个32位指令）</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 注意：原代码中注释掉的时序逻辑版本</span></span><br><span class="line"><span class="comment">// 如果希望同步读取，可以使用以下代码：</span></span><br><span class="line"><span class="comment">// always_ff @(posedge clk or negedge rst_n)</span></span><br><span class="line"><span class="comment">//   if(!rst_n)</span></span><br><span class="line"><span class="comment">//     inst_out &lt;= &#x27;h0;      // 复位时输出0</span></span><br><span class="line"><span class="comment">//   else</span></span><br><span class="line"><span class="comment">//     inst_out &lt;= rom_mem[instr_addr[AW-1:2]];  // 时钟上升沿读取</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-2-顶层模块">Stage-2 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成PC计数器和ROM，构成基本的取指流水线</span></span><br><span class="line"><span class="comment">// 当前状态：最小化测试版本，仅支持顺序执行</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径（传递给ROM）</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,     <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n    <span class="comment">// 异步复位，低电平有效</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;       <span class="comment">// 跳转使能信号（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;     <span class="comment">// 跳转目标地址（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;    <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;   <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 控制信号硬连线（当前版本）</span></span><br><span class="line"><span class="comment">// 功能：在当前简化版本中，固定为顺序执行模式</span></span><br><span class="line"><span class="comment">// 后续开发：这些信号将由控制单元根据指令解码结果生成</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">assign</span> jump_en   = <span class="number">1&#x27;b0</span>;      <span class="comment">// 禁止跳转，始终顺序执行</span></span><br><span class="line"><span class="keyword">assign</span> jump_addr = <span class="number">&#x27;h0</span>;       <span class="comment">// 跳转地址固定为0（实际未使用）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line"><span class="comment">// 功能：生成指令地址，控制程序流</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)                    <span class="comment">// 传递地址宽度参数</span></span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>       (clk),         <span class="comment">// 时钟输入</span></span><br><span class="line">    <span class="variable">.rst_n</span>     (rst_n),       <span class="comment">// 复位输入</span></span><br><span class="line">    <span class="variable">.jump_en</span>   (jump_en),     <span class="comment">// 跳转使能（当前为0）</span></span><br><span class="line">    <span class="variable">.jump_addr</span> (jump_addr),   <span class="comment">// 跳转地址（当前为0）</span></span><br><span class="line">    <span class="variable">.pc_pointer</span>(pc_pointer)   <span class="comment">// 输出的PC值</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line"><span class="comment">// 功能：存储并输出指令</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),              <span class="comment">// 传递指令文件路径</span></span><br><span class="line">    <span class="variable">.AW</span>  (AW),                <span class="comment">// 传递地址宽度</span></span><br><span class="line">    <span class="variable">.DW</span>  (DW)                 <span class="comment">// 传递数据宽度</span></span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),        <span class="comment">// 时钟（ROM中未使用）</span></span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),      <span class="comment">// 复位（ROM中未使用）</span></span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer), <span class="comment">// 指令地址来自PC计数器</span></span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction) <span class="comment">// 输出的指令数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 当前模块功能说明：</span></span><br><span class="line"><span class="comment">// 1. 复位后，PC从0x00000000开始</span></span><br><span class="line"><span class="comment">// 2. 每个时钟周期，PC自动+4（顺序执行）</span></span><br><span class="line"><span class="comment">// 3. ROM根据PC值输出对应指令</span></span><br><span class="line"><span class="comment">// 4. 当前不支持跳转、分支等控制流指令</span></span><br><span class="line"><span class="comment">// 5. 这是一个最小化的测试框架，用于验证取指功能</span></span><br><span class="line"><span class="comment">// </span></span><br><span class="line"><span class="comment">// 后续扩展方向：</span></span><br><span class="line"><span class="comment">// 1. 添加指令解码模块</span></span><br><span class="line"><span class="comment">// 2. 添加寄存器文件</span></span><br><span class="line"><span class="comment">// 3. 添加ALU执行单元</span></span><br><span class="line"><span class="comment">// 4. 添加控制单元生成jump_en和jump_addr</span></span><br><span class="line"><span class="comment">// 5. 添加数据存储器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-3-decode">Chapter 3 DECODE</h2>
<h3 id="stage-3-pc计数器模块">Stage-3 PC计数器模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位（RV32架构）</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 功能：在每个时钟上升沿更新程序计数器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是为了保存跳转前的PC值用于后续处理</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-3-rom">Stage-3 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位）</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-3-译码模块">Stage-3 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令（操作码0010011，func3=000）</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自流水线寄存器的指令</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,  <span class="comment">// 源寄存器2地址（当前未使用）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,  <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,  <span class="comment">// 源寄存器2数据（当前未使用）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到执行单元：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,      <span class="comment">// 操作数1（寄存器值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out       <span class="comment">// 操作数2（立即数）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// RISC-V指令格式：[31:25] func7 | [24:20] rs2 | [19:15] rs1 | [14:12] func3 | [11:7] rd | [6:0] opcode</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr_in[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数（I-type格式）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令：寄存器+立即数加法</span></span><br><span class="line"><span class="comment">// ADDI指令格式：rd = rs1 + sign-extend(imm)</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 检查是否为ADDI指令：操作码=0010011(I-type)，func3=000</span></span><br><span class="line">    <span class="keyword">if</span> ((opcode == <span class="number">7&#x27;b0010011</span>) &amp;&amp; (func3 == <span class="number">3&#x27;b000</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// ADDI指令处理</span></span><br><span class="line">        rd_rs1_addr = rs1;                 <span class="comment">// 设置源寄存器1地址</span></span><br><span class="line">        rd_rs2_addr = <span class="number">5&#x27;h0</span>;                <span class="comment">// ADDI不使用源寄存器2，设为0</span></span><br><span class="line">        op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：源寄存器1的值</span></span><br><span class="line">        <span class="comment">// 操作数2：符号扩展的立即数（20位符号扩展 + 12位立即数）</span></span><br><span class="line">        op2_out     = &#123;&#123;<span class="number">20</span>&#123;imm[<span class="number">11</span>]&#125;&#125;, imm&#125;;  <span class="comment">// 符号扩展：复制最高位20次</span></span><br><span class="line">        wr_reg_addr = rd;                  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 非ADDI指令：所有输出置零（默认处理）</span></span><br><span class="line">        rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        wr_reg_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-3-流水线寄存器模块">Stage-3 流水线寄存器模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 作用：1. 同步信号传递 2. 解决流水线冒险 3. 提高时钟频率</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// 锁存的指令地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// 锁存的指令数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令地址流水线寄存器</span></span><br><span class="line"><span class="comment">// 功能：锁存当前指令的PC值</span></span><br><span class="line"><span class="comment">// 用途：可用于计算PC相对偏移或异常处理</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;      <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;  <span class="comment">// 时钟上升沿锁存地址</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令数据流水线寄存器</span></span><br><span class="line"><span class="comment">// 功能：锁存当前指令的二进制编码</span></span><br><span class="line"><span class="comment">// 用途：为译码阶段提供稳定的指令输入</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_out &lt;= <span class="number">&#x27;h0</span>;           <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_out &lt;= instr_in;      <span class="comment">// 时钟上升沿锁存指令</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-3-顶层模块">Stage-3 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成两阶段流水线（取指+译码）</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 目的寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据（当前硬连线）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据（当前硬连线）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out;            <span class="comment">// 操作数1输出</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out;            <span class="comment">// 操作数2输出</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 控制信号硬连线（当前简化版本）</span></span><br><span class="line"><span class="comment">// 后续应由控制单元动态生成</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">assign</span> jump_en     = <span class="number">1&#x27;b0</span>;          <span class="comment">// 禁止跳转，始终顺序执行</span></span><br><span class="line"><span class="keyword">assign</span> jump_addr   = <span class="number">&#x27;h0</span>;           <span class="comment">// 跳转地址固定为0</span></span><br><span class="line"><span class="keyword">assign</span> rd_rs1_data = <span class="number">&#x27;d50</span>;          <span class="comment">// 硬连线：源寄存器1数据=50</span></span><br><span class="line"><span class="keyword">assign</span> rd_rs2_data = <span class="number">&#x27;d100</span>;         <span class="comment">// 硬连线：源寄存器2数据=100</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),</span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),</span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),</span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_in</span>     (instr_reg),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.op1_out</span>      (op1_out),</span><br><span class="line">    <span class="variable">.op2_out</span>      (op2_out)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-4-register">Chapter 4 Register</h2>
<h3 id="stage-4-pc计数器">Stage-4 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可用于异常返回</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-4-rom">Stage-4 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// 注意：RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// 例如：字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-4-译码模块">Stage-4 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="comment">// 当前实现存在问题：源寄存器地址分配错误</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自流水线寄存器的指令</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,  <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,  <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,  <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到执行单元：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,      <span class="comment">// 操作数1（寄存器值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out       <span class="comment">// 操作数2（立即数）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）- I-type格式</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取（RISC-V标准指令格式）</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr_in[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数（I-type）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令：操作码=0010011(I-type)，func3=000</span></span><br><span class="line"><span class="comment">// 存在问题：源寄存器地址分配错误（见下文）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 检查是否为ADDI指令</span></span><br><span class="line">    <span class="keyword">if</span> ((opcode == <span class="number">7&#x27;b0010011</span>) &amp;&amp; (func3 == <span class="number">3&#x27;b000</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// <span class="doctag">BUG:</span> 这里将rs1分配给了rd_rs2_addr，应该是错误的</span></span><br><span class="line">        <span class="comment">// 正确的ADDI指令格式：rd = rs1 + imm</span></span><br><span class="line">        <span class="comment">// 所以应该是：rd_rs1_addr = rs1, rd_rs2_addr = 0</span></span><br><span class="line">        rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// <span class="doctag">BUG:</span> 应该为rs1</span></span><br><span class="line">        rd_rs2_addr = rs1;                  <span class="comment">// <span class="doctag">BUG:</span> 应该为0</span></span><br><span class="line">        op1_out     = rd_rs1_data;          <span class="comment">// 操作数1：源寄存器1的值</span></span><br><span class="line">        <span class="comment">// 操作数2：符号扩展的立即数</span></span><br><span class="line">        op2_out     = &#123;&#123;<span class="number">20</span>&#123;imm[<span class="number">11</span>]&#125;&#125;, imm&#125;; <span class="comment">// 符号扩展：复制最高位20次</span></span><br><span class="line">        wr_reg_addr = rd;                   <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 非ADDI指令：所有输出置零</span></span><br><span class="line">        rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        wr_reg_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-4-ifid流水线寄存器">Stage-4 IF/ID流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 注意：输出信号类型有误，instr_addr_out应为AW位，instr_out应为DW位</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="comment">// <span class="doctag">BUG:</span> 这里的数据类型定义反了</span></span><br><span class="line">    <span class="comment">// instr_addr_out应该是AW位，instr_out应该是DW位</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// 应该是[AW-1:0]</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// 应该是[DW-1:0]</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令地址流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;      <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;  <span class="comment">// 时钟上升沿锁存地址</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令数据流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_out &lt;= <span class="number">&#x27;h0</span>;           <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_out &lt;= instr_in;      <span class="comment">// 时钟上升沿锁存指令</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-4-寄存器文件">Stage-4 寄存器文件</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件模块 - RISC-V 32个通用寄存器</span></span><br><span class="line"><span class="comment">// 功能：提供读写接口，支持数据转发（前推）解决数据冒险</span></span><br><span class="line"><span class="keyword">module</span> register #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自译码阶段：读端口地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs1_addr,    <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs2_addr,    <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 到译码阶段：读端口数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs1_data, <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs2_data, <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自执行阶段：写端口控制</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       wr_reg_en,      <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] wr_reg_addr,    <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] wr_reg_data  <span class="comment">// 写入寄存器的数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器数组声明</span></span><br><span class="line"><span class="comment">// RISC-V有32个32位通用寄存器，x0-x31</span></span><br><span class="line"><span class="comment">// 其中x0是硬连线的0寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] regs [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">// 32个32位寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器1读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 支持数据转发：如果正在写入的寄存器是当前要读取的，直接使用写入数据</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时输出0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs1_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0，无论写入什么值都读为0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs1_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发（前推）：如果要读取的寄存器正在被写入，使用写入数据</span></span><br><span class="line">        rd_rs1_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取寄存器值</span></span><br><span class="line">        rd_rs1_data = regs[rd_rs1_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器2读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 与源寄存器1相同，支持数据转发</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs2_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0</span></span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs2_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发</span></span><br><span class="line">        rd_rs2_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取</span></span><br><span class="line">        rd_rs2_data = regs[rd_rs2_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器写逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿更新寄存器值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i++) <span class="keyword">begin</span></span><br><span class="line">            regs[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (wr_reg_addr != <span class="number">5&#x27;h0</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 写使能有效且不是x0寄存器时，写入数据</span></span><br><span class="line">        <span class="comment">// x0是只读寄存器，始终为0，不能写入</span></span><br><span class="line">        regs[wr_reg_addr] &lt;= wr_reg_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 其他情况保持寄存器值不变</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-4-顶层模块">Stage-4 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成两阶段流水线（取指+译码）</span></span><br><span class="line"><span class="comment">// 当前版本：连接了PC、ROM、IF/ID寄存器、译码器和寄存器文件</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 目的寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out;            <span class="comment">// 操作数1输出</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out;            <span class="comment">// 操作数2输出</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器写回信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr_reg;    <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 控制信号硬连线（当前简化版本）</span></span><br><span class="line"><span class="comment">// 问题：这些信号应该由控制单元动态生成</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">assign</span> jump_en     = <span class="number">1&#x27;b0</span>;          <span class="comment">// 禁止跳转，始终顺序执行</span></span><br><span class="line"><span class="keyword">assign</span> jump_addr   = <span class="number">&#x27;h0</span>;           <span class="comment">// 跳转地址固定为0</span></span><br><span class="line"><span class="keyword">assign</span> wr_reg_en   = <span class="number">1&#x27;b1</span>;          <span class="comment">// 始终允许写寄存器（可能有问题）</span></span><br><span class="line"><span class="keyword">assign</span> wr_reg_data = op2_out;       <span class="comment">// BUG：写回数据应该是ALU结果，不是立即数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),</span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),</span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),</span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_in</span>     (instr_reg),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),    <span class="comment">// 输出到寄存器文件</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.op1_out</span>      (op1_out),</span><br><span class="line">    <span class="variable">.op2_out</span>      (op2_out)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-5-alu">Chapter 5 ALU</h2>
<h3 id="stage-5-pc计数器">Stage-5 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可用于异常返回</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-rom">Stage-5 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// 注意：RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// 例如：字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-译码模块">Stage-5 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令（操作码0010011，func3=000）</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自IF/ID流水线寄存器的指令</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,  <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,  <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,  <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到ID/EX流水线寄存器：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,      <span class="comment">// 操作数1（寄存器值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out       <span class="comment">// 操作数2（立即数）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// RISC-V指令格式：[31:25] func7 | [24:20] rs2 | [19:15] rs1 | [14:12] func3 | [11:7] rd | [6:0] opcode</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）- I-type格式</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr_in[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数（I-type格式）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令：寄存器+立即数加法</span></span><br><span class="line"><span class="comment">// ADDI指令格式：rd = rs1 + sign-extend(imm)</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 检查是否为ADDI指令：操作码=0010011(I-type)，func3=000</span></span><br><span class="line">    <span class="keyword">if</span> ((opcode == <span class="number">7&#x27;b0010011</span>) &amp;&amp; (func3 == <span class="number">3&#x27;b000</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// ADDI指令处理</span></span><br><span class="line">        rd_rs1_addr = rs1;                 <span class="comment">// 设置源寄存器1地址</span></span><br><span class="line">        rd_rs2_addr = <span class="number">5&#x27;h0</span>;                <span class="comment">// ADDI不使用源寄存器2，设为0</span></span><br><span class="line">        op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：源寄存器1的值</span></span><br><span class="line">        <span class="comment">// 操作数2：符号扩展的立即数（20位符号扩展 + 12位立即数）</span></span><br><span class="line">        op2_out     = &#123;&#123;<span class="number">20</span>&#123;imm[<span class="number">11</span>]&#125;&#125;, imm&#125;;  <span class="comment">// 符号扩展：复制最高位20次</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 非ADDI指令：所有输出置零（默认处理）</span></span><br><span class="line">        rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-执行模块">Stage-5 执行模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块 - RISC-V算术逻辑单元（ALU）</span></span><br><span class="line"><span class="comment">// 功能：执行算术和逻辑运算，生成结果和写回控制信号</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令的加法操作</span></span><br><span class="line"><span class="keyword">module</span> execute #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自ID/EX流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1,         <span class="comment">// 操作数1（来自寄存器）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2,         <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到寄存器文件</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           wr_reg_en,    <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data   <span class="comment">// 写入寄存器的数据（ALU结果）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令字段提取（执行阶段需要重新提取以确定操作类型）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 执行逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 当前仅支持ADDI指令的加法操作</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 检查是否为ADDI指令</span></span><br><span class="line">    <span class="keyword">if</span> ((opcode == <span class="number">7&#x27;b0010011</span>) &amp;&amp; (func3 == <span class="number">3&#x27;b000</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// ADDI指令执行：加法操作</span></span><br><span class="line">        wr_reg_en   = <span class="number">1&#x27;b1</span>;           <span class="comment">// 使能寄存器写回</span></span><br><span class="line">        wr_reg_addr = rd;             <span class="comment">// 目的寄存器地址</span></span><br><span class="line">        wr_reg_data = op1 + op2;      <span class="comment">// ALU操作：寄存器值 + 立即数</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 非ADDI指令：禁用写回，输出清零</span></span><br><span class="line">        wr_reg_en   = <span class="number">1&#x27;b0</span>;           <span class="comment">// 禁止寄存器写回</span></span><br><span class="line">        wr_reg_addr = <span class="number">5&#x27;h0</span>;           <span class="comment">// 目的寄存器地址置零</span></span><br><span class="line">        wr_reg_data = <span class="number">&#x27;h0</span>;            <span class="comment">// 结果数据置零</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-ifid流水线寄存器">Stage-5 IF/ID流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 注意：输出信号类型有误，instr_addr_out应为AW位，instr_out应为DW位</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="comment">// <span class="doctag">BUG:</span> 这里的数据类型定义反了</span></span><br><span class="line">    <span class="comment">// instr_addr_out应该是AW位，instr_out应该是DW位</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// <span class="doctag">BUG:</span> 应该是[AW-1:0]</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// <span class="doctag">BUG:</span> 应该是[DW-1:0]</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令地址流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;      <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;  <span class="comment">// 时钟上升沿锁存地址</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令数据流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        instr_out &lt;= <span class="number">&#x27;h0</span>;           <span class="comment">// 复位时清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        instr_out &lt;= instr_in;      <span class="comment">// 时钟上升沿锁存指令</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-idex流水线寄存器">Stage-5 ID/EX流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在译码阶段和执行阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 作用：1. 同步信号传递 2. 提高时钟频率 3. 隔离译码和执行阶段</span></span><br><span class="line"><span class="keyword">module</span> id2ex #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自译码阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_in,         <span class="comment">// 操作数1</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_in,         <span class="comment">// 操作数2</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到执行阶段</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out, <span class="comment">// 锁存的指令地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out,      <span class="comment">// 锁存的指令编码</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 锁存的操作数1</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在每个时钟上升沿锁存译码阶段的所有输出信号</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        instr_out      &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        op1_out        &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        op2_out        &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存所有信号</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;</span><br><span class="line">        instr_out      &lt;= instr_in;</span><br><span class="line">        op1_out        &lt;= op1_in;</span><br><span class="line">        op2_out        &lt;= op2_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-寄存器文件">Stage-5 寄存器文件</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件模块 - RISC-V 32个通用寄存器</span></span><br><span class="line"><span class="comment">// 功能：提供读写接口，支持数据转发（前推）解决数据冒险</span></span><br><span class="line"><span class="keyword">module</span> register #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自译码阶段：读端口地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs1_addr,    <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs2_addr,    <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 到译码阶段：读端口数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs1_data, <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs2_data, <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自执行阶段：写端口控制</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       wr_reg_en,      <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] wr_reg_addr,    <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] wr_reg_data  <span class="comment">// 写入寄存器的数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器数组声明</span></span><br><span class="line"><span class="comment">// RISC-V有32个32位通用寄存器，x0-x31</span></span><br><span class="line"><span class="comment">// 其中x0是硬连线的0寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] regs [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">// 32个32位寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器1读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 支持数据转发：如果正在写入的寄存器是当前要读取的，直接使用写入数据</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时输出0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs1_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0，无论写入什么值都读为0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs1_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发（前推）：如果要读取的寄存器正在被写入，使用写入数据</span></span><br><span class="line">        rd_rs1_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取寄存器值</span></span><br><span class="line">        rd_rs1_data = regs[rd_rs1_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器2读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 与源寄存器1相同，支持数据转发</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs2_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0</span></span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs2_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发</span></span><br><span class="line">        rd_rs2_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取</span></span><br><span class="line">        rd_rs2_data = regs[rd_rs2_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器写逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿更新寄存器值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i++) <span class="keyword">begin</span></span><br><span class="line">            regs[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (wr_reg_addr != <span class="number">5&#x27;h0</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 写使能有效且不是x0寄存器时，写入数据</span></span><br><span class="line">        <span class="comment">// x0是只读寄存器，始终为0，不能写入</span></span><br><span class="line">        regs[wr_reg_addr] &lt;= wr_reg_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 其他情况保持寄存器值不变</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-5-顶层模块">Stage-5 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成三阶段流水线（取指+译码+执行）</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op1;         <span class="comment">// 译码阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op2;         <span class="comment">// 译码阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr_addr; <span class="comment">// 执行阶段指令地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr;      <span class="comment">// 执行阶段指令编码</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op1;        <span class="comment">// 执行阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op2;        <span class="comment">// 执行阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 控制信号硬连线（当前简化版本）</span></span><br><span class="line"><span class="comment">// 问题：这些信号应该由控制单元动态生成</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">assign</span> jump_en   = <span class="number">1&#x27;b0</span>;          <span class="comment">// 禁止跳转，始终顺序执行</span></span><br><span class="line"><span class="keyword">assign</span> jump_addr = <span class="number">&#x27;h0</span>;           <span class="comment">// 跳转地址固定为0</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),</span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),</span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),</span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_in</span>     (instr_reg),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.op1_out</span>      (decode_op1),</span><br><span class="line">    <span class="variable">.op2_out</span>      (decode_op2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器实例化</span></span><br><span class="line">id2ex #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_id2ex_inst (</span><br><span class="line">    <span class="variable">.clk</span>              (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>            (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>    (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_in</span>         (instr_reg),</span><br><span class="line">    <span class="variable">.op1_in</span>           (decode_op1),</span><br><span class="line">    <span class="variable">.op2_in</span>           (decode_op2),</span><br><span class="line">    <span class="variable">.instr_addr_out</span>   (execute_instr_addr),</span><br><span class="line">    <span class="variable">.instr_out</span>        (execute_instr),</span><br><span class="line">    <span class="variable">.op1_out</span>          (execute_op1),</span><br><span class="line">    <span class="variable">.op2_out</span>          (execute_op2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块实例化</span></span><br><span class="line">execute #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_execute_inst (</span><br><span class="line">    <span class="variable">.instr_addr</span>   (execute_instr_addr),</span><br><span class="line">    <span class="variable">.instr</span>        (execute_instr),</span><br><span class="line">    <span class="variable">.op1</span>          (execute_op1),</span><br><span class="line">    <span class="variable">.op2</span>          (execute_op2),</span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-6-参数定义">Chapter 6 参数定义</h2>
<h3 id="stage-6-参数定义模块">Stage-6 参数定义模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V处理器宏定义文件</span></span><br><span class="line"><span class="comment">// 包含所有指令操作码、功能码和系统常量的定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 地址宽度和数据宽度</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AW 						32  </span><span class="comment">// 地址宽度：32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> DW 						32  </span><span class="comment">// 数据宽度：32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> FILE					&quot;instr_data.txt&quot;  </span><span class="comment">// 默认指令文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// I-type指令定义（立即数算术/逻辑指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_I 	7&#x27;b0010011  </span><span class="comment">// I-type操作码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADDI		 	3&#x27;b000       </span><span class="comment">// 加法立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTI		 	3&#x27;b010       </span><span class="comment">// 有符号比较立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTIU		3&#x27;b011       </span><span class="comment">// 无符号比较立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XORI			3&#x27;b100       </span><span class="comment">// 异或立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ORI			3&#x27;b110       </span><span class="comment">// 或立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ANDI			3&#x27;b111       </span><span class="comment">// 与立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLLI			3&#x27;b001       </span><span class="comment">// 逻辑左移立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SRI			3&#x27;b101       </span><span class="comment">// 移位右移立即数指令（SRLI/SRAI）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// L-type指令定义（加载指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_L 	7&#x27;b0000011  </span><span class="comment">// 加载指令操作码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LB			 	3&#x27;b000       </span><span class="comment">// 加载字节（有符号扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LH			 	3&#x27;b001       </span><span class="comment">// 加载半字（有符号扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LW				3&#x27;b010       </span><span class="comment">// 加载字</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LBU			3&#x27;b100       </span><span class="comment">// 加载字节（无符号扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LHU			3&#x27;b101       </span><span class="comment">// 加载半字（无符号扩展）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// S-type指令定义（存储指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_S 	7&#x27;b0100011  </span><span class="comment">// 存储指令操作码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SB			 	3&#x27;b000       </span><span class="comment">// 存储字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SH			 	3&#x27;b001       </span><span class="comment">// 存储半字</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SW				3&#x27;b010       </span><span class="comment">// 存储字</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// R/M-type指令定义（寄存器-寄存器指令和乘除指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_R_M 7&#x27;b0110011  </span><span class="comment">// R-type和M-type操作码</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// R-type指令功能码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADD_SUB	3&#x27;b000       </span><span class="comment">// 加法/减法指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLL		 	3&#x27;b001       </span><span class="comment">// 逻辑左移</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLT			3&#x27;b010       </span><span class="comment">// 有符号比较</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTU			3&#x27;b011       </span><span class="comment">// 无符号比较</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XOR			3&#x27;b100       </span><span class="comment">// 异或</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SR				3&#x27;b101       </span><span class="comment">// 移位右移（SRL/SRA）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_OR				3&#x27;b110       </span><span class="comment">// 或</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_AND			3&#x27;b111       </span><span class="comment">// 与</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// M-type指令功能码（乘除扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MUL			3&#x27;b000       </span><span class="comment">// 乘法</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULH		 	3&#x27;b001       </span><span class="comment">// 乘法高位（有符号×有符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHSU		3&#x27;b010       </span><span class="comment">// 乘法高位（有符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHU		3&#x27;b011       </span><span class="comment">// 乘法高位（无符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIV			3&#x27;b100       </span><span class="comment">// 有符号除法</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIVU			3&#x27;b101       </span><span class="comment">// 无符号除法</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REM			3&#x27;b110       </span><span class="comment">// 有符号取余</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REMU			3&#x27;b111       </span><span class="comment">// 无符号取余</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// J-type指令定义（跳转指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JAL			7&#x27;b1101111  </span><span class="comment">// 跳转并链接指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JALR			7&#x27;b1100111  </span><span class="comment">// 跳转并链接寄存器指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// U-type指令定义（长立即数指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUI  		7&#x27;b0110111   </span><span class="comment">// 加载高位立即数指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUIPC		7&#x27;b0010111   </span><span class="comment">// PC相对加载高位立即数指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 特殊指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP			32&#x27;h00000013  </span><span class="comment">// NOP指令编码（ADDI x0, x0, 0）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP_OP		7&#x27;b0000001    </span><span class="comment">// NOP操作码（简化表示）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MRET			32&#x27;h30200073  </span><span class="comment">// 机器模式异常返回</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_RET			32&#x27;h00008067  </span><span class="comment">// 返回指令（JALR x0, x1, 0）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 系统指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_FENCE		7&#x27;b0001111    </span><span class="comment">// 内存屏障指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ECALL		32&#x27;h00000073  </span><span class="comment">// 环境调用指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_EBREAK		32&#x27;h00100073  </span><span class="comment">// 断点指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// B-type指令定义（分支指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_J 	7&#x27;b1100011   </span><span class="comment">// 分支指令操作码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BEQ			3&#x27;b000        </span><span class="comment">// 相等时分支</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BNE		 	3&#x27;b001        </span><span class="comment">// 不相等时分支</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLT			3&#x27;b100        </span><span class="comment">// 小于时分支（有符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGE			3&#x27;b101        </span><span class="comment">// 大于等于时分支（有符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLTU			3&#x27;b110        </span><span class="comment">// 小于时分支（无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGEU			3&#x27;b111        </span><span class="comment">// 大于等于时分支（无符号）</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-pc计数器">Stage-6 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        <span class="comment">// RISC-V规范：复位后从0x00000000地址开始执行</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        <span class="comment">// 用于处理分支、跳转、异常和中断</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        <span class="comment">// RISC-V指令固定为32位（4字节），所以+4</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可用于异常返回</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        <span class="comment">// 可用于返回地址保存（如jal指令）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是设计选择，只记录跳转时的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-rom">Stage-6 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="comment">// 文件格式：每行一个32位十六进制指令</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// 注意：RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// instr_addr[AW-1:2]：取地址的高30位（右移2位）</span></span><br><span class="line">    <span class="comment">// 因为每个存储单元是32位（4字节），所以需要将字节地址转换为字索引</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 示例：字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000008 -&gt; 字索引2（第3个32位指令）</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-译码模块">Stage-6 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自IF/ID流水线寄存器的指令</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,  <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,  <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,  <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到ID/EX流水线寄存器：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,      <span class="comment">// 操作数1（寄存器值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out       <span class="comment">// 操作数2（立即数）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）- I-type格式</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取（RISC-V标准指令格式）</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr_in[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数（I-type）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 使用case语句支持更多指令类型的扩展</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 根据操作码分类处理</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span>  <span class="comment">// I-type指令处理</span></span><br><span class="line">            <span class="comment">// 根据功能码3进一步区分具体指令</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令</span></span><br><span class="line">                    <span class="comment">// ADDI指令格式：rd = rs1 + sign-extend(imm)</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = <span class="number">5&#x27;h0</span>;                <span class="comment">// ADDI不使用源寄存器2，设为0</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：源寄存器1的值</span></span><br><span class="line">                    <span class="comment">// 操作数2：符号扩展的立即数（20位符号扩展 + 12位立即数）</span></span><br><span class="line">                    op2_out     = &#123;&#123;<span class="number">20</span>&#123;imm[<span class="number">11</span>]&#125;&#125;, imm&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他类型指令暂不支持</span></span><br><span class="line">            rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-执行模块">Stage-6 执行模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块 - RISC-V算术逻辑单元（ALU）</span></span><br><span class="line"><span class="comment">// 功能：执行算术和逻辑运算，生成结果和写回控制信号</span></span><br><span class="line"><span class="keyword">module</span> execute #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自ID/EX流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1,         <span class="comment">// 操作数1（来自寄存器）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2,         <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到寄存器文件</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           wr_reg_en,    <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data   <span class="comment">// 写入寄存器的数据（ALU结果）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令字段提取（执行阶段需要重新提取以确定操作类型）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">11</span>:<span class="number">0</span>] imm;     <span class="comment">// 立即数（12位）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"><span class="keyword">assign</span> imm    = instr[<span class="number">31</span>:<span class="number">20</span>];  <span class="comment">// 位31-20：立即数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 执行逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 使用case语句支持更多指令类型的扩展</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 根据操作码分类处理</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span>  <span class="comment">// I-type指令处理</span></span><br><span class="line">            <span class="comment">// 根据功能码3进一步区分具体指令</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令执行</span></span><br><span class="line">                    <span class="comment">// ADDI指令：加法操作</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b1</span>;           <span class="comment">// 使能寄存器写回</span></span><br><span class="line">                    wr_reg_addr = rd;             <span class="comment">// 目的寄存器地址</span></span><br><span class="line">                    wr_reg_data = op1 + op2;      <span class="comment">// ALU操作：寄存器值 + 立即数</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;           <span class="comment">// 禁止寄存器写回</span></span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;           <span class="comment">// 目的寄存器地址置零</span></span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;            <span class="comment">// 结果数据置零</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他类型指令暂不支持</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b0</span>;           <span class="comment">// 禁止寄存器写回</span></span><br><span class="line">            wr_reg_addr = <span class="number">5&#x27;h0</span>;           <span class="comment">// 目的寄存器地址置零</span></span><br><span class="line">            wr_reg_data = <span class="number">&#x27;h0</span>;            <span class="comment">// 结果数据置零</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-ifid流水线寄存器">Stage-6 IF/ID流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="comment">// 注意：输出信号类型有误，instr_addr_out应为AW位，instr_out应为DW位</span></span><br><span class="line">    <span class="comment">// 这是一个需要修复的BUG</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// 锁存的指令地址（应为[AW-1:0]）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// 锁存的指令数据（应为[DW-1:0]）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令地址流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存地址</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令数据流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时加载NOP指令，避免未定义行为</span></span><br><span class="line">        instr_out &lt;= `INST_NOP;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存指令</span></span><br><span class="line">        instr_out &lt;= instr_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-idex流水线寄存器">Stage-6 ID/EX流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在译码阶段和执行阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="keyword">module</span> id2ex #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自译码阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_in,         <span class="comment">// 操作数1</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_in,         <span class="comment">// 操作数2</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到执行阶段</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out, <span class="comment">// 锁存的指令地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out,      <span class="comment">// 锁存的指令编码</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 锁存的操作数1</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="comment">// 指令寄存器加载NOP指令，避免未定义行为</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        instr_out      &lt;= `INST_NOP;  <span class="comment">// 加载NOP指令</span></span><br><span class="line">        op1_out        &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        op2_out        &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存所有信号</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;</span><br><span class="line">        instr_out      &lt;= instr_in;</span><br><span class="line">        op1_out        &lt;= op1_in;</span><br><span class="line">        op2_out        &lt;= op2_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-寄存器文件">Stage-6 寄存器文件</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件模块 - RISC-V 32个通用寄存器</span></span><br><span class="line"><span class="comment">// 功能：提供读写接口，支持数据转发（前推）解决数据冒险</span></span><br><span class="line"><span class="keyword">module</span> register #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自译码阶段：读端口地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs1_addr,    <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs2_addr,    <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 到译码阶段：读端口数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs1_data, <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs2_data, <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自执行阶段：写端口控制</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       wr_reg_en,      <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] wr_reg_addr,    <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] wr_reg_data  <span class="comment">// 写入寄存器的数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器数组声明</span></span><br><span class="line"><span class="comment">// RISC-V有32个32位通用寄存器，x0-x31</span></span><br><span class="line"><span class="comment">// 其中x0是硬连线的0寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] regs [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">// 32个32位寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器1读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 支持数据转发：如果正在写入的寄存器是当前要读取的，直接使用写入数据</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时输出0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs1_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0，无论写入什么值都读为0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs1_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发（前推）：如果要读取的寄存器正在被写入，使用写入数据</span></span><br><span class="line">        <span class="comment">// 解决RAW（写后读）数据冒险</span></span><br><span class="line">        rd_rs1_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取寄存器值</span></span><br><span class="line">        rd_rs1_data = regs[rd_rs1_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器2读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 与源寄存器1相同，支持数据转发</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs2_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0</span></span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs2_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发</span></span><br><span class="line">        rd_rs2_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取</span></span><br><span class="line">        rd_rs2_data = regs[rd_rs2_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器写逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿更新寄存器值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i++) <span class="keyword">begin</span></span><br><span class="line">            regs[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (wr_reg_addr != <span class="number">5&#x27;h0</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 写使能有效且不是x0寄存器时，写入数据</span></span><br><span class="line">        <span class="comment">// x0是只读寄存器，始终为0，不能写入</span></span><br><span class="line">        regs[wr_reg_addr] &lt;= wr_reg_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 其他情况保持寄存器值不变</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-6-顶层模块">Stage-6 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成三阶段流水线（取指+译码+执行）</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> AW    = <span class="number">32</span>,                       <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW    = <span class="number">32</span>,                       <span class="comment">// 数据宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> FILE  = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>       <span class="comment">// 指令文件路径</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（当前固定为0）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op1;         <span class="comment">// 译码阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op2;         <span class="comment">// 译码阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr_addr; <span class="comment">// 执行阶段指令地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr;      <span class="comment">// 执行阶段指令编码</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op1;        <span class="comment">// 执行阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op2;        <span class="comment">// 执行阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 控制信号硬连线（当前简化版本）</span></span><br><span class="line"><span class="comment">// 注意：这些信号应该由控制单元动态生成</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">assign</span> jump_en   = <span class="number">1&#x27;b0</span>;          <span class="comment">// 禁止跳转，始终顺序执行</span></span><br><span class="line"><span class="keyword">assign</span> jump_addr = <span class="number">&#x27;h0</span>;           <span class="comment">// 跳转地址固定为0</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),</span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),</span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),</span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),</span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_in</span>     (instr_reg),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.op1_out</span>      (decode_op1),</span><br><span class="line">    <span class="variable">.op2_out</span>      (decode_op2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),</span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),</span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),</span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),</span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器实例化</span></span><br><span class="line">id2ex #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_id2ex_inst (</span><br><span class="line">    <span class="variable">.clk</span>              (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>            (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>    (instr_addr_reg),</span><br><span class="line">    <span class="variable">.instr_in</span>         (instr_reg),</span><br><span class="line">    <span class="variable">.op1_in</span>           (decode_op1),</span><br><span class="line">    <span class="variable">.op2_in</span>           (decode_op2),</span><br><span class="line">    <span class="variable">.instr_addr_out</span>   (execute_instr_addr),</span><br><span class="line">    <span class="variable">.instr_out</span>        (execute_instr),</span><br><span class="line">    <span class="variable">.op1_out</span>          (execute_op1),</span><br><span class="line">    <span class="variable">.op2_out</span>          (execute_op2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块实例化</span></span><br><span class="line">execute #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_execute_inst (</span><br><span class="line">    <span class="variable">.instr_addr</span>   (execute_instr_addr),</span><br><span class="line">    <span class="variable">.instr</span>        (execute_instr),</span><br><span class="line">    <span class="variable">.op1</span>          (execute_op1),</span><br><span class="line">    <span class="variable">.op2</span>          (execute_op2),</span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),</span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),</span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-7-整体架构">Chapter 7 整体架构</h2>
<h3 id="stage-7-参数定义">Stage-7 参数定义</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V处理器宏定义文件</span></span><br><span class="line"><span class="comment">// 包含所有指令操作码、功能码和系统常量的定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 全局参数定义</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AW                         32      </span><span class="comment">// 地址宽度：32位（RV32架构）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> DW                         32      </span><span class="comment">// 数据宽度：32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> FILE                       &quot;rv32ui-p-sub.txt&quot;  </span><span class="comment">// 默认指令文件（SUB指令测试）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// I-type指令定义（立即数算术/逻辑指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_I                7&#x27;b0010011  </span><span class="comment">// I-type操作码（立即数运算指令）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADDI                  3&#x27;b000      </span><span class="comment">// 加法立即数指令：rd = rs1 + imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTI                  3&#x27;b010      </span><span class="comment">// 有符号比较立即数指令：rd = (rs1 &lt; imm) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTIU                 3&#x27;b011      </span><span class="comment">// 无符号比较立即数指令：rd = (rs1 &lt; imm) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XORI                  3&#x27;b100      </span><span class="comment">// 异或立即数指令：rd = rs1 ^ imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ORI                   3&#x27;b110      </span><span class="comment">// 或立即数指令：rd = rs1 | imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ANDI                  3&#x27;b111      </span><span class="comment">// 与立即数指令：rd = rs1 &amp; imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLLI                  3&#x27;b001      </span><span class="comment">// 逻辑左移立即数指令：rd = rs1 &lt;&lt; imm[4:0]</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SRI                   3&#x27;b101      </span><span class="comment">// 移位右移立即数指令：包含SRLI（逻辑右移）和SRAI（算术右移）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// L-type指令定义（加载指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_L                7&#x27;b0000011  </span><span class="comment">// 加载指令操作码（从内存读取数据到寄存器）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LB                    3&#x27;b000      </span><span class="comment">// 加载字节（有符号扩展）：从内存读取1字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LH                    3&#x27;b001      </span><span class="comment">// 加载半字（有符号扩展）：从内存读取2字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LW                    3&#x27;b010      </span><span class="comment">// 加载字：从内存读取4字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LBU                   3&#x27;b100      </span><span class="comment">// 加载字节（无符号扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LHU                   3&#x27;b101      </span><span class="comment">// 加载半字（无符号扩展）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// S-type指令定义（存储指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_S                7&#x27;b0100011  </span><span class="comment">// 存储指令操作码（将寄存器数据写入内存）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SB                    3&#x27;b000      </span><span class="comment">// 存储字节：将1字节写入内存</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SH                    3&#x27;b001      </span><span class="comment">// 存储半字：将2字节写入内存</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SW                    3&#x27;b010      </span><span class="comment">// 存储字：将4字节写入内存</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// R/M-type指令定义（寄存器-寄存器指令和乘除指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_R_M              7&#x27;b0110011  </span><span class="comment">// R-type和M-type操作码（寄存器间运算）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// R-type指令功能码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADD_SUB               3&#x27;b000      </span><span class="comment">// 加法/减法指令：由func7[5]区分(0=ADD, 1=SUB)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLL                   3&#x27;b001      </span><span class="comment">// 逻辑左移：rd = rs1 &lt;&lt; rs2[4:0]</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLT                   3&#x27;b010      </span><span class="comment">// 有符号比较：rd = (rs1 &lt; rs2) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTU                  3&#x27;b011      </span><span class="comment">// 无符号比较：rd = (rs1 &lt; rs2) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XOR                   3&#x27;b100      </span><span class="comment">// 异或：rd = rs1 ^ rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SR                    3&#x27;b101      </span><span class="comment">// 移位右移：包含SRL（逻辑右移）和SRA（算术右移）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_OR                    3&#x27;b110      </span><span class="comment">// 或：rd = rs1 | rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_AND                   3&#x27;b111      </span><span class="comment">// 与：rd = rs1 &amp; rs2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// M-type指令功能码（乘除扩展，RV32M标准）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MUL                   3&#x27;b000      </span><span class="comment">// 乘法：rd = rs1 * rs2（低32位）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULH                  3&#x27;b001      </span><span class="comment">// 乘法高位（有符号×有符号）：获取64位结果的高32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHSU                3&#x27;b010      </span><span class="comment">// 乘法高位（有符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHU                 3&#x27;b011      </span><span class="comment">// 乘法高位（无符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIV                   3&#x27;b100      </span><span class="comment">// 有符号除法：rd = rs1 ÷ rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIVU                  3&#x27;b101      </span><span class="comment">// 无符号除法</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REM                   3&#x27;b110      </span><span class="comment">// 有符号取余：rd = rs1 % rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REMU                  3&#x27;b111      </span><span class="comment">// 无符号取余</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// J-type指令定义（无条件跳转指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JAL                   7&#x27;b1101111  </span><span class="comment">// 跳转并链接指令：rd = PC+4, PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JALR                  7&#x27;b1100111  </span><span class="comment">// 跳转并链接寄存器指令：rd = PC+4, PC = rs1 + offset</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// U-type指令定义（长立即数指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUI                   7&#x27;b0110111  </span><span class="comment">// 加载高位立即数指令：rd = imm &lt;&lt; 12</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUIPC                 7&#x27;b0010111  </span><span class="comment">// PC相对加载高位立即数指令：rd = PC + (imm &lt;&lt; 12)</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 特殊指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP                   32&#x27;h00000013  </span><span class="comment">// NOP指令编码（ADDI x0, x0, 0）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP_OP                7&#x27;b0000001    </span><span class="comment">// NOP操作码（简化表示，实际应为INST_TYPE_I）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MRET                  32&#x27;h30200073  </span><span class="comment">// 机器模式异常返回指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_RET                   32&#x27;h00008067  </span><span class="comment">// 返回指令（JALR x0, x1, 0）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 系统指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_FENCE                 7&#x27;b0001111    </span><span class="comment">// 内存屏障指令：同步内存访问</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ECALL                 32&#x27;h00000073  </span><span class="comment">// 环境调用指令：触发异常进入监控模式</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_EBREAK                32&#x27;h00100073  </span><span class="comment">// 断点指令：用于调试器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// B-type指令定义（分支指令）- 注意宏命名修正为INST_TYPE_B</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_B                7&#x27;b1100011   </span><span class="comment">// 分支指令操作码（条件跳转）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BEQ                   3&#x27;b000        </span><span class="comment">// 相等时分支：if(rs1 == rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BNE                   3&#x27;b001        </span><span class="comment">// 不相等时分支：if(rs1 != rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLT                   3&#x27;b100        </span><span class="comment">// 小于时分支（有符号）：if(rs1 &lt; rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGE                   3&#x27;b101        </span><span class="comment">// 大于等于时分支（有符号）：if(rs1 &gt;= rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLTU                  3&#x27;b110        </span><span class="comment">// 小于时分支（无符号）：if(rs1 &lt; rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGEU                  3&#x27;b111        </span><span class="comment">// 大于等于时分支（无符号）：if(rs1 &gt;= rs2) PC = PC + offset</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-pc计数器">Stage-7 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 跳转控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        <span class="comment">// RISC-V规范：复位后从0x00000000地址开始执行</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        <span class="comment">// 用于处理分支、跳转、异常和中断</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        <span class="comment">// RISC-V指令固定为32位（4字节），所以+4</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可用于异常返回</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        <span class="comment">// 可用于返回地址保存（如jal指令）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是设计选择，只记录跳转时的PC值</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-rom">Stage-7 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="comment">// 文件格式：每行一个32位十六进制指令</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// 注意：RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// instr_addr[AW-1:2]：取地址的高30位（右移2位）</span></span><br><span class="line">    <span class="comment">// 因为每个存储单元是32位（4字节），所以需要将字节地址转换为字索引</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 示例：</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000000 -&gt; 字索引0（第1个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000008 -&gt; 字索引2（第3个32位指令）</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-译码模块">Stage-7 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="comment">// 支持指令类型：I-type, R-type, B-type, J-type, U-type</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自IF/ID流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令数据（32位编码）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,    <span class="comment">// 源寄存器1地址（rs1）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,    <span class="comment">// 源寄存器2地址（rs2）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,    <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,    <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到ID/EX流水线寄存器：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 操作数1（寄存器值或PC值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] imm;     <span class="comment">// 符号扩展后的立即数（32位）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取（RISC-V标准指令格式）</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 立即数提取与符号扩展逻辑 - 根据指令类型处理</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type, L-type, JALR指令：imm[11:0] = instr[31:20]</span></span><br><span class="line">        `INST_TYPE_I, `INST_TYPE_L, `INST_JALR:</span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">31</span>:<span class="number">20</span>]&#125;;  <span class="comment">// 符号扩展12位立即数到32位</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// S-type指令：imm[11:0] = &#123;instr[31:25], instr[11:7]&#125;</span></span><br><span class="line">        `INST_TYPE_S:</span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">31</span>:<span class="number">25</span>], instr_in[<span class="number">11</span>:<span class="number">7</span>]&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令：imm[12:1] = &#123;instr[31], instr[7], instr[30:25], instr[11:8]&#125;</span></span><br><span class="line">        <span class="comment">// 最低位为0（2字节对齐）</span></span><br><span class="line">        `INST_TYPE_B:</span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">7</span>], instr_in[<span class="number">30</span>:<span class="number">25</span>], instr_in[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令：imm[20:1] = &#123;instr[31], instr[19:12], instr[20], instr[30:21]&#125;</span></span><br><span class="line">        `INST_JAL:</span><br><span class="line">            imm = &#123;&#123;<span class="number">12</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">19</span>:<span class="number">12</span>], instr_in[<span class="number">20</span>], instr_in[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// U-type指令（LUI, AUIPC）：imm[31:12] = instr[31:12]</span></span><br><span class="line">        `INST_LUI, `INST_LUIPC:</span><br><span class="line">            imm = &#123;instr_in[<span class="number">31</span>:<span class="number">12</span>], <span class="number">12&#x27;h0</span>&#125;;  <span class="comment">// 低12位补零</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令：立即数为0</span></span><br><span class="line">        <span class="keyword">default</span>: </span><br><span class="line">            imm = <span class="number">32&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 根据操作码和功能码生成寄存器地址和操作数</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type指令处理</span></span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = <span class="number">5&#x27;h0</span>;                <span class="comment">// ADDI不使用源寄存器2</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = imm;                 <span class="comment">// 操作数2：立即数（已符号扩展）</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// R/M-type指令处理</span></span><br><span class="line">        `INST_TYPE_R_M: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADD_SUB: <span class="keyword">begin</span>  <span class="comment">// ADD/SUB指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = rs2;                 <span class="comment">// 源寄存器2地址</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = rd_rs2_data;         <span class="comment">// 操作数2：寄存器rs2的值</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他R-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令处理（条件分支）</span></span><br><span class="line">        `INST_TYPE_B: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_BNE: <span class="keyword">begin</span>  <span class="comment">// BNE指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = rs2;                 <span class="comment">// 源寄存器2地址</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = rd_rs2_data;         <span class="comment">// 操作数2：寄存器rs2的值</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他B-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令（无条件跳转）</span></span><br><span class="line">        `INST_JAL: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;                <span class="comment">// 操作数1：0</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：跳转偏移量</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JALR指令（寄存器跳转）</span></span><br><span class="line">        `INST_JALR: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = rs1;                  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器2</span></span><br><span class="line">            op1_out     = rd_rs1_data;          <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数偏移</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// LUI指令（加载高位立即数）</span></span><br><span class="line">        `INST_LUI: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;                <span class="comment">// 操作数1：0</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数（高位）</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// AUIPC指令（PC相对加载高位立即数）</span></span><br><span class="line">        `INST_LUIPC: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = instr_addr_in;        <span class="comment">// 操作数1：当前PC值</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数偏移</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// NOP指令（空操作）</span></span><br><span class="line">        `INST_NOP_OP: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;</span><br><span class="line">            op2_out     = <span class="number">32&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令暂不支持</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-执行模块">Stage-7 执行模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块 - RISC-V算术逻辑单元（ALU）和控制逻辑</span></span><br><span class="line"><span class="comment">// 功能：执行算术和逻辑运算，生成结果和写回控制信号</span></span><br><span class="line"><span class="comment">// 支持指令：ADDI, ADD, SUB, BNE, JAL, JALR, LUI, AUIPC</span></span><br><span class="line"><span class="keyword">module</span> execute #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自ID/EX流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,   <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr,        <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1,          <span class="comment">// 操作数1（来自寄存器或PC）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2,          <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到寄存器文件</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           wr_reg_en,    <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data,  <span class="comment">// 写入寄存器的数据（ALU结果）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到控制单元（PC计数器）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           jump_en,      <span class="comment">// 跳转使能信号（1=需要跳转）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,    <span class="comment">// 跳转目标地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           jump_hold     <span class="comment">// 跳转保持信号（暂未使用）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令字段提取（执行阶段需要重新提取以确定操作类型）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;   <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;       <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;    <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;    <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] imm;      <span class="comment">// 分支指令立即数（已符号扩展）</span></span><br><span class="line"><span class="keyword">logic</span>        equal;    <span class="comment">// 比较结果：操作数1是否等于操作数2</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] jump_imm;  <span class="comment">// 分支跳转地址：PC + 立即数偏移</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode   = instr[<span class="number">6</span>:<span class="number">0</span>];     <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd       = instr[<span class="number">11</span>:<span class="number">7</span>];    <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3    = instr[<span class="number">14</span>:<span class="number">12</span>];   <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> func7    = instr[<span class="number">31</span>:<span class="number">25</span>];   <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 分支指令立即数计算（B-type格式）</span></span><br><span class="line"><span class="keyword">assign</span> imm = &#123;&#123;<span class="number">20</span>&#123;instr[<span class="number">31</span>]&#125;&#125;, instr[<span class="number">7</span>], instr[<span class="number">30</span>:<span class="number">25</span>], instr[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 相等比较器：用于条件分支指令</span></span><br><span class="line"><span class="keyword">assign</span> equal = (op1 == op2) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 分支跳转地址计算：PC + 立即数偏移</span></span><br><span class="line"><span class="keyword">assign</span> jump_imm = instr_addr + imm;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 执行逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 根据操作码和功能码执行相应操作</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type指令处理</span></span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令执行</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b1</span>;            <span class="comment">// 使能寄存器写回</span></span><br><span class="line">                    wr_reg_addr = rd;              <span class="comment">// 目的寄存器地址</span></span><br><span class="line">                    wr_reg_data = op1 + op2;       <span class="comment">// ALU操作：寄存器值 + 立即数</span></span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;            <span class="comment">// 不跳转</span></span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;             <span class="comment">// 跳转地址为0</span></span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;            <span class="comment">// 跳转保持为0</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// R/M-type指令处理</span></span><br><span class="line">        `INST_TYPE_R_M: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADD_SUB: <span class="keyword">begin</span>  <span class="comment">// ADD/SUB指令</span></span><br><span class="line">                    <span class="keyword">if</span>(func7 == <span class="number">7&#x27;b000_0000</span>) <span class="keyword">begin</span>  <span class="comment">// ADD指令（func7=0000000）</span></span><br><span class="line">                        wr_reg_en   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">                        wr_reg_addr = rd;</span><br><span class="line">                        wr_reg_data = op1 + op2;    <span class="comment">// 加法运算</span></span><br><span class="line">                        jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                        jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                        jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span>  <span class="comment">// SUB指令（func7=0100000）</span></span><br><span class="line">                        wr_reg_en   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">                        wr_reg_addr = rd;</span><br><span class="line">                        wr_reg_data = op1 - op2;    <span class="comment">// 减法运算</span></span><br><span class="line">                        jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                        jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                        jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他R-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令处理（条件分支）</span></span><br><span class="line">        `INST_TYPE_B: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_BNE: <span class="keyword">begin</span>  <span class="comment">// BNE指令执行</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 分支指令不写寄存器</span></span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = ~equal;                  <span class="comment">// 不相等时跳转</span></span><br><span class="line">                    jump_addr   = ~equal ? jump_imm : <span class="number">&#x27;h0</span>; <span class="comment">// 跳转地址：PC + 偏移</span></span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他B-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令（无条件跳转并链接）</span></span><br><span class="line">        `INST_JAL: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器（返回地址）</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = instr_addr + <span class="number">32&#x27;h4</span>;      <span class="comment">// 返回地址：PC + 4</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要跳转</span></span><br><span class="line">            jump_addr   = instr_addr + op2;        <span class="comment">// 跳转地址：PC + 偏移</span></span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JALR指令（寄存器跳转并链接）</span></span><br><span class="line">        `INST_JALR: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器（返回地址）</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = instr_addr + <span class="number">32&#x27;h4</span>;      <span class="comment">// 返回地址：PC + 4</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要跳转</span></span><br><span class="line">            jump_addr   = op1 + op2;               <span class="comment">// 跳转地址：rs1 + 偏移</span></span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// LUI指令（加载高位立即数）</span></span><br><span class="line">        `INST_LUI: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = op2;                     <span class="comment">// 结果：立即数本身（已左移12位）</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 不跳转</span></span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// AUIPC指令（PC相对加载高位立即数）</span></span><br><span class="line">        `INST_LUIPC: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = op1 + op2;               <span class="comment">// 结果：PC + (imm &lt;&lt; 12)</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 不跳转</span></span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// NOP指令（空操作）</span></span><br><span class="line">        `INST_NOP_OP: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令暂不支持</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-ifid流水线寄存器">Stage-7 IF/ID流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 注意：输出信号类型有误，instr_addr_out应为AW位，instr_out应为DW位</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="comment">// <span class="doctag">BUG:</span> 这里的数据类型定义反了（应该修复）</span></span><br><span class="line">    <span class="comment">// instr_addr_out应该是AW位，instr_out应该是DW位</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// 锁存的指令地址（应为[AW-1:0]）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// 锁存的指令数据（应为[DW-1:0]）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令地址流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存地址</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令数据流水线寄存器</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        instr_out &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存指令</span></span><br><span class="line">        instr_out &lt;= instr_in;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-idex流水线寄存器">Stage-7 ID/EX流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在译码阶段和执行阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 作用：1. 同步信号传递 2. 提高时钟频率 3. 隔离译码和执行阶段</span></span><br><span class="line"><span class="keyword">module</span> id2ex #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自译码阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_in,         <span class="comment">// 操作数1</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_in,         <span class="comment">// 操作数2</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到执行阶段</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out, <span class="comment">// 锁存的指令地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out,      <span class="comment">// 锁存的指令编码</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 锁存的操作数1</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在每个时钟上升沿锁存译码阶段的所有输出信号</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;    <span class="comment">// 指令地址清零</span></span><br><span class="line">        instr_out      &lt;= <span class="number">&#x27;h0</span>;    <span class="comment">// 指令编码清零</span></span><br><span class="line">        op1_out        &lt;= <span class="number">&#x27;h0</span>;    <span class="comment">// 操作数1清零</span></span><br><span class="line">        op2_out        &lt;= <span class="number">&#x27;h0</span>;    <span class="comment">// 操作数2清零</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 时钟上升沿锁存所有信号</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;  <span class="comment">// 锁存指令地址</span></span><br><span class="line">        instr_out      &lt;= instr_in;       <span class="comment">// 锁存指令编码</span></span><br><span class="line">        op1_out        &lt;= op1_in;         <span class="comment">// 锁存操作数1</span></span><br><span class="line">        op2_out        &lt;= op2_in;         <span class="comment">// 锁存操作数2</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-寄存器文件">Stage-7 寄存器文件</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件模块 - RISC-V 32个通用寄存器</span></span><br><span class="line"><span class="comment">// 功能：提供读写接口，支持数据转发（前推）解决数据冒险</span></span><br><span class="line"><span class="keyword">module</span> register #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自译码阶段：读端口地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs1_addr,    <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs2_addr,    <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 到译码阶段：读端口数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs1_data, <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs2_data, <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自执行阶段：写端口控制</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       wr_reg_en,      <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] wr_reg_addr,    <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] wr_reg_data  <span class="comment">// 写入寄存器的数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器数组声明</span></span><br><span class="line"><span class="comment">// RISC-V有32个32位通用寄存器，x0-x31</span></span><br><span class="line"><span class="comment">// 其中x0是硬连线的0寄存器（只读，始终为0）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] regs [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">// 32个32位寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器1读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 支持数据转发：如果正在写入的寄存器是当前要读取的，直接使用写入数据</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时输出0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs1_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0，无论写入什么值都读为0</span></span><br><span class="line">        <span class="comment">// RISC-V规范：x0寄存器恒为0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs1_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发（前推）：如果要读取的寄存器正在被写入，使用写入数据</span></span><br><span class="line">        <span class="comment">// 解决RAW（写后读）数据冒险，避免流水线停顿</span></span><br><span class="line">        rd_rs1_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取寄存器值</span></span><br><span class="line">        rd_rs1_data = regs[rd_rs1_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器2读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 与源寄存器1相同，支持数据转发</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs2_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0</span></span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs2_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发</span></span><br><span class="line">        rd_rs2_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取</span></span><br><span class="line">        rd_rs2_data = regs[rd_rs2_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器写逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿更新寄存器值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i++) <span class="keyword">begin</span></span><br><span class="line">            regs[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (wr_reg_addr != <span class="number">5&#x27;h0</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 写使能有效且不是x0寄存器时，写入数据</span></span><br><span class="line">        <span class="comment">// x0是只读寄存器，始终为0，不能写入</span></span><br><span class="line">        regs[wr_reg_addr] &lt;= wr_reg_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 其他情况保持寄存器值不变</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-7-顶层模块">Stage-7 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成三阶段流水线（取指+译码+执行）</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> AW    = <span class="number">32</span>,                       <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW    = <span class="number">32</span>,                       <span class="comment">// 数据宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> FILE  = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>       <span class="comment">// 指令文件路径</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span>           jump_hold;          <span class="comment">// 跳转保持信号（暂未使用）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）- 注意类型错误</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据 - 注意类型错误</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op1;         <span class="comment">// 译码阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op2;         <span class="comment">// 译码阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr_addr; <span class="comment">// 执行阶段指令地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr;      <span class="comment">// 执行阶段指令编码</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op1;        <span class="comment">// 执行阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op2;        <span class="comment">// 执行阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),      <span class="comment">// 跳转使能来自执行阶段</span></span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),    <span class="comment">// 跳转地址来自执行阶段</span></span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)    <span class="comment">// PC值输出到ROM</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),   <span class="comment">// 地址来自PC计数器</span></span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)   <span class="comment">// 指令输出到IF/ID寄存器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),       <span class="comment">// 输入：PC值</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),   <span class="comment">// 输出：锁存的PC值（类型错误）</span></span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)         <span class="comment">// 输出：锁存的指令（类型错误）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (instr_addr_reg),   <span class="comment">// 输入：指令地址（PC值）</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instr_reg),        <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>    (rd_rs1_addr),      <span class="comment">// 输出：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>    (rd_rs2_addr),      <span class="comment">// 输出：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>    (rd_rs1_data),      <span class="comment">// 输入：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>    (rd_rs2_data),      <span class="comment">// 输入：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.op1_out</span>        (decode_op1),       <span class="comment">// 输出：操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>        (decode_op2)        <span class="comment">// 输出：操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),        <span class="comment">// 输入：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),        <span class="comment">// 输入：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),        <span class="comment">// 输出：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),        <span class="comment">// 输出：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输入：写使能</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输入：写地址</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)         <span class="comment">// 输入：写数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器实例化</span></span><br><span class="line">id2ex #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_id2ex_inst (</span><br><span class="line">    <span class="variable">.clk</span>              (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>            (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>    (instr_addr_reg),     <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr_in</span>         (instr_reg),          <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1_in</span>           (decode_op1),         <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2_in</span>           (decode_op2),         <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span>   (execute_instr_addr), <span class="comment">// 输出：锁存的指令地址</span></span><br><span class="line">    <span class="variable">.instr_out</span>        (execute_instr),      <span class="comment">// 输出：锁存的指令编码</span></span><br><span class="line">    <span class="variable">.op1_out</span>          (execute_op1),        <span class="comment">// 输出：锁存的操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>          (execute_op2)         <span class="comment">// 输出：锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块实例化</span></span><br><span class="line">execute #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_execute_inst (</span><br><span class="line">    <span class="variable">.instr_addr</span>   (execute_instr_addr), <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr</span>        (execute_instr),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1</span>          (execute_op1),        <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2</span>          (execute_op2),        <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输出：写使能到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输出：写地址到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data),        <span class="comment">// 输出：写数据到寄存器文件</span></span><br><span class="line">    <span class="variable">.jump_en</span>      (jump_en),            <span class="comment">// 输出：跳转使能到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_addr</span>    (jump_addr),          <span class="comment">// 输出：跳转地址到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_hold</span>    (jump_hold)           <span class="comment">// 输出：跳转保持信号（暂未使用）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成三阶段流水线（取指+译码+执行）</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> AW    = <span class="number">32</span>,                       <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW    = <span class="number">32</span>,                       <span class="comment">// 数据宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> FILE  = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>       <span class="comment">// 指令文件路径</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span>           jump_hold;          <span class="comment">// 跳转保持信号（暂未使用）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）- 注意类型错误</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据 - 注意类型错误</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op1;         <span class="comment">// 译码阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op2;         <span class="comment">// 译码阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr_addr; <span class="comment">// 执行阶段指令地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr;      <span class="comment">// 执行阶段指令编码</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op1;        <span class="comment">// 执行阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op2;        <span class="comment">// 执行阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),      <span class="comment">// 跳转使能来自执行阶段</span></span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),    <span class="comment">// 跳转地址来自执行阶段</span></span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)    <span class="comment">// PC值输出到ROM</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),   <span class="comment">// 地址来自PC计数器</span></span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)   <span class="comment">// 指令输出到IF/ID寄存器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),       <span class="comment">// 输入：PC值</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),   <span class="comment">// 输出：锁存的PC值（类型错误）</span></span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)         <span class="comment">// 输出：锁存的指令（类型错误）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (instr_addr_reg),   <span class="comment">// 输入：指令地址（PC值）</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instr_reg),        <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>    (rd_rs1_addr),      <span class="comment">// 输出：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>    (rd_rs2_addr),      <span class="comment">// 输出：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>    (rd_rs1_data),      <span class="comment">// 输入：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>    (rd_rs2_data),      <span class="comment">// 输入：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.op1_out</span>        (decode_op1),       <span class="comment">// 输出：操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>        (decode_op2)        <span class="comment">// 输出：操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),        <span class="comment">// 输入：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),        <span class="comment">// 输入：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),        <span class="comment">// 输出：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),        <span class="comment">// 输出：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输入：写使能</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输入：写地址</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)         <span class="comment">// 输入：写数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器实例化</span></span><br><span class="line">id2ex #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_id2ex_inst (</span><br><span class="line">    <span class="variable">.clk</span>              (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>            (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr_in</span>    (instr_addr_reg),     <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr_in</span>         (instr_reg),          <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1_in</span>           (decode_op1),         <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2_in</span>           (decode_op2),         <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span>   (execute_instr_addr), <span class="comment">// 输出：锁存的指令地址</span></span><br><span class="line">    <span class="variable">.instr_out</span>        (execute_instr),      <span class="comment">// 输出：锁存的指令编码</span></span><br><span class="line">    <span class="variable">.op1_out</span>          (execute_op1),        <span class="comment">// 输出：锁存的操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>          (execute_op2)         <span class="comment">// 输出：锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块实例化</span></span><br><span class="line">execute #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_execute_inst (</span><br><span class="line">    <span class="variable">.instr_addr</span>   (execute_instr_addr), <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr</span>        (execute_instr),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1</span>          (execute_op1),        <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2</span>          (execute_op2),        <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输出：写使能到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输出：写地址到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data),        <span class="comment">// 输出：写数据到寄存器文件</span></span><br><span class="line">    <span class="variable">.jump_en</span>      (jump_en),            <span class="comment">// 输出：跳转使能到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_addr</span>    (jump_addr),          <span class="comment">// 输出：跳转地址到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_hold</span>    (jump_hold)           <span class="comment">// 输出：跳转保持信号（暂未使用）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="chapter-8-流水线">Chapter 8 流水线</h2>
<h3 id="stage-8-参数定义">Stage-8 参数定义</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V处理器宏定义文件</span></span><br><span class="line"><span class="comment">// 包含所有指令操作码、功能码和系统常量的定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 全局参数定义</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AW                         32      </span><span class="comment">// 地址宽度：32位（RV32架构）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> DW                         32      </span><span class="comment">// 数据宽度：32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> FILE                       &quot;rv32ui-p-andi.txt&quot;  </span><span class="comment">// 默认指令文件（ANDI指令测试）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// I-type指令定义（立即数算术/逻辑指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_I                7&#x27;b0010011  </span><span class="comment">// I-type操作码（立即数运算指令）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADDI                  3&#x27;b000      </span><span class="comment">// 加法立即数指令：rd = rs1 + imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTI                  3&#x27;b010      </span><span class="comment">// 有符号比较立即数指令：rd = (rs1 &lt; imm) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTIU                 3&#x27;b011      </span><span class="comment">// 无符号比较立即数指令：rd = (rs1 &lt; imm) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XORI                  3&#x27;b100      </span><span class="comment">// 异或立即数指令：rd = rs1 ^ imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ORI                   3&#x27;b110      </span><span class="comment">// 或立即数指令：rd = rs1 | imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ANDI                  3&#x27;b111      </span><span class="comment">// 与立即数指令：rd = rs1 &amp; imm</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLLI                  3&#x27;b001      </span><span class="comment">// 逻辑左移立即数指令：rd = rs1 &lt;&lt; imm[4:0]</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SRI                   3&#x27;b101      </span><span class="comment">// 移位右移立即数指令：包含SRLI（逻辑右移）和SRAI（算术右移）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// L-type指令定义（加载指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_L                7&#x27;b0000011  </span><span class="comment">// 加载指令操作码（从内存读取数据到寄存器）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LB                    3&#x27;b000      </span><span class="comment">// 加载字节（有符号扩展）：从内存读取1字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LH                    3&#x27;b001      </span><span class="comment">// 加载半字（有符号扩展）：从内存读取2字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LW                    3&#x27;b010      </span><span class="comment">// 加载字：从内存读取4字节</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LBU                   3&#x27;b100      </span><span class="comment">// 加载字节（无符号扩展）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LHU                   3&#x27;b101      </span><span class="comment">// 加载半字（无符号扩展）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// S-type指令定义（存储指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_S                7&#x27;b0100011  </span><span class="comment">// 存储指令操作码（将寄存器数据写入内存）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SB                    3&#x27;b000      </span><span class="comment">// 存储字节：将1字节写入内存</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SH                    3&#x27;b001      </span><span class="comment">// 存储半字：将2字节写入内存</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SW                    3&#x27;b010      </span><span class="comment">// 存储字：将4字节写入内存</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// R/M-type指令定义（寄存器-寄存器指令和乘除指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_R_M              7&#x27;b0110011  </span><span class="comment">// R-type和M-type操作码（寄存器间运算）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// R-type指令功能码</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ADD_SUB               3&#x27;b000      </span><span class="comment">// 加法/减法指令：由func7[5]区分(0=ADD, 1=SUB)</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLL                   3&#x27;b001      </span><span class="comment">// 逻辑左移：rd = rs1 &lt;&lt; rs2[4:0]</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLT                   3&#x27;b010      </span><span class="comment">// 有符号比较：rd = (rs1 &lt; rs2) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SLTU                  3&#x27;b011      </span><span class="comment">// 无符号比较：rd = (rs1 &lt; rs2) ? 1 : 0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_XOR                   3&#x27;b100      </span><span class="comment">// 异或：rd = rs1 ^ rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_SR                    3&#x27;b101      </span><span class="comment">// 移位右移：包含SRL（逻辑右移）和SRA（算术右移）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_OR                    3&#x27;b110      </span><span class="comment">// 或：rd = rs1 | rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_AND                   3&#x27;b111      </span><span class="comment">// 与：rd = rs1 &amp; rs2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// M-type指令功能码（乘除扩展，RV32M标准）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MUL                   3&#x27;b000      </span><span class="comment">// 乘法：rd = rs1 * rs2（低32位）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULH                  3&#x27;b001      </span><span class="comment">// 乘法高位（有符号×有符号）：获取64位结果的高32位</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHSU                3&#x27;b010      </span><span class="comment">// 乘法高位（有符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MULHU                 3&#x27;b011      </span><span class="comment">// 乘法高位（无符号×无符号）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIV                   3&#x27;b100      </span><span class="comment">// 有符号除法：rd = rs1 ÷ rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_DIVU                  3&#x27;b101      </span><span class="comment">// 无符号除法</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REM                   3&#x27;b110      </span><span class="comment">// 有符号取余：rd = rs1 % rs2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_REMU                  3&#x27;b111      </span><span class="comment">// 无符号取余</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// J-type指令定义（无条件跳转指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JAL                   7&#x27;b1101111  </span><span class="comment">// 跳转并链接指令：rd = PC+4, PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_JALR                  7&#x27;b1100111  </span><span class="comment">// 跳转并链接寄存器指令：rd = PC+4, PC = rs1 + offset</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// U-type指令定义（长立即数指令）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUI                   7&#x27;b0110111  </span><span class="comment">// 加载高位立即数指令：rd = imm &lt;&lt; 12</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_LUIPC                 7&#x27;b0010111  </span><span class="comment">// PC相对加载高位立即数指令：rd = PC + (imm &lt;&lt; 12)</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 特殊指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP                   32&#x27;h00000013  </span><span class="comment">// NOP指令编码（ADDI x0, x0, 0）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_NOP_OP                7&#x27;b0000001    </span><span class="comment">// NOP操作码（简化表示，实际应为INST_TYPE_I）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_MRET                  32&#x27;h30200073  </span><span class="comment">// 机器模式异常返回指令</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_RET                   32&#x27;h00008067  </span><span class="comment">// 返回指令（JALR x0, x1, 0）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 系统指令定义</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_FENCE                 7&#x27;b0001111    </span><span class="comment">// 内存屏障指令：同步内存访问</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_ECALL                 32&#x27;h00000073  </span><span class="comment">// 环境调用指令：触发异常进入监控模式</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_EBREAK                32&#x27;h00100073  </span><span class="comment">// 断点指令：用于调试器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// B-type指令定义（分支指令）- 注意宏命名修正为INST_TYPE_B</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_TYPE_B                7&#x27;b1100011   </span><span class="comment">// 分支指令操作码（条件跳转）</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BEQ                   3&#x27;b000        </span><span class="comment">// 相等时分支：if(rs1 == rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BNE                   3&#x27;b001        </span><span class="comment">// 不相等时分支：if(rs1 != rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLT                   3&#x27;b100        </span><span class="comment">// 小于时分支（有符号）：if(rs1 &lt; rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGE                   3&#x27;b101        </span><span class="comment">// 大于等于时分支（有符号）：if(rs1 &gt;= rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BLTU                  3&#x27;b110        </span><span class="comment">// 小于时分支（无符号）：if(rs1 &lt; rs2) PC = PC + offset</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> INST_BGEU                  3&#x27;b111        </span><span class="comment">// 大于等于时分支（无符号）：if(rs1 &gt;= rs2) PC = PC + offset</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-pc计数器">Stage-8 PC计数器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器模块 - RISC-V处理器取指阶段核心组件</span></span><br><span class="line"><span class="comment">// 功能：生成指令存储器地址，支持顺序执行和跳转控制</span></span><br><span class="line"><span class="keyword">module</span> pc_counter #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>  <span class="comment">// 地址宽度参数，默认32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,        <span class="comment">// 系统时钟，上升沿有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,      <span class="comment">// 异步复位信号，低电平有效</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 跳转控制信号（来自执行阶段）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           jump_en,    <span class="comment">// 跳转使能信号，高电平有效</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,  <span class="comment">// 跳转目标地址，32位</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer  <span class="comment">// 当前PC值，输出到指令存储器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] current_addr;  <span class="comment">// 内部寄存器，暂存跳转前的PC值（用于异常返回）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// PC更新主逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位状态：PC初始化为0x00000000</span></span><br><span class="line">        <span class="comment">// RISC-V规范：复位后从0x00000000地址开始执行</span></span><br><span class="line">        pc_pointer &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 跳转状态：更新PC为跳转目标地址</span></span><br><span class="line">        <span class="comment">// 用于处理分支、跳转、异常和中断</span></span><br><span class="line">        pc_pointer &lt;= jump_addr;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 顺序执行状态：PC值递增4（字节寻址）</span></span><br><span class="line">        <span class="comment">// RISC-V指令固定为32位（4字节），所以+4</span></span><br><span class="line">        pc_pointer &lt;= pc_pointer + <span class="number">&#x27;h4</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 辅助逻辑 - 记录跳转前的PC值</span></span><br><span class="line"><span class="comment">// 功能：保存跳转发生时的PC值，可用于异常返回</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        current_addr &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (jump_en)</span><br><span class="line">        <span class="comment">// 发生跳转时，保存当前PC值（跳转前的地址）</span></span><br><span class="line">        <span class="comment">// 可用于返回地址保存（如jal指令）</span></span><br><span class="line">        current_addr &lt;= pc_pointer;</span><br><span class="line">    <span class="comment">// 注意：缺少else分支，非跳转时current_addr保持不变</span></span><br><span class="line">    <span class="comment">// 这可能是设计选择，只记录跳转时的PC值</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-rom">Stage-8 ROM</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 只读存储器（ROM）模块 - RISC-V指令存储器</span></span><br><span class="line"><span class="comment">// 功能：存储处理器指令，根据地址输出对应指令</span></span><br><span class="line"><span class="keyword">module</span> rom #(</span><br><span class="line">    <span class="keyword">parameter</span> FILE = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>,  <span class="comment">// 指令文件路径参数</span></span><br><span class="line">    <span class="keyword">parameter</span> AW   = <span class="number">32</span>,                   <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW   = <span class="number">32</span>                    <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位（为统一接口保留，实际未使用）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 地址输入</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,  <span class="comment">// 指令地址输入（字节地址）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 数据输出</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out    <span class="comment">// 指令数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 文件路径配置</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> path      = <span class="string">&quot;../test_data/&quot;</span>;      <span class="comment">// 相对路径前缀</span></span><br><span class="line"><span class="keyword">static</span> <span class="keyword">string</span> full_path = &#123;path, FILE&#125;;         <span class="comment">// 完整文件路径</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 初始化块 - 加载指令到ROM</span></span><br><span class="line"><span class="comment">// 注意：$readmemh只在仿真时执行，综合时忽略</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 从十六进制文本文件读取指令到ROM存储器</span></span><br><span class="line">    <span class="comment">// 文件格式：每行一个32位十六进制指令</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(full_path, rom_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ROM存储器声明</span></span><br><span class="line"><span class="comment">// 容量：4096个32位单元 = 16KB存储空间</span></span><br><span class="line"><span class="comment">// 地址范围：0x00000000 - 0x00003FFF（字节地址）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rom_mem [<span class="number">0</span>:<span class="number">4095</span>];  <span class="comment">// 4096个32位存储单元</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令读取逻辑 - 组合逻辑（异步读取）</span></span><br><span class="line"><span class="comment">// 功能：根据输入地址读取指令</span></span><br><span class="line"><span class="comment">// 注意：RISC-V指令按字对齐，需要将字节地址转换为字地址</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// 将字节地址转换为字地址（右移2位，除以4）</span></span><br><span class="line">    <span class="comment">// instr_addr[AW-1:2]：取地址的高30位（右移2位）</span></span><br><span class="line">    <span class="comment">// 因为每个存储单元是32位（4字节），所以需要将字节地址转换为字索引</span></span><br><span class="line">    instr_out = rom_mem[instr_addr[AW-<span class="number">1</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 示例：</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000000 -&gt; 字索引0（第1个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000004 -&gt; 字索引1（第2个32位指令）</span></span><br><span class="line">    <span class="comment">// 字节地址0x00000008 -&gt; 字索引2（第3个32位指令）</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-译码模块">Stage-8 译码模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块 - RISC-V指令译码器</span></span><br><span class="line"><span class="comment">// 功能：解析32位指令，提取操作码、寄存器地址和立即数</span></span><br><span class="line"><span class="comment">// 支持指令类型：I-type, R-type, B-type, J-type, U-type</span></span><br><span class="line"><span class="keyword">module</span> decode #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自IF/ID流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令数据（32位编码）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到寄存器文件：源寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr,    <span class="comment">// 源寄存器1地址（rs1）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr,    <span class="comment">// 源寄存器2地址（rs2）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入来自寄存器文件：源寄存器数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data,    <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data,    <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出到ID/EX流水线寄存器：操作数</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 操作数1（寄存器值或PC值）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// RISC-V指令字段提取</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;  <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;      <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;   <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs1;     <span class="comment">// 源寄存器1地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rs2;     <span class="comment">// 源寄存器2地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;   <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] imm;     <span class="comment">// 符号扩展后的立即数（32位）</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取（RISC-V标准指令格式）</span></span><br><span class="line"><span class="keyword">assign</span> opcode = instr_in[<span class="number">6</span>:<span class="number">0</span>];    <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd     = instr_in[<span class="number">11</span>:<span class="number">7</span>];   <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3  = instr_in[<span class="number">14</span>:<span class="number">12</span>];  <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> rs1    = instr_in[<span class="number">19</span>:<span class="number">15</span>];  <span class="comment">// 位19-15：源寄存器1</span></span><br><span class="line"><span class="keyword">assign</span> rs2    = instr_in[<span class="number">24</span>:<span class="number">20</span>];  <span class="comment">// 位24-20：源寄存器2</span></span><br><span class="line"><span class="keyword">assign</span> func7  = instr_in[<span class="number">31</span>:<span class="number">25</span>];  <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 立即数提取与符号扩展逻辑 - 根据指令类型处理</span></span><br><span class="line"><span class="comment">// RISC-V不同指令类型的立即数格式不同</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type, L-type, JALR指令：imm[11:0] = instr[31:20]</span></span><br><span class="line">        `INST_TYPE_I, `INST_TYPE_L, `INST_JALR:</span><br><span class="line">            <span class="comment">// 符号扩展12位立即数到32位</span></span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">31</span>:<span class="number">20</span>]&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// S-type指令：imm[11:0] = &#123;instr[31:25], instr[11:7]&#125;</span></span><br><span class="line">        `INST_TYPE_S:</span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">31</span>:<span class="number">25</span>], instr_in[<span class="number">11</span>:<span class="number">7</span>]&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令：imm[12:1] = &#123;instr[31], instr[7], instr[30:25], instr[11:8]&#125;</span></span><br><span class="line">        <span class="comment">// 最低位为0（2字节对齐）</span></span><br><span class="line">        `INST_TYPE_B:</span><br><span class="line">            imm = &#123;&#123;<span class="number">20</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">7</span>], instr_in[<span class="number">30</span>:<span class="number">25</span>], instr_in[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令：imm[20:1] = &#123;instr[31], instr[19:12], instr[20], instr[30:21]&#125;</span></span><br><span class="line">        `INST_JAL:</span><br><span class="line">            imm = &#123;&#123;<span class="number">12</span>&#123;instr_in[<span class="number">31</span>]&#125;&#125;, instr_in[<span class="number">19</span>:<span class="number">12</span>], instr_in[<span class="number">20</span>], instr_in[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">        </span><br><span class="line">        <span class="comment">// U-type指令（LUI, AUIPC）：imm[31:12] = instr[31:12]</span></span><br><span class="line">        `INST_LUI, `INST_LUIPC:</span><br><span class="line">            imm = &#123;instr_in[<span class="number">31</span>:<span class="number">12</span>], <span class="number">12&#x27;h0</span>&#125;;  <span class="comment">// 低12位补零</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令：立即数为0</span></span><br><span class="line">        <span class="keyword">default</span>: </span><br><span class="line">            imm = <span class="number">32&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令译码逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 根据操作码和功能码生成寄存器地址和操作数</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type指令处理</span></span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = <span class="number">5&#x27;h0</span>;                <span class="comment">// ADDI不使用源寄存器2</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = imm;                 <span class="comment">// 操作数2：立即数（已符号扩展）</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// R/M-type指令处理</span></span><br><span class="line">        `INST_TYPE_R_M: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADD_SUB: <span class="keyword">begin</span>  <span class="comment">// ADD/SUB指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = rs2;                 <span class="comment">// 源寄存器2地址</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = rd_rs2_data;         <span class="comment">// 操作数2：寄存器rs2的值</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他R-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令处理（条件分支）</span></span><br><span class="line">        `INST_TYPE_B: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_BNE: <span class="keyword">begin</span>  <span class="comment">// BNE指令</span></span><br><span class="line">                    rd_rs1_addr = rs1;                 <span class="comment">// 源寄存器1地址</span></span><br><span class="line">                    rd_rs2_addr = rs2;                 <span class="comment">// 源寄存器2地址</span></span><br><span class="line">                    op1_out     = rd_rs1_data;         <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">                    op2_out     = rd_rs2_data;         <span class="comment">// 操作数2：寄存器rs2的值</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他B-type指令暂不支持</span></span><br><span class="line">                    rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令（无条件跳转）</span></span><br><span class="line">        `INST_JAL: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;                <span class="comment">// 操作数1：0</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：跳转偏移量</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JALR指令（寄存器跳转）</span></span><br><span class="line">        `INST_JALR: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = rs1;                  <span class="comment">// 源寄存器1地址</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器2</span></span><br><span class="line">            op1_out     = rd_rs1_data;          <span class="comment">// 操作数1：寄存器rs1的值</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数偏移</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// LUI指令（加载高位立即数）</span></span><br><span class="line">        `INST_LUI: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;                <span class="comment">// 操作数1：0</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数（高位）</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// AUIPC指令（PC相对加载高位立即数）</span></span><br><span class="line">        `INST_LUIPC: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;                 <span class="comment">// 不使用源寄存器</span></span><br><span class="line">            op1_out     = instr_addr_in;        <span class="comment">// 操作数1：当前PC值</span></span><br><span class="line">            op2_out     = imm;                  <span class="comment">// 操作数2：立即数偏移</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// NOP指令（空操作）</span></span><br><span class="line">        `INST_NOP_OP: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            rd_rs2_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            op1_out     = <span class="number">32&#x27;h0</span>;</span><br><span class="line">            op2_out     = <span class="number">32&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令暂不支持</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">            rd_rs1_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            rd_rs2_addr = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op1_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">            op2_out     = <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-执行模块">Stage-8 执行模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块 - RISC-V算术逻辑单元（ALU）和控制逻辑</span></span><br><span class="line"><span class="comment">// 功能：执行算术和逻辑运算，生成结果和写回控制信号</span></span><br><span class="line"><span class="comment">// 支持指令：ADDI, ADD, SUB, BNE, JAL, JALR, LUI, AUIPC</span></span><br><span class="line"><span class="keyword">module</span> execute #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 输入：来自ID/EX流水线寄存器</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr,   <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr,        <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1,          <span class="comment">// 操作数1（来自寄存器或PC）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2,          <span class="comment">// 操作数2（立即数或寄存器值）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到寄存器文件</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           wr_reg_en,    <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr,  <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data,  <span class="comment">// 写入寄存器的数据（ALU结果）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到控制单元（PC计数器）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           jump_en,      <span class="comment">// 跳转使能信号（1=需要跳转）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr,    <span class="comment">// 跳转目标地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span>           jump_hold     <span class="comment">// 跳转保持信号（暂未使用）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 指令字段提取（执行阶段需要重新提取以确定操作类型）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  opcode;   <span class="comment">// 操作码（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]  rd;       <span class="comment">// 目的寄存器地址（5位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>]  func3;    <span class="comment">// 功能码3（3位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>]  func7;    <span class="comment">// 功能码7（7位）</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] imm;      <span class="comment">// 分支指令立即数（已符号扩展）</span></span><br><span class="line"><span class="keyword">logic</span>        equal;    <span class="comment">// 比较结果：操作数1是否等于操作数2</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>] jump_imm;  <span class="comment">// 分支跳转地址：PC + 立即数偏移</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 指令字段提取</span></span><br><span class="line"><span class="keyword">assign</span> opcode   = instr[<span class="number">6</span>:<span class="number">0</span>];     <span class="comment">// 最低7位：操作码</span></span><br><span class="line"><span class="keyword">assign</span> rd       = instr[<span class="number">11</span>:<span class="number">7</span>];    <span class="comment">// 位11-7：目的寄存器</span></span><br><span class="line"><span class="keyword">assign</span> func3    = instr[<span class="number">14</span>:<span class="number">12</span>];   <span class="comment">// 位14-12：功能码3</span></span><br><span class="line"><span class="keyword">assign</span> func7    = instr[<span class="number">31</span>:<span class="number">25</span>];   <span class="comment">// 最高7位：功能码7</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 分支指令立即数计算（B-type格式）</span></span><br><span class="line"><span class="keyword">assign</span> imm = &#123;&#123;<span class="number">20</span>&#123;instr[<span class="number">31</span>]&#125;&#125;, instr[<span class="number">7</span>], instr[<span class="number">30</span>:<span class="number">25</span>], instr[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 相等比较器：用于条件分支指令（BNE）</span></span><br><span class="line"><span class="keyword">assign</span> equal = (op1 == op2) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 分支跳转地址计算：PC + 立即数偏移</span></span><br><span class="line"><span class="keyword">assign</span> jump_imm = instr_addr + imm;</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 执行逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 根据操作码和功能码执行相应操作</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(opcode)</span><br><span class="line">        <span class="comment">// I-type指令处理</span></span><br><span class="line">        `INST_TYPE_I: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADDI: <span class="keyword">begin</span>  <span class="comment">// ADDI指令执行</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b1</span>;            <span class="comment">// 使能寄存器写回</span></span><br><span class="line">                    wr_reg_addr = rd;              <span class="comment">// 目的寄存器地址</span></span><br><span class="line">                    wr_reg_data = op1 + op2;       <span class="comment">// ALU操作：寄存器值 + 立即数</span></span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;            <span class="comment">// 不跳转</span></span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;             <span class="comment">// 跳转地址为0</span></span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;            <span class="comment">// 跳转保持为0</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他I-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// R/M-type指令处理</span></span><br><span class="line">        `INST_TYPE_R_M: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_ADD_SUB: <span class="keyword">begin</span>  <span class="comment">// ADD/SUB指令</span></span><br><span class="line">                    <span class="keyword">if</span>(func7 == <span class="number">7&#x27;b000_0000</span>) <span class="keyword">begin</span>  <span class="comment">// ADD指令（func7=0000000）</span></span><br><span class="line">                        wr_reg_en   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">                        wr_reg_addr = rd;</span><br><span class="line">                        wr_reg_data = op1 + op2;    <span class="comment">// 加法运算</span></span><br><span class="line">                        jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                        jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                        jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span>  <span class="comment">// SUB指令（func7=0100000）</span></span><br><span class="line">                        wr_reg_en   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">                        wr_reg_addr = rd;</span><br><span class="line">                        wr_reg_data = op1 - op2;    <span class="comment">// 减法运算</span></span><br><span class="line">                        jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                        jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                        jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他R-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// B-type指令处理（条件分支）</span></span><br><span class="line">        `INST_TYPE_B: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(func3)</span><br><span class="line">                `INST_BNE: <span class="keyword">begin</span>  <span class="comment">// BNE指令执行</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 分支指令不写寄存器</span></span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = ~equal;                  <span class="comment">// 不相等时跳转</span></span><br><span class="line">                    jump_addr   = ~equal ? jump_imm : <span class="number">&#x27;h0</span>; <span class="comment">// 跳转地址：PC + 偏移</span></span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span>  <span class="comment">// 其他B-type指令暂不支持</span></span><br><span class="line">                    wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">                    wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">                    jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JAL指令（无条件跳转并链接）</span></span><br><span class="line">        `INST_JAL: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器（返回地址）</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = instr_addr + <span class="number">32&#x27;h4</span>;      <span class="comment">// 返回地址：PC + 4</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要跳转</span></span><br><span class="line">            jump_addr   = instr_addr + op2;        <span class="comment">// 跳转地址：PC + 偏移</span></span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// JALR指令（寄存器跳转并链接）</span></span><br><span class="line">        `INST_JALR: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器（返回地址）</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = instr_addr + <span class="number">32&#x27;h4</span>;      <span class="comment">// 返回地址：PC + 4</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要跳转</span></span><br><span class="line">            jump_addr   = op1 + op2;               <span class="comment">// 跳转地址：rs1 + 偏移</span></span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// LUI指令（加载高位立即数）</span></span><br><span class="line">        `INST_LUI: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = op2;                     <span class="comment">// 结果：立即数本身（已左移12位）</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 不跳转</span></span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// AUIPC指令（PC相对加载高位立即数）</span></span><br><span class="line">        `INST_LUIPC: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b1</span>;                    <span class="comment">// 需要写寄存器</span></span><br><span class="line">            wr_reg_addr = rd;                      <span class="comment">// 目的寄存器</span></span><br><span class="line">            wr_reg_data = op1 + op2;               <span class="comment">// 结果：PC + (imm &lt;&lt; 12)</span></span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;                    <span class="comment">// 不跳转</span></span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// NOP指令（空操作）</span></span><br><span class="line">        `INST_NOP_OP: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        <span class="comment">// 其他指令暂不支持</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">            wr_reg_en   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            wr_reg_addr = <span class="number">5&#x27;h0</span>;</span><br><span class="line">            wr_reg_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_en     = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            jump_addr   = <span class="number">&#x27;h0</span>;</span><br><span class="line">            jump_hold   = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-ifid流水线寄存器">Stage-8 IF/ID流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在取指阶段和译码阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 新增：支持流水线停顿（instr_hold）机制</span></span><br><span class="line"><span class="keyword">module</span> if2id #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,                <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,              <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 流水线控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           instr_hold,         <span class="comment">// 指令保持信号（高电平有效）</span></span><br><span class="line">                                                  <span class="comment">// 用于处理流水线冒险，使流水线停顿</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自取指阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,      <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,           <span class="comment">// 指令数据（来自ROM）</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到译码阶段</span></span><br><span class="line">    <span class="comment">// 注意：输出信号类型有误，instr_addr_out应为AW位，instr_out应为DW位</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out,     <span class="comment">// 锁存的指令地址（应为[AW-1:0]）</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_out           <span class="comment">// 锁存的指令数据（应为[DW-1:0]）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 支持流水线停顿：当instr_hold有效时，插入NOP指令</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时清零</span></span><br><span class="line">        instr_addr_out  &lt;= <span class="number">&#x27;h0</span>;          <span class="comment">// 指令地址清零</span></span><br><span class="line">        instr_out       &lt;= `INST_NOP;    <span class="comment">// 指令数据加载NOP（空操作）</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (instr_hold) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 流水线停顿状态：插入NOP指令，避免错误指令执行</span></span><br><span class="line">        <span class="comment">// 用于处理控制冒险（分支预测失败时冲刷流水线）</span></span><br><span class="line">        instr_addr_out  &lt;= <span class="number">&#x27;h0</span>;          <span class="comment">// 地址清零</span></span><br><span class="line">        instr_out       &lt;= `INST_NOP;    <span class="comment">// 插入NOP指令</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 正常流水线推进状态</span></span><br><span class="line">        instr_addr_out  &lt;= instr_addr_in;  <span class="comment">// 锁存指令地址</span></span><br><span class="line">        instr_out       &lt;= instr_in;       <span class="comment">// 锁存指令数据</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-idex流水线寄存器">Stage-8 ID/EX流水线寄存器</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器模块</span></span><br><span class="line"><span class="comment">// 功能：在译码阶段和执行阶段之间插入流水线寄存器</span></span><br><span class="line"><span class="comment">// 新增：支持流水线停顿（instr_hold）机制</span></span><br><span class="line"><span class="keyword">module</span> id2ex #(</span><br><span class="line">    <span class="keyword">parameter</span> AW = <span class="number">32</span>,  <span class="comment">// 地址宽度，32位</span></span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>   <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 流水线控制信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>           instr_hold,     <span class="comment">// 指令保持信号（高电平有效）</span></span><br><span class="line">                                              <span class="comment">// 用于处理流水线冒险，使流水线停顿</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输入：来自译码阶段</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_in,  <span class="comment">// 指令地址（PC值）</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_in,       <span class="comment">// 指令编码</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_in,         <span class="comment">// 操作数1</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_in,         <span class="comment">// 操作数2</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出：到执行阶段</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_out, <span class="comment">// 锁存的指令地址</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_out,      <span class="comment">// 锁存的指令编码</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op1_out,        <span class="comment">// 锁存的操作数1</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  op2_out         <span class="comment">// 锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 支持流水线停顿：当instr_hold有效时，插入NOP指令</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 指令地址清零</span></span><br><span class="line">        instr_out      &lt;= `INST_NOP;      <span class="comment">// 指令编码加载NOP（空操作）</span></span><br><span class="line">        op1_out        &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 操作数1清零</span></span><br><span class="line">        op2_out        &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 操作数2清零</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (instr_hold) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 流水线停顿状态：插入NOP指令</span></span><br><span class="line">        <span class="comment">// 用于处理控制冒险（分支预测失败时冲刷流水线）</span></span><br><span class="line">        instr_addr_out &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 地址清零</span></span><br><span class="line">        instr_out      &lt;= `INST_NOP;      <span class="comment">// 插入NOP指令</span></span><br><span class="line">        op1_out        &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 操作数1清零</span></span><br><span class="line">        op2_out        &lt;= <span class="number">&#x27;h0</span>;            <span class="comment">// 操作数2清零</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 正常流水线推进状态</span></span><br><span class="line">        instr_addr_out &lt;= instr_addr_in;  <span class="comment">// 锁存指令地址</span></span><br><span class="line">        instr_out      &lt;= instr_in;       <span class="comment">// 锁存指令编码</span></span><br><span class="line">        op1_out        &lt;= op1_in;         <span class="comment">// 锁存操作数1</span></span><br><span class="line">        op2_out        &lt;= op2_in;         <span class="comment">// 锁存操作数2</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-寄存器文件">Stage-8 寄存器文件</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件模块 - RISC-V 32个通用寄存器</span></span><br><span class="line"><span class="comment">// 功能：提供读写接口，支持数据转发（前推）解决数据冒险</span></span><br><span class="line"><span class="keyword">module</span> register #(</span><br><span class="line">    <span class="keyword">parameter</span> DW = <span class="number">32</span>  <span class="comment">// 数据宽度，32位</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       clk,            <span class="comment">// 系统时钟</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       rst_n,          <span class="comment">// 异步复位信号</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自译码阶段：读端口地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs1_addr,    <span class="comment">// 源寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] rd_rs2_addr,    <span class="comment">// 源寄存器2地址</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 到译码阶段：读端口数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs1_data, <span class="comment">// 源寄存器1数据</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] rd_rs2_data, <span class="comment">// 源寄存器2数据</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 来自执行阶段：写端口控制</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span>       wr_reg_en,      <span class="comment">// 寄存器写使能信号</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>] wr_reg_addr,    <span class="comment">// 目的寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] wr_reg_data  <span class="comment">// 写入寄存器的数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器数组声明</span></span><br><span class="line"><span class="comment">// RISC-V有32个32位通用寄存器，x0-x31</span></span><br><span class="line"><span class="comment">// 其中x0是硬连线的0寄存器（只读，始终为0）</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>] regs [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">// 32个32位寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器1读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 支持数据转发：如果正在写入的寄存器是当前要读取的，直接使用写入数据</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        <span class="comment">// 复位时输出0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs1_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0，无论写入什么值都读为0</span></span><br><span class="line">        <span class="comment">// RISC-V规范：x0寄存器恒为0</span></span><br><span class="line">        rd_rs1_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs1_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发（前推）：如果要读取的寄存器正在被写入，使用写入数据</span></span><br><span class="line">        <span class="comment">// 解决RAW（写后读）数据冒险，避免流水线停顿</span></span><br><span class="line">        rd_rs1_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取寄存器值</span></span><br><span class="line">        rd_rs1_data = regs[rd_rs1_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 源寄存器2读取逻辑 - 组合逻辑</span></span><br><span class="line"><span class="comment">// 与源寄存器1相同，支持数据转发</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_comb</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (rd_rs2_addr == <span class="number">5&#x27;h0</span>)</span><br><span class="line">        <span class="comment">// x0寄存器硬连线为0</span></span><br><span class="line">        rd_rs2_data = <span class="number">&#x27;h0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (rd_rs2_addr == wr_reg_addr))</span><br><span class="line">        <span class="comment">// 数据转发</span></span><br><span class="line">        rd_rs2_data = wr_reg_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="comment">// 正常读取</span></span><br><span class="line">        rd_rs2_data = regs[rd_rs2_addr];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 寄存器写逻辑 - 同步时序逻辑</span></span><br><span class="line"><span class="comment">// 在时钟上升沿更新寄存器值</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 复位时所有寄存器清零</span></span><br><span class="line">        <span class="keyword">for</span> (<span class="keyword">int</span> i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i++) <span class="keyword">begin</span></span><br><span class="line">            regs[i] &lt;= <span class="number">&#x27;h0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (wr_reg_en &amp;&amp; (wr_reg_addr != <span class="number">5&#x27;h0</span>)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 写使能有效且不是x0寄存器时，写入数据</span></span><br><span class="line">        <span class="comment">// x0是只读寄存器，始终为0，不能写入</span></span><br><span class="line">        regs[wr_reg_addr] &lt;= wr_reg_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 其他情况保持寄存器值不变</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="stage-8-顶层模块">Stage-8 顶层模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps  </span><span class="comment">// 时间单位1ns，时间精度1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;<span class="keyword">define</span>.sv&quot;  </span><span class="comment">// 包含宏定义文件</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// RISC-V处理器顶层模块</span></span><br><span class="line"><span class="comment">// 功能：集成所有子模块，构成三阶段流水线（取指+译码+执行）</span></span><br><span class="line"><span class="comment">// 新增：支持流水线停顿机制处理控制冒险</span></span><br><span class="line"><span class="keyword">module</span> riscv #(</span><br><span class="line">    <span class="keyword">parameter</span> AW    = <span class="number">32</span>,                       <span class="comment">// 地址宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> DW    = <span class="number">32</span>,                       <span class="comment">// 数据宽度</span></span><br><span class="line">    <span class="keyword">parameter</span> FILE  = <span class="string">&quot;rv32ui-p-addi.txt&quot;</span>       <span class="comment">// 指令文件路径</span></span><br><span class="line">)(</span><br><span class="line">    <span class="comment">// 全局时钟与复位</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">logic</span> rst_n</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 内部信号声明</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 取指阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           jump_en;            <span class="comment">// 跳转使能信号（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  jump_addr;          <span class="comment">// 跳转地址（来自执行阶段）</span></span><br><span class="line"><span class="keyword">logic</span>           jump_hold;          <span class="comment">// 跳转保持信号（暂未使用）</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  pc_pointer;         <span class="comment">// PC值，连接到ROM地址输入</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instruction;        <span class="comment">// 从ROM读取的指令</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  instr_addr_reg;     <span class="comment">// 锁存的指令地址（PC值）- 注意类型错误</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  instr_reg;          <span class="comment">// 锁存的指令数据 - 注意类型错误</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码阶段信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs1_addr;        <span class="comment">// 源寄存器1地址</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     rd_rs2_addr;        <span class="comment">// 源寄存器2地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs1_data;        <span class="comment">// 源寄存器1数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  rd_rs2_data;        <span class="comment">// 源寄存器2数据</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op1;         <span class="comment">// 译码阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  decode_op2;         <span class="comment">// 译码阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器信号</span></span><br><span class="line"><span class="keyword">logic</span> [AW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr_addr; <span class="comment">// 执行阶段指令地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_instr;      <span class="comment">// 执行阶段指令编码</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op1;        <span class="comment">// 执行阶段操作数1</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  execute_op2;        <span class="comment">// 执行阶段操作数2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行阶段信号</span></span><br><span class="line"><span class="keyword">logic</span>           wr_reg_en;          <span class="comment">// 寄存器写使能信号</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">4</span>:<span class="number">0</span>]     wr_reg_addr;        <span class="comment">// 写回寄存器地址</span></span><br><span class="line"><span class="keyword">logic</span> [DW-<span class="number">1</span>:<span class="number">0</span>]  wr_reg_data;        <span class="comment">// 写回数据</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"><span class="comment">// 模块实例化</span></span><br><span class="line"><span class="comment">// ====================================================</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// PC计数器实例化</span></span><br><span class="line">pc_counter #(</span><br><span class="line">    <span class="variable">.AW</span>(AW)</span><br><span class="line">) u_pc_counter_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.jump_en</span>    (jump_en),      <span class="comment">// 跳转使能来自执行阶段</span></span><br><span class="line">    <span class="variable">.jump_addr</span>  (jump_addr),    <span class="comment">// 跳转地址来自执行阶段</span></span><br><span class="line">    <span class="variable">.pc_pointer</span> (pc_pointer)    <span class="comment">// PC值输出到ROM</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ROM存储器实例化</span></span><br><span class="line">rom #(</span><br><span class="line">    <span class="variable">.FILE</span>(FILE),</span><br><span class="line">    <span class="variable">.AW</span>  (AW),</span><br><span class="line">    <span class="variable">.DW</span>  (DW)</span><br><span class="line">) u_rom_inst (</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.instr_addr</span> (pc_pointer),   <span class="comment">// 地址来自PC计数器</span></span><br><span class="line">    <span class="variable">.instr_out</span>  (instruction)   <span class="comment">// 指令输出到IF/ID寄存器</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IF/ID流水线寄存器实例化</span></span><br><span class="line">if2id #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_if2id_inst (</span><br><span class="line">    <span class="variable">.clk</span>            (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>          (rst_n),</span><br><span class="line">    <span class="variable">.instr_hold</span>     (jump_en),          <span class="comment">// 跳转时停顿流水线，冲刷错误指令</span></span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (pc_pointer),       <span class="comment">// 输入：PC值</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instruction),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span> (instr_addr_reg),   <span class="comment">// 输出：锁存的PC值（类型错误）</span></span><br><span class="line">    <span class="variable">.instr_out</span>      (instr_reg)         <span class="comment">// 输出：锁存的指令（类型错误）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 译码模块实例化</span></span><br><span class="line">decode #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_decode_inst (</span><br><span class="line">    <span class="variable">.instr_addr_in</span>  (instr_addr_reg),   <span class="comment">// 输入：指令地址（PC值）</span></span><br><span class="line">    <span class="variable">.instr_in</span>       (instr_reg),        <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>    (rd_rs1_addr),      <span class="comment">// 输出：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>    (rd_rs2_addr),      <span class="comment">// 输出：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>    (rd_rs1_data),      <span class="comment">// 输入：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>    (rd_rs2_data),      <span class="comment">// 输入：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.op1_out</span>        (decode_op1),       <span class="comment">// 输出：操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>        (decode_op2)        <span class="comment">// 输出：操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 寄存器文件实例化</span></span><br><span class="line">register #(</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_register_inst (</span><br><span class="line">    <span class="variable">.clk</span>          (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>        (rst_n),</span><br><span class="line">    <span class="variable">.rd_rs1_addr</span>  (rd_rs1_addr),        <span class="comment">// 输入：源寄存器1地址</span></span><br><span class="line">    <span class="variable">.rd_rs2_addr</span>  (rd_rs2_addr),        <span class="comment">// 输入：源寄存器2地址</span></span><br><span class="line">    <span class="variable">.rd_rs1_data</span>  (rd_rs1_data),        <span class="comment">// 输出：源寄存器1数据</span></span><br><span class="line">    <span class="variable">.rd_rs2_data</span>  (rd_rs2_data),        <span class="comment">// 输出：源寄存器2数据</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输入：写使能</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输入：写地址</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data)         <span class="comment">// 输入：写数据</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// ID/EX流水线寄存器实例化</span></span><br><span class="line">id2ex #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_id2ex_inst (</span><br><span class="line">    <span class="variable">.clk</span>              (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>            (rst_n),</span><br><span class="line">    <span class="variable">.instr_hold</span>       (jump_en),              <span class="comment">// 跳转时停顿流水线</span></span><br><span class="line">    <span class="variable">.instr_addr_in</span>    (instr_addr_reg),       <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr_in</span>         (instr_reg),            <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1_in</span>           (decode_op1),           <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2_in</span>           (decode_op2),           <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.instr_addr_out</span>   (execute_instr_addr),   <span class="comment">// 输出：锁存的指令地址</span></span><br><span class="line">    <span class="variable">.instr_out</span>        (execute_instr),        <span class="comment">// 输出：锁存的指令编码</span></span><br><span class="line">    <span class="variable">.op1_out</span>          (execute_op1),          <span class="comment">// 输出：锁存的操作数1</span></span><br><span class="line">    <span class="variable">.op2_out</span>          (execute_op2)           <span class="comment">// 输出：锁存的操作数2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">// 执行模块实例化</span></span><br><span class="line">execute #(</span><br><span class="line">    <span class="variable">.AW</span>(AW),</span><br><span class="line">    <span class="variable">.DW</span>(DW)</span><br><span class="line">) u_execute_inst (</span><br><span class="line">    <span class="variable">.instr_addr</span>   (execute_instr_addr), <span class="comment">// 输入：指令地址</span></span><br><span class="line">    <span class="variable">.instr</span>        (execute_instr),      <span class="comment">// 输入：指令编码</span></span><br><span class="line">    <span class="variable">.op1</span>          (execute_op1),        <span class="comment">// 输入：操作数1</span></span><br><span class="line">    <span class="variable">.op2</span>          (execute_op2),        <span class="comment">// 输入：操作数2</span></span><br><span class="line">    <span class="variable">.wr_reg_en</span>    (wr_reg_en),          <span class="comment">// 输出：写使能到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_addr</span>  (wr_reg_addr),        <span class="comment">// 输出：写地址到寄存器文件</span></span><br><span class="line">    <span class="variable">.wr_reg_data</span>  (wr_reg_data),        <span class="comment">// 输出：写数据到寄存器文件</span></span><br><span class="line">    <span class="variable">.jump_en</span>      (jump_en),            <span class="comment">// 输出：跳转使能到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_addr</span>    (jump_addr),          <span class="comment">// 输出：跳转地址到PC计数器</span></span><br><span class="line">    <span class="variable">.jump_hold</span>    (jump_hold)           <span class="comment">// 输出：跳转保持信号（暂未使用）</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/RISC-V/" rel="tag"># RISC-V</a>
              <a href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/" rel="tag"># 计算机体系结构</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2025/05/04/WPS%E8%BD%AF%E4%BB%B6%E6%95%99%E7%A8%8B/" rel="prev" title="WPS软件入门教程">
                  <i class="fa fa-angle-left"></i> WPS软件入门教程
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2025/05/04/hello-world/" rel="next" title="Hello World">
                  Hello World <i class="fa fa-angle-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="copyright">
    &copy; 
    <span itemprop="copyrightYear">2026</span>
    <span class="with-love">
      <i class="fa fa-heart"></i>
    </span>
    <span class="author" itemprop="copyrightHolder">SiyuanLei</span>
  </div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/pisces/" rel="noopener" target="_blank">NexT.Pisces</a>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up fa-lg"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>

</body>
</html>
