Starting Vivado...

****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source {C:\Users\ericp\github\UCD_P118_Alchitry\P118-memory-bus-lab\work\project.tcl}
# set projDir "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado"
# set projName "P118-memory-bus-lab"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/verilog/au_top_0.v" "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/verilog/slowcounter_1.v" "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/verilog/binary2display_2.v" "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/verilog/memory_3.v" "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/verilog/nibble2seg_4.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Tue Feb 06 11:22:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Feb 06 11:22:38 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 89600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 306.285 ; gain = 99.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'au_top_0' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:1]
INFO: [Synth 8-638] synthesizing module 'slowcounter_1' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/slowcounter_1.v:2]
	Parameter PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowcounter_1' (1#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/slowcounter_1.v:2]
INFO: [Synth 8-638] synthesizing module 'binary2display_2' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:19]
	Parameter CYCLE bound to: 260 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nibble2seg_4' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/nibble2seg_4.v:17]
INFO: [Synth 8-256] done synthesizing module 'nibble2seg_4' (2#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/nibble2seg_4.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:40]
INFO: [Synth 8-256] done synthesizing module 'binary2display_2' (3#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:19]
INFO: [Synth 8-638] synthesizing module 'memory_3' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:3]
WARNING: [Synth 8-567] referenced signal 'databus' should be on the sensitivity list [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:13]
WARNING: [Synth 8-567] referenced signal 'address' should be on the sensitivity list [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:13]
INFO: [Synth 8-256] done synthesizing module 'memory_3' (4#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:3]
WARNING: [Synth 8-3848] Net io_led in module/entity au_top_0 does not have driver. [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:5]
INFO: [Synth 8-256] done synthesizing module 'au_top_0' (5#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 343.586 ; gain = 136.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 343.586 ; gain = 136.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
Finished Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 627.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nibble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module slowcounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module nibble2seg_4 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module binary2display_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module memory_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'd1/digit_reg[1:0]' into 'd1/digit_reg[1:0]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:44]
INFO: [Synth 8-5546] ROM "d1/sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/nibble" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[4]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[5]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[6]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[7]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[8]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[9]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[10]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[11]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[12]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[13]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[14]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[15]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[16]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[17]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[18]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[19]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[20]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[21]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[22]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[23]) is unused and will be removed from module au_top_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    68|
|4     |LUT2   |    24|
|5     |LUT3   |    16|
|6     |LUT4   |    21|
|7     |LUT5   |    22|
|8     |LUT6   |    49|
|9     |FDRE   |    51|
|10    |FDSE   |     4|
|11    |LD     |   128|
|12    |IBUF   |    16|
|13    |OBUF   |    12|
|14    |OBUFT  |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   456|
|2     |  c1     |slowcounter_1    |   154|
|3     |  d1     |binary2display_2 |    51|
|4     |    h2s  |nibble2seg_4     |     7|
|5     |  m1     |memory_3         |   198|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 114.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LD => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 627.484 ; gain = 402.102
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 627.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 11:22:59 2024...
[Tue Feb 06 11:23:03 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 249.402 ; gain = 5.715
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 06 11:23:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Feb 06 11:23:04 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
Finished Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 473.828 ; gain = 2.605
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1d25c5fd2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d25c5fd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 946.953 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 24 cells.
Phase 2 Constant Propagation | Checksum: 284bc9e34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 946.953 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 59 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 13ffe94f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 946.953 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 946.953 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13ffe94f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 946.953 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13ffe94f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 946.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 946.953 ; gain = 475.730
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 946.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.runs/impl_1/au_top_0_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.953 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: a6fae929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 946.953 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: a6fae929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 946.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: a6fae929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.508 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: a6fae929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: a6fae929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 51d5be8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 51d5be8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c7c1df7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 10cfdb28e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.552 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1.2.1 Place Init Design | Checksum: 1657c29af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1.2 Build Placer Netlist Model | Checksum: 1657c29af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.557 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1657c29af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 1 Placer Initialization | Checksum: 1657c29af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f823625a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.703 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f823625a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.707 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b2e72de0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11f3fcd24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.728 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.871 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.878 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.880 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 3 Detail Placement | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.882 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.886 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.897 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.899 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 14d992495

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.903 . Memory (MB): peak = 961.668 ; gain = 14.715

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 10113dc92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.905 . Memory (MB): peak = 961.668 ; gain = 14.715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10113dc92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.907 . Memory (MB): peak = 961.668 ; gain = 14.715
Ending Placer Task | Checksum: 8a375d90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.913 . Memory (MB): peak = 961.668 ; gain = 14.715
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 961.668 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 961.668 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 961.668 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 961.668 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 60d084a4 ConstDB: 0 ShapeSum: 2966d8ec RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8671fb5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1043.250 ; gain = 81.582

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8671fb5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1047.746 ; gain = 86.078

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8671fb5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1047.746 ; gain = 86.078
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: f73e78a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a3e6a35c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527
Phase 4 Rip-up And Reroute | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527
Phase 6 Post Hold Fix | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.102687 %
  Global Horizontal Routing Utilization  = 0.102421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 64e8fb43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6135dd29

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.195 ; gain = 91.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1053.195 ; gain = 91.527
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1053.195 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.runs/impl_1/au_top_0_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/E[0] is a gated clock net sourced by a combinational pin c1/mem_reg[15][7]_i_2/O, cell c1/mem_reg[15][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3][0] is a gated clock net sourced by a combinational pin c1/mem_reg[14][7]_i_1/O, cell c1/mem_reg[14][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_0[0] is a gated clock net sourced by a combinational pin c1/mem_reg[13][7]_i_1/O, cell c1/mem_reg[13][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_10[0] is a gated clock net sourced by a combinational pin c1/mem_reg[3][7]_i_1/O, cell c1/mem_reg[3][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_11[0] is a gated clock net sourced by a combinational pin c1/mem_reg[2][7]_i_1/O, cell c1/mem_reg[2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_12[0] is a gated clock net sourced by a combinational pin c1/mem_reg[1][7]_i_1/O, cell c1/mem_reg[1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_13[0] is a gated clock net sourced by a combinational pin c1/mem_reg[0][7]_i_1/O, cell c1/mem_reg[0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_1[0] is a gated clock net sourced by a combinational pin c1/mem_reg[12][7]_i_1/O, cell c1/mem_reg[12][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_2[0] is a gated clock net sourced by a combinational pin c1/mem_reg[11][7]_i_1/O, cell c1/mem_reg[11][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_3[0] is a gated clock net sourced by a combinational pin c1/mem_reg[10][7]_i_1/O, cell c1/mem_reg[10][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_4[0] is a gated clock net sourced by a combinational pin c1/mem_reg[9][7]_i_1/O, cell c1/mem_reg[9][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_5[0] is a gated clock net sourced by a combinational pin c1/mem_reg[8][7]_i_1/O, cell c1/mem_reg[8][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_6[0] is a gated clock net sourced by a combinational pin c1/mem_reg[7][7]_i_1/O, cell c1/mem_reg[7][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_7[0] is a gated clock net sourced by a combinational pin c1/mem_reg[6][7]_i_1/O, cell c1/mem_reg[6][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_8[0] is a gated clock net sourced by a combinational pin c1/mem_reg[5][7]_i_1/O, cell c1/mem_reg[5][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c1/nibble_reg[3]_9[0] is a gated clock net sourced by a combinational pin c1/mem_reg[4][7]_i_1/O, cell c1/mem_reg[4][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14706560 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1413.520 ; gain = 335.855
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file au_top_0.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 11:23:52 2024...
[Tue Feb 06 11:23:54 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 249.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 11:23:54 2024...
Vivado exited.

Finished building project.
