
TwiProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008540  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00088540  00088540  00010540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a3c  20070000  00088548  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00008328  20070a40  00088f88  00018a3c  2**3
                  ALLOC
  4 .stack        00002000  20078d68  000912b0  00018a3c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018a3c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018a65  2**0
                  CONTENTS, READONLY
  7 .debug_info   000114da  00000000  00000000  00018ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000034e8  00000000  00000000  00029f9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006751  00000000  00000000  0002d482  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d30  00000000  00000000  00033bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000be0  00000000  00000000  00034903  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008e0f  00000000  00000000  000354e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000154c9  00000000  00000000  0003e2f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006732f  00000000  00000000  000537bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002b10  00000000  00000000  000baaec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ad68 	.word	0x2007ad68
   80004:	00081a49 	.word	0x00081a49
   80008:	00081a45 	.word	0x00081a45
   8000c:	00081a45 	.word	0x00081a45
   80010:	00081a45 	.word	0x00081a45
   80014:	00081a45 	.word	0x00081a45
   80018:	00081a45 	.word	0x00081a45
	...
   8002c:	00080591 	.word	0x00080591
   80030:	00081a45 	.word	0x00081a45
   80034:	00000000 	.word	0x00000000
   80038:	0008060d 	.word	0x0008060d
   8003c:	00080649 	.word	0x00080649
   80040:	00081a45 	.word	0x00081a45
   80044:	00081a45 	.word	0x00081a45
   80048:	00081a45 	.word	0x00081a45
   8004c:	00081a45 	.word	0x00081a45
   80050:	00081a45 	.word	0x00081a45
   80054:	00081a45 	.word	0x00081a45
   80058:	00081a45 	.word	0x00081a45
   8005c:	00081a45 	.word	0x00081a45
   80060:	00081a45 	.word	0x00081a45
   80064:	00081a45 	.word	0x00081a45
   80068:	00000000 	.word	0x00000000
   8006c:	000818b5 	.word	0x000818b5
   80070:	000818c9 	.word	0x000818c9
   80074:	000818dd 	.word	0x000818dd
   80078:	000818f1 	.word	0x000818f1
	...
   80084:	00080e01 	.word	0x00080e01
   80088:	00081a45 	.word	0x00081a45
   8008c:	00081a45 	.word	0x00081a45
   80090:	00081a45 	.word	0x00081a45
   80094:	00081a45 	.word	0x00081a45
   80098:	00081a45 	.word	0x00081a45
   8009c:	00081a45 	.word	0x00081a45
   800a0:	00081a45 	.word	0x00081a45
   800a4:	00000000 	.word	0x00000000
   800a8:	00081a45 	.word	0x00081a45
   800ac:	00081a45 	.word	0x00081a45
   800b0:	00081a45 	.word	0x00081a45
   800b4:	00081a45 	.word	0x00081a45
   800b8:	00081a45 	.word	0x00081a45
   800bc:	00081a45 	.word	0x00081a45
   800c0:	00081a45 	.word	0x00081a45
   800c4:	00081a45 	.word	0x00081a45
   800c8:	00081a45 	.word	0x00081a45
   800cc:	00081a45 	.word	0x00081a45
   800d0:	00081a45 	.word	0x00081a45
   800d4:	00081a45 	.word	0x00081a45
   800d8:	00081a45 	.word	0x00081a45
   800dc:	00081a45 	.word	0x00081a45
   800e0:	00081a45 	.word	0x00081a45
   800e4:	00081a45 	.word	0x00081a45
   800e8:	00081a45 	.word	0x00081a45
   800ec:	00081a45 	.word	0x00081a45
   800f0:	00081a45 	.word	0x00081a45

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070a40 	.word	0x20070a40
   80110:	00000000 	.word	0x00000000
   80114:	00088548 	.word	0x00088548

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00088548 	.word	0x00088548
   8013c:	20070a44 	.word	0x20070a44
   80140:	00088548 	.word	0x00088548
   80144:	00000000 	.word	0x00000000

00080148 <task_nav_com>:

extern uint8_t data_received_nav[];
//xSemaphoreHandle signal_semafors = 0;
uint8_t navigation_break = 0;
int16_t x1,y1,x2,y2;
void task_nav_com(void *pvParameters){
   80148:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8014c:	b087      	sub	sp, #28
	char ar[20];
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 1000;
	xLastWakeTime = xTaskGetTickCount();
   8014e:	4b1a      	ldr	r3, [pc, #104]	; (801b8 <task_nav_com+0x70>)
   80150:	4798      	blx	r3
   80152:	f8ad 0002 	strh.w	r0, [sp, #2]
	uint8_t arr[3];
	

	
	while(1){
		if(LOW == navigation_break){
   80156:	4d19      	ldr	r5, [pc, #100]	; (801bc <task_nav_com+0x74>)
			na_sendstatus(SOCKETXY);
   80158:	f8df 8084 	ldr.w	r8, [pc, #132]	; 801e0 <task_nav_com+0x98>
// 			na_sendstatus(SQUAREXY);
// 			na_sendstatus(GLASSXY);
// 			na_sendstatus(BOXGOALXY);
			na_sendstatus(XY1);
			x1 = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   8015c:	4f18      	ldr	r7, [pc, #96]	; (801c0 <task_nav_com+0x78>)
	uint8_t arr[3];
	

	
	while(1){
		if(LOW == navigation_break){
   8015e:	782b      	ldrb	r3, [r5, #0]
   80160:	bb1b      	cbnz	r3, 801aa <task_nav_com+0x62>
			na_sendstatus(SOCKETXY);
   80162:	2052      	movs	r0, #82	; 0x52
   80164:	47c0      	blx	r8
// 			na_sendstatus(SQUAREXY);
// 			na_sendstatus(GLASSXY);
// 			na_sendstatus(BOXGOALXY);
			na_sendstatus(XY1);
   80166:	2050      	movs	r0, #80	; 0x50
   80168:	47c0      	blx	r8
			x1 = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   8016a:	4b16      	ldr	r3, [pc, #88]	; (801c4 <task_nav_com+0x7c>)
   8016c:	7859      	ldrb	r1, [r3, #1]
   8016e:	789a      	ldrb	r2, [r3, #2]
   80170:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   80174:	803a      	strh	r2, [r7, #0]
			y1 = ((data_received_nav[3] << 8) | (data_received_nav[4] << 0));
   80176:	f8df 906c 	ldr.w	r9, [pc, #108]	; 801e4 <task_nav_com+0x9c>
   8017a:	78da      	ldrb	r2, [r3, #3]
   8017c:	791b      	ldrb	r3, [r3, #4]
   8017e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80182:	f8a9 3000 	strh.w	r3, [r9]
// 			na_sendstatus(XY2);
// 			x2 = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
// 			y2 = ((data_received_nav[3] << 8) | (data_received_nav[4] << 0));
			printf("recieved\n");
   80186:	4810      	ldr	r0, [pc, #64]	; (801c8 <task_nav_com+0x80>)
   80188:	4c10      	ldr	r4, [pc, #64]	; (801cc <task_nav_com+0x84>)
   8018a:	47a0      	blx	r4
			sprintf(ar,"16 bitar x1 :%d \n",x1);
   8018c:	a801      	add	r0, sp, #4
   8018e:	4910      	ldr	r1, [pc, #64]	; (801d0 <task_nav_com+0x88>)
   80190:	f9b7 2000 	ldrsh.w	r2, [r7]
   80194:	4e0f      	ldr	r6, [pc, #60]	; (801d4 <task_nav_com+0x8c>)
   80196:	47b0      	blx	r6
			printf(ar);
   80198:	a801      	add	r0, sp, #4
   8019a:	47a0      	blx	r4
			sprintf(ar,"16 bitar y1 :%d \n",y1);
   8019c:	a801      	add	r0, sp, #4
   8019e:	490e      	ldr	r1, [pc, #56]	; (801d8 <task_nav_com+0x90>)
   801a0:	f9b9 2000 	ldrsh.w	r2, [r9]
   801a4:	47b0      	blx	r6
			printf(ar);
   801a6:	a801      	add	r0, sp, #4
   801a8:	47a0      	blx	r4
// 			sprintf(ar,"16 bitar x2 :%d \n",x2);
// 			printf(ar);
// 			sprintf(ar,"16 bitar y2 :%d \n",y2);
// 			printf(ar);
		}
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   801aa:	f10d 0002 	add.w	r0, sp, #2
   801ae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   801b2:	4b0a      	ldr	r3, [pc, #40]	; (801dc <task_nav_com+0x94>)
   801b4:	4798      	blx	r3
	}
   801b6:	e7d2      	b.n	8015e <task_nav_com+0x16>
   801b8:	00080a39 	.word	0x00080a39
   801bc:	20070a5c 	.word	0x20070a5c
   801c0:	20078d2c 	.word	0x20078d2c
   801c4:	20078c78 	.word	0x20078c78
   801c8:	00088230 	.word	0x00088230
   801cc:	00081d2d 	.word	0x00081d2d
   801d0:	0008823c 	.word	0x0008823c
   801d4:	00081fe5 	.word	0x00081fe5
   801d8:	00088250 	.word	0x00088250
   801dc:	00080c8d 	.word	0x00080c8d
   801e0:	000811cd 	.word	0x000811cd
   801e4:	20078d34 	.word	0x20078d34

000801e8 <testloop>:
#include "TestVikingarna.h"
#include "TwiFunctions/TwiFunctions.h"

extern uint8_t data_received_pab[];

void testloop(){
   801e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801ec:	b086      	sub	sp, #24
		char str[20];
		printf("Start pickup\n");
   801ee:	4815      	ldr	r0, [pc, #84]	; (80244 <testloop+0x5c>)
   801f0:	4b15      	ldr	r3, [pc, #84]	; (80248 <testloop+0x60>)
   801f2:	4798      	blx	r3
		pa_sendstatus(TWI_CMD_PICKUP_START,GLASS);
   801f4:	2022      	movs	r0, #34	; 0x22
   801f6:	2104      	movs	r1, #4
   801f8:	4c14      	ldr	r4, [pc, #80]	; (8024c <testloop+0x64>)
   801fa:	47a0      	blx	r4
		pa_sendstatus(TWI_CMD_PICKUP_STATUS,1);
   801fc:	2024      	movs	r0, #36	; 0x24
   801fe:	2101      	movs	r1, #1
   80200:	47a0      	blx	r4
		int conter = 1;
		while(conter){
			pa_sendstatus(TWI_CMD_PICKUP_STATUS,1);
   80202:	4627      	mov	r7, r4
			sprintf(str,"data recive 1%d",data_received_pab[1]);
   80204:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80264 <testloop+0x7c>
   80208:	4c11      	ldr	r4, [pc, #68]	; (80250 <testloop+0x68>)
		char str[20];
		printf("Start pickup\n");
		pa_sendstatus(TWI_CMD_PICKUP_START,GLASS);
		pa_sendstatus(TWI_CMD_PICKUP_STATUS,1);
		int conter = 1;
		while(conter){
   8020a:	e005      	b.n	80218 <testloop+0x30>
			sprintf(str,"data recive 1%d",data_received_pab[1]);
			printf(str);
			sprintf(str,"data recive 2%d",data_received_pab[2]);
			printf(str);
			if (data_received_pab[1] == 2){
				pa_sendstatus(TWI_CMD_DROPOFF_START,1);
   8020c:	2021      	movs	r0, #33	; 0x21
   8020e:	2101      	movs	r1, #1
   80210:	47b8      	blx	r7
				}else{
			}
			delay_ms(1000);
   80212:	4810      	ldr	r0, [pc, #64]	; (80254 <testloop+0x6c>)
   80214:	4b10      	ldr	r3, [pc, #64]	; (80258 <testloop+0x70>)
   80216:	4798      	blx	r3
		printf("Start pickup\n");
		pa_sendstatus(TWI_CMD_PICKUP_START,GLASS);
		pa_sendstatus(TWI_CMD_PICKUP_STATUS,1);
		int conter = 1;
		while(conter){
			pa_sendstatus(TWI_CMD_PICKUP_STATUS,1);
   80218:	2024      	movs	r0, #36	; 0x24
   8021a:	2101      	movs	r1, #1
   8021c:	47b8      	blx	r7
			sprintf(str,"data recive 1%d",data_received_pab[1]);
   8021e:	a801      	add	r0, sp, #4
   80220:	4641      	mov	r1, r8
   80222:	7862      	ldrb	r2, [r4, #1]
   80224:	4e0d      	ldr	r6, [pc, #52]	; (8025c <testloop+0x74>)
   80226:	47b0      	blx	r6
			printf(str);
   80228:	a801      	add	r0, sp, #4
   8022a:	4d07      	ldr	r5, [pc, #28]	; (80248 <testloop+0x60>)
   8022c:	47a8      	blx	r5
			sprintf(str,"data recive 2%d",data_received_pab[2]);
   8022e:	a801      	add	r0, sp, #4
   80230:	490b      	ldr	r1, [pc, #44]	; (80260 <testloop+0x78>)
   80232:	78a2      	ldrb	r2, [r4, #2]
   80234:	47b0      	blx	r6
			printf(str);
   80236:	a801      	add	r0, sp, #4
   80238:	47a8      	blx	r5
			if (data_received_pab[1] == 2){
   8023a:	7863      	ldrb	r3, [r4, #1]
   8023c:	2b02      	cmp	r3, #2
   8023e:	d0e5      	beq.n	8020c <testloop+0x24>
   80240:	e7e7      	b.n	80212 <testloop+0x2a>
   80242:	bf00      	nop
   80244:	00088264 	.word	0x00088264
   80248:	00081d2d 	.word	0x00081d2d
   8024c:	000812c9 	.word	0x000812c9
   80250:	20078c74 	.word	0x20078c74
   80254:	005b8d80 	.word	0x005b8d80
   80258:	20070001 	.word	0x20070001
   8025c:	00081fe5 	.word	0x00081fe5
   80260:	00088284 	.word	0x00088284
   80264:	00088274 	.word	0x00088274

00080268 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8026c:	460c      	mov	r4, r1
   8026e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80270:	b960      	cbnz	r0, 8028c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80272:	2a00      	cmp	r2, #0
   80274:	dd0e      	ble.n	80294 <_read+0x2c>
   80276:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80278:	4e09      	ldr	r6, [pc, #36]	; (802a0 <_read+0x38>)
   8027a:	4d0a      	ldr	r5, [pc, #40]	; (802a4 <_read+0x3c>)
   8027c:	6830      	ldr	r0, [r6, #0]
   8027e:	4621      	mov	r1, r4
   80280:	682b      	ldr	r3, [r5, #0]
   80282:	4798      	blx	r3
		ptr++;
   80284:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80286:	42bc      	cmp	r4, r7
   80288:	d1f8      	bne.n	8027c <_read+0x14>
   8028a:	e006      	b.n	8029a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8028c:	f04f 30ff 	mov.w	r0, #4294967295
   80290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80294:	2000      	movs	r0, #0
   80296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8029a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802a0:	20078d60 	.word	0x20078d60
   802a4:	20078d38 	.word	0x20078d38

000802a8 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   802a8:	4b0f      	ldr	r3, [pc, #60]	; (802e8 <twi_set_speed+0x40>)
   802aa:	4299      	cmp	r1, r3
   802ac:	d819      	bhi.n	802e2 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   802ae:	0049      	lsls	r1, r1, #1
   802b0:	fbb2 f2f1 	udiv	r2, r2, r1
   802b4:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   802b6:	2aff      	cmp	r2, #255	; 0xff
   802b8:	d907      	bls.n	802ca <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   802ba:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   802bc:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   802be:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   802c0:	2aff      	cmp	r2, #255	; 0xff
   802c2:	d903      	bls.n	802cc <twi_set_speed+0x24>
   802c4:	2b07      	cmp	r3, #7
   802c6:	d1f9      	bne.n	802bc <twi_set_speed+0x14>
   802c8:	e000      	b.n	802cc <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   802ca:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   802cc:	0211      	lsls	r1, r2, #8
   802ce:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   802d0:	041b      	lsls	r3, r3, #16
   802d2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   802d6:	430b      	orrs	r3, r1
   802d8:	b2d2      	uxtb	r2, r2
   802da:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   802dc:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   802de:	2000      	movs	r0, #0
   802e0:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   802e2:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop
   802e8:	00061a80 	.word	0x00061a80

000802ec <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   802ec:	b538      	push	{r3, r4, r5, lr}
   802ee:	4604      	mov	r4, r0
   802f0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   802f2:	f04f 33ff 	mov.w	r3, #4294967295
   802f6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   802f8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   802fa:	2380      	movs	r3, #128	; 0x80
   802fc:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   802fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80300:	2308      	movs	r3, #8
   80302:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80304:	2320      	movs	r3, #32
   80306:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80308:	2304      	movs	r3, #4
   8030a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   8030c:	6849      	ldr	r1, [r1, #4]
   8030e:	682a      	ldr	r2, [r5, #0]
   80310:	4b05      	ldr	r3, [pc, #20]	; (80328 <twi_master_init+0x3c>)
   80312:	4798      	blx	r3
   80314:	2801      	cmp	r0, #1
   80316:	bf14      	ite	ne
   80318:	2000      	movne	r0, #0
   8031a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   8031c:	7a6b      	ldrb	r3, [r5, #9]
   8031e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80320:	bf04      	itt	eq
   80322:	2340      	moveq	r3, #64	; 0x40
   80324:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   80326:	bd38      	pop	{r3, r4, r5, pc}
   80328:	000802a9 	.word	0x000802a9

0008032c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   8032c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   80330:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80332:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80334:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   80336:	2b00      	cmp	r3, #0
   80338:	d049      	beq.n	803ce <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   8033a:	2200      	movs	r2, #0
   8033c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8033e:	6848      	ldr	r0, [r1, #4]
   80340:	0200      	lsls	r0, r0, #8
   80342:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80346:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   8034a:	7c0d      	ldrb	r5, [r1, #16]
   8034c:	042d      	lsls	r5, r5, #16
   8034e:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   80352:	4328      	orrs	r0, r5
   80354:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80356:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80358:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   8035a:	b15a      	cbz	r2, 80374 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   8035c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8035e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80360:	bfc4      	itt	gt
   80362:	784d      	ldrbgt	r5, [r1, #1]
   80364:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80368:	2a02      	cmp	r2, #2
   8036a:	dd04      	ble.n	80376 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8036c:	788a      	ldrb	r2, [r1, #2]
   8036e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80372:	e000      	b.n	80376 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80374:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80376:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80378:	2b01      	cmp	r3, #1
   8037a:	d104      	bne.n	80386 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8037c:	2203      	movs	r2, #3
   8037e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80380:	f04f 0c01 	mov.w	ip, #1
   80384:	e02b      	b.n	803de <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80386:	2201      	movs	r2, #1
   80388:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8038a:	f04f 0c00 	mov.w	ip, #0
   8038e:	e026      	b.n	803de <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80390:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80392:	f411 7f80 	tst.w	r1, #256	; 0x100
   80396:	d11c      	bne.n	803d2 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80398:	1e55      	subs	r5, r2, #1
   8039a:	b1e2      	cbz	r2, 803d6 <twi_master_read+0xaa>
   8039c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8039e:	2b01      	cmp	r3, #1
   803a0:	d105      	bne.n	803ae <twi_master_read+0x82>
   803a2:	f1bc 0f00 	cmp.w	ip, #0
   803a6:	d102      	bne.n	803ae <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   803a8:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   803ac:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   803ae:	f011 0f02 	tst.w	r1, #2
   803b2:	d004      	beq.n	803be <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   803b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
   803b6:	7032      	strb	r2, [r6, #0]

		cnt--;
   803b8:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   803ba:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   803bc:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   803be:	2b00      	cmp	r3, #0
   803c0:	d1e6      	bne.n	80390 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   803c2:	6a23      	ldr	r3, [r4, #32]
   803c4:	f013 0f01 	tst.w	r3, #1
   803c8:	d0fb      	beq.n	803c2 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   803ca:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   803cc:	e014      	b.n	803f8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   803ce:	2001      	movs	r0, #1
   803d0:	e012      	b.n	803f8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   803d2:	2005      	movs	r0, #5
   803d4:	e010      	b.n	803f8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   803d6:	2009      	movs	r0, #9
   803d8:	e00e      	b.n	803f8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   803da:	2005      	movs	r0, #5
   803dc:	e00c      	b.n	803f8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   803de:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   803e0:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   803e4:	d1f9      	bne.n	803da <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   803e6:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   803ea:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   803ee:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   803f2:	f643 2798 	movw	r7, #15000	; 0x3a98
   803f6:	e7d2      	b.n	8039e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   803f8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   803fc:	4770      	bx	lr
   803fe:	bf00      	nop

00080400 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80400:	b470      	push	{r4, r5, r6}
   80402:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80404:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80406:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   80408:	2a00      	cmp	r2, #0
   8040a:	d03f      	beq.n	8048c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   8040c:	2400      	movs	r4, #0
   8040e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80410:	7c0e      	ldrb	r6, [r1, #16]
   80412:	0436      	lsls	r6, r6, #16
   80414:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80418:	684d      	ldr	r5, [r1, #4]
   8041a:	022d      	lsls	r5, r5, #8
   8041c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80420:	4335      	orrs	r5, r6
   80422:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80424:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80426:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80428:	b15c      	cbz	r4, 80442 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   8042a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   8042c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   8042e:	bfc4      	itt	gt
   80430:	784e      	ldrbgt	r6, [r1, #1]
   80432:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   80436:	2c02      	cmp	r4, #2
   80438:	dd04      	ble.n	80444 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   8043a:	7889      	ldrb	r1, [r1, #2]
   8043c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   80440:	e000      	b.n	80444 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80442:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80444:	60dd      	str	r5, [r3, #12]
   80446:	e00b      	b.n	80460 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80448:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8044a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8044e:	d11f      	bne.n	80490 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80450:	f011 0f04 	tst.w	r1, #4
   80454:	d0f8      	beq.n	80448 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80456:	f810 1b01 	ldrb.w	r1, [r0], #1
   8045a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   8045c:	3a01      	subs	r2, #1
   8045e:	d007      	beq.n	80470 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80460:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80462:	f411 7f80 	tst.w	r1, #256	; 0x100
   80466:	d115      	bne.n	80494 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80468:	f011 0f04 	tst.w	r1, #4
   8046c:	d1f3      	bne.n	80456 <twi_master_write+0x56>
   8046e:	e7eb      	b.n	80448 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80470:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80472:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80476:	d10f      	bne.n	80498 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80478:	f012 0f04 	tst.w	r2, #4
   8047c:	d0f8      	beq.n	80470 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8047e:	2202      	movs	r2, #2
   80480:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80482:	6a1a      	ldr	r2, [r3, #32]
   80484:	f012 0f01 	tst.w	r2, #1
   80488:	d0fb      	beq.n	80482 <twi_master_write+0x82>
   8048a:	e006      	b.n	8049a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8048c:	2001      	movs	r0, #1
   8048e:	e004      	b.n	8049a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80490:	2005      	movs	r0, #5
   80492:	e002      	b.n	8049a <twi_master_write+0x9a>
   80494:	2005      	movs	r0, #5
   80496:	e000      	b.n	8049a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80498:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8049a:	bc70      	pop	{r4, r5, r6}
   8049c:	4770      	bx	lr
   8049e:	bf00      	nop

000804a0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   804a0:	6943      	ldr	r3, [r0, #20]
   804a2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   804a6:	bf1d      	ittte	ne
   804a8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   804ac:	61c1      	strne	r1, [r0, #28]
	return 0;
   804ae:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   804b0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   804b2:	4770      	bx	lr

000804b4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   804b4:	6943      	ldr	r3, [r0, #20]
   804b6:	f013 0f01 	tst.w	r3, #1
   804ba:	d005      	beq.n	804c8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   804bc:	6983      	ldr	r3, [r0, #24]
   804be:	f3c3 0308 	ubfx	r3, r3, #0, #9
   804c2:	600b      	str	r3, [r1, #0]

	return 0;
   804c4:	2000      	movs	r0, #0
   804c6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   804c8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   804ca:	4770      	bx	lr

000804cc <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   804cc:	f100 0308 	add.w	r3, r0, #8
   804d0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   804d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   804d6:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   804d8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   804da:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   804dc:	2300      	movs	r3, #0
   804de:	6003      	str	r3, [r0, #0]
   804e0:	4770      	bx	lr
   804e2:	bf00      	nop

000804e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   804e4:	2300      	movs	r3, #0
   804e6:	6103      	str	r3, [r0, #16]
   804e8:	4770      	bx	lr
   804ea:	bf00      	nop

000804ec <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   804ec:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   804ee:	685a      	ldr	r2, [r3, #4]
   804f0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   804f2:	6842      	ldr	r2, [r0, #4]
   804f4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   804f6:	685a      	ldr	r2, [r3, #4]
   804f8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   804fa:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   804fc:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   804fe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80500:	6803      	ldr	r3, [r0, #0]
   80502:	3301      	adds	r3, #1
   80504:	6003      	str	r3, [r0, #0]
   80506:	4770      	bx	lr

00080508 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80508:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   8050a:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   8050c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80510:	429c      	cmp	r4, r3
   80512:	d101      	bne.n	80518 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80514:	6903      	ldr	r3, [r0, #16]
   80516:	e00c      	b.n	80532 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80518:	f100 0308 	add.w	r3, r0, #8
   8051c:	68c2      	ldr	r2, [r0, #12]
   8051e:	8812      	ldrh	r2, [r2, #0]
   80520:	b292      	uxth	r2, r2
   80522:	4294      	cmp	r4, r2
   80524:	d305      	bcc.n	80532 <vListInsert+0x2a>
   80526:	685b      	ldr	r3, [r3, #4]
   80528:	685a      	ldr	r2, [r3, #4]
   8052a:	8812      	ldrh	r2, [r2, #0]
   8052c:	b292      	uxth	r2, r2
   8052e:	4294      	cmp	r4, r2
   80530:	d2f9      	bcs.n	80526 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80532:	685a      	ldr	r2, [r3, #4]
   80534:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80536:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80538:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   8053a:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8053c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8053e:	6803      	ldr	r3, [r0, #0]
   80540:	3301      	adds	r3, #1
   80542:	6003      	str	r3, [r0, #0]
}
   80544:	f85d 4b04 	ldr.w	r4, [sp], #4
   80548:	4770      	bx	lr
   8054a:	bf00      	nop

0008054c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   8054c:	6843      	ldr	r3, [r0, #4]
   8054e:	6882      	ldr	r2, [r0, #8]
   80550:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80552:	6883      	ldr	r3, [r0, #8]
   80554:	6842      	ldr	r2, [r0, #4]
   80556:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80558:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8055a:	685a      	ldr	r2, [r3, #4]
   8055c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8055e:	bf04      	itt	eq
   80560:	6882      	ldreq	r2, [r0, #8]
   80562:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80564:	2200      	movs	r2, #0
   80566:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80568:	681a      	ldr	r2, [r3, #0]
   8056a:	3a01      	subs	r2, #1
   8056c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8056e:	6818      	ldr	r0, [r3, #0]
}
   80570:	4770      	bx	lr
   80572:	bf00      	nop

00080574 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80574:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80578:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   8057c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80580:	2300      	movs	r3, #0
   80582:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80586:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   8058a:	3840      	subs	r0, #64	; 0x40
   8058c:	4770      	bx	lr
   8058e:	bf00      	nop

00080590 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80590:	4b06      	ldr	r3, [pc, #24]	; (805ac <pxCurrentTCBConst2>)
   80592:	6819      	ldr	r1, [r3, #0]
   80594:	6808      	ldr	r0, [r1, #0]
   80596:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8059a:	f380 8809 	msr	PSP, r0
   8059e:	f04f 0000 	mov.w	r0, #0
   805a2:	f380 8811 	msr	BASEPRI, r0
   805a6:	f04e 0e0d 	orr.w	lr, lr, #13
   805aa:	4770      	bx	lr

000805ac <pxCurrentTCBConst2>:
   805ac:	20078b84 	.word	0x20078b84

000805b0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   805b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   805b4:	4b01      	ldr	r3, [pc, #4]	; (805bc <vPortYieldFromISR+0xc>)
   805b6:	601a      	str	r2, [r3, #0]
   805b8:	4770      	bx	lr
   805ba:	bf00      	nop
   805bc:	e000ed04 	.word	0xe000ed04

000805c0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   805c0:	f3ef 8011 	mrs	r0, BASEPRI
   805c4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   805c8:	f381 8811 	msr	BASEPRI, r1
   805cc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   805ce:	2000      	movs	r0, #0

000805d0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   805d0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   805d2:	4b03      	ldr	r3, [pc, #12]	; (805e0 <vPortEnterCritical+0x10>)
   805d4:	4798      	blx	r3
	uxCriticalNesting++;
   805d6:	4b03      	ldr	r3, [pc, #12]	; (805e4 <vPortEnterCritical+0x14>)
   805d8:	681a      	ldr	r2, [r3, #0]
   805da:	3201      	adds	r2, #1
   805dc:	601a      	str	r2, [r3, #0]
   805de:	bd08      	pop	{r3, pc}
   805e0:	000805c1 	.word	0x000805c1
   805e4:	20070138 	.word	0x20070138

000805e8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   805e8:	f380 8811 	msr	BASEPRI, r0
   805ec:	4770      	bx	lr
   805ee:	bf00      	nop

000805f0 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   805f0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   805f2:	4a04      	ldr	r2, [pc, #16]	; (80604 <vPortExitCritical+0x14>)
   805f4:	6813      	ldr	r3, [r2, #0]
   805f6:	3b01      	subs	r3, #1
   805f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   805fa:	b913      	cbnz	r3, 80602 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   805fc:	2000      	movs	r0, #0
   805fe:	4b02      	ldr	r3, [pc, #8]	; (80608 <vPortExitCritical+0x18>)
   80600:	4798      	blx	r3
   80602:	bd08      	pop	{r3, pc}
   80604:	20070138 	.word	0x20070138
   80608:	000805e9 	.word	0x000805e9

0008060c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8060c:	f3ef 8009 	mrs	r0, PSP
   80610:	4b0c      	ldr	r3, [pc, #48]	; (80644 <pxCurrentTCBConst>)
   80612:	681a      	ldr	r2, [r3, #0]
   80614:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80618:	6010      	str	r0, [r2, #0]
   8061a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8061e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80622:	f380 8811 	msr	BASEPRI, r0
   80626:	f000 fba3 	bl	80d70 <vTaskSwitchContext>
   8062a:	f04f 0000 	mov.w	r0, #0
   8062e:	f380 8811 	msr	BASEPRI, r0
   80632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80636:	6819      	ldr	r1, [r3, #0]
   80638:	6808      	ldr	r0, [r1, #0]
   8063a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8063e:	f380 8809 	msr	PSP, r0
   80642:	4770      	bx	lr

00080644 <pxCurrentTCBConst>:
   80644:	20078b84 	.word	0x20078b84

00080648 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80648:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8064a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8064e:	4b05      	ldr	r3, [pc, #20]	; (80664 <SysTick_Handler+0x1c>)
   80650:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80652:	4b05      	ldr	r3, [pc, #20]	; (80668 <SysTick_Handler+0x20>)
   80654:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80656:	4b05      	ldr	r3, [pc, #20]	; (8066c <SysTick_Handler+0x24>)
   80658:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8065a:	2000      	movs	r0, #0
   8065c:	4b04      	ldr	r3, [pc, #16]	; (80670 <SysTick_Handler+0x28>)
   8065e:	4798      	blx	r3
   80660:	bd08      	pop	{r3, pc}
   80662:	bf00      	nop
   80664:	e000ed04 	.word	0xe000ed04
   80668:	000805c1 	.word	0x000805c1
   8066c:	00080a59 	.word	0x00080a59
   80670:	000805e9 	.word	0x000805e9

00080674 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80674:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80676:	4a13      	ldr	r2, [pc, #76]	; (806c4 <prvInsertBlockIntoFreeList+0x50>)
   80678:	6813      	ldr	r3, [r2, #0]
   8067a:	4283      	cmp	r3, r0
   8067c:	d201      	bcs.n	80682 <prvInsertBlockIntoFreeList+0xe>
   8067e:	461a      	mov	r2, r3
   80680:	e7fa      	b.n	80678 <prvInsertBlockIntoFreeList+0x4>
   80682:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80684:	6854      	ldr	r4, [r2, #4]
   80686:	1915      	adds	r5, r2, r4
   80688:	4285      	cmp	r5, r0
   8068a:	d103      	bne.n	80694 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   8068c:	6868      	ldr	r0, [r5, #4]
   8068e:	4404      	add	r4, r0
   80690:	6054      	str	r4, [r2, #4]
   80692:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80694:	6842      	ldr	r2, [r0, #4]
   80696:	1884      	adds	r4, r0, r2
   80698:	42a3      	cmp	r3, r4
   8069a:	d10c      	bne.n	806b6 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   8069c:	4c0a      	ldr	r4, [pc, #40]	; (806c8 <prvInsertBlockIntoFreeList+0x54>)
   8069e:	6824      	ldr	r4, [r4, #0]
   806a0:	429c      	cmp	r4, r3
   806a2:	d006      	beq.n	806b2 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   806a4:	685b      	ldr	r3, [r3, #4]
   806a6:	441a      	add	r2, r3
   806a8:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   806aa:	680b      	ldr	r3, [r1, #0]
   806ac:	681b      	ldr	r3, [r3, #0]
   806ae:	6003      	str	r3, [r0, #0]
   806b0:	e002      	b.n	806b8 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   806b2:	6003      	str	r3, [r0, #0]
   806b4:	e000      	b.n	806b8 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   806b6:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   806b8:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   806ba:	bf18      	it	ne
   806bc:	6008      	strne	r0, [r1, #0]
	}
}
   806be:	bc30      	pop	{r4, r5}
   806c0:	4770      	bx	lr
   806c2:	bf00      	nop
   806c4:	20078a64 	.word	0x20078a64
   806c8:	20078a60 	.word	0x20078a60

000806cc <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   806cc:	b538      	push	{r3, r4, r5, lr}
   806ce:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   806d0:	4b28      	ldr	r3, [pc, #160]	; (80774 <pvPortMalloc+0xa8>)
   806d2:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   806d4:	4b28      	ldr	r3, [pc, #160]	; (80778 <pvPortMalloc+0xac>)
   806d6:	681b      	ldr	r3, [r3, #0]
   806d8:	b99b      	cbnz	r3, 80702 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   806da:	4a28      	ldr	r2, [pc, #160]	; (8077c <pvPortMalloc+0xb0>)
   806dc:	4b28      	ldr	r3, [pc, #160]	; (80780 <pvPortMalloc+0xb4>)
   806de:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   806e0:	2100      	movs	r1, #0
   806e2:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   806e4:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   806e8:	1898      	adds	r0, r3, r2
   806ea:	4d23      	ldr	r5, [pc, #140]	; (80778 <pvPortMalloc+0xac>)
   806ec:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   806ee:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   806f2:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   806f4:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   806f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   806f8:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   806fa:	4b22      	ldr	r3, [pc, #136]	; (80784 <pvPortMalloc+0xb8>)
   806fc:	681a      	ldr	r2, [r3, #0]
   806fe:	3a10      	subs	r2, #16
   80700:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80702:	2c00      	cmp	r4, #0
   80704:	d02d      	beq.n	80762 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80706:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8070a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8070e:	bf1c      	itt	ne
   80710:	f022 0207 	bicne.w	r2, r2, #7
   80714:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80716:	1e51      	subs	r1, r2, #1
   80718:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   8071c:	4299      	cmp	r1, r3
   8071e:	d822      	bhi.n	80766 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80720:	4916      	ldr	r1, [pc, #88]	; (8077c <pvPortMalloc+0xb0>)
   80722:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80724:	6863      	ldr	r3, [r4, #4]
   80726:	429a      	cmp	r2, r3
   80728:	d904      	bls.n	80734 <pvPortMalloc+0x68>
   8072a:	6823      	ldr	r3, [r4, #0]
   8072c:	b113      	cbz	r3, 80734 <pvPortMalloc+0x68>
   8072e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80730:	461c      	mov	r4, r3
   80732:	e7f7      	b.n	80724 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80734:	4b10      	ldr	r3, [pc, #64]	; (80778 <pvPortMalloc+0xac>)
   80736:	681b      	ldr	r3, [r3, #0]
   80738:	429c      	cmp	r4, r3
   8073a:	d016      	beq.n	8076a <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   8073c:	680d      	ldr	r5, [r1, #0]
   8073e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80740:	6823      	ldr	r3, [r4, #0]
   80742:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80744:	6863      	ldr	r3, [r4, #4]
   80746:	1a9b      	subs	r3, r3, r2
   80748:	2b20      	cmp	r3, #32
   8074a:	d904      	bls.n	80756 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   8074c:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8074e:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80750:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80752:	4b0d      	ldr	r3, [pc, #52]	; (80788 <pvPortMalloc+0xbc>)
   80754:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80756:	4b0b      	ldr	r3, [pc, #44]	; (80784 <pvPortMalloc+0xb8>)
   80758:	681a      	ldr	r2, [r3, #0]
   8075a:	6861      	ldr	r1, [r4, #4]
   8075c:	1a52      	subs	r2, r2, r1
   8075e:	601a      	str	r2, [r3, #0]
   80760:	e004      	b.n	8076c <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80762:	2500      	movs	r5, #0
   80764:	e002      	b.n	8076c <pvPortMalloc+0xa0>
   80766:	2500      	movs	r5, #0
   80768:	e000      	b.n	8076c <pvPortMalloc+0xa0>
   8076a:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   8076c:	4b07      	ldr	r3, [pc, #28]	; (8078c <pvPortMalloc+0xc0>)
   8076e:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80770:	4628      	mov	r0, r5
   80772:	bd38      	pop	{r3, r4, r5, pc}
   80774:	00080a29 	.word	0x00080a29
   80778:	20078a60 	.word	0x20078a60
   8077c:	20078a64 	.word	0x20078a64
   80780:	20070a60 	.word	0x20070a60
   80784:	2007013c 	.word	0x2007013c
   80788:	00080675 	.word	0x00080675
   8078c:	00080b85 	.word	0x00080b85

00080790 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80790:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80792:	4604      	mov	r4, r0
   80794:	b168      	cbz	r0, 807b2 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80796:	4b07      	ldr	r3, [pc, #28]	; (807b4 <vPortFree+0x24>)
   80798:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   8079a:	4b07      	ldr	r3, [pc, #28]	; (807b8 <vPortFree+0x28>)
   8079c:	6819      	ldr	r1, [r3, #0]
   8079e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   807a2:	440a      	add	r2, r1
   807a4:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   807a6:	f1a4 0010 	sub.w	r0, r4, #16
   807aa:	4b04      	ldr	r3, [pc, #16]	; (807bc <vPortFree+0x2c>)
   807ac:	4798      	blx	r3
		}
		xTaskResumeAll();
   807ae:	4b04      	ldr	r3, [pc, #16]	; (807c0 <vPortFree+0x30>)
   807b0:	4798      	blx	r3
   807b2:	bd10      	pop	{r4, pc}
   807b4:	00080a29 	.word	0x00080a29
   807b8:	2007013c 	.word	0x2007013c
   807bc:	00080675 	.word	0x00080675
   807c0:	00080b85 	.word	0x00080b85

000807c4 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   807c4:	b510      	push	{r4, lr}
   807c6:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   807c8:	4b0f      	ldr	r3, [pc, #60]	; (80808 <prvAddCurrentTaskToDelayedList+0x44>)
   807ca:	681b      	ldr	r3, [r3, #0]
   807cc:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   807ce:	4b0f      	ldr	r3, [pc, #60]	; (8080c <prvAddCurrentTaskToDelayedList+0x48>)
   807d0:	881b      	ldrh	r3, [r3, #0]
   807d2:	b29b      	uxth	r3, r3
   807d4:	4298      	cmp	r0, r3
   807d6:	d207      	bcs.n	807e8 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   807d8:	4b0d      	ldr	r3, [pc, #52]	; (80810 <prvAddCurrentTaskToDelayedList+0x4c>)
   807da:	6818      	ldr	r0, [r3, #0]
   807dc:	4b0a      	ldr	r3, [pc, #40]	; (80808 <prvAddCurrentTaskToDelayedList+0x44>)
   807de:	6819      	ldr	r1, [r3, #0]
   807e0:	3104      	adds	r1, #4
   807e2:	4b0c      	ldr	r3, [pc, #48]	; (80814 <prvAddCurrentTaskToDelayedList+0x50>)
   807e4:	4798      	blx	r3
   807e6:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   807e8:	4b0b      	ldr	r3, [pc, #44]	; (80818 <prvAddCurrentTaskToDelayedList+0x54>)
   807ea:	6818      	ldr	r0, [r3, #0]
   807ec:	4b06      	ldr	r3, [pc, #24]	; (80808 <prvAddCurrentTaskToDelayedList+0x44>)
   807ee:	6819      	ldr	r1, [r3, #0]
   807f0:	3104      	adds	r1, #4
   807f2:	4b08      	ldr	r3, [pc, #32]	; (80814 <prvAddCurrentTaskToDelayedList+0x50>)
   807f4:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   807f6:	4b09      	ldr	r3, [pc, #36]	; (8081c <prvAddCurrentTaskToDelayedList+0x58>)
   807f8:	881b      	ldrh	r3, [r3, #0]
   807fa:	b29b      	uxth	r3, r3
   807fc:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   807fe:	bf3c      	itt	cc
   80800:	4b06      	ldrcc	r3, [pc, #24]	; (8081c <prvAddCurrentTaskToDelayedList+0x58>)
   80802:	801c      	strhcc	r4, [r3, #0]
   80804:	bd10      	pop	{r4, pc}
   80806:	bf00      	nop
   80808:	20078b84 	.word	0x20078b84
   8080c:	20078ba0 	.word	0x20078ba0
   80810:	20078ba4 	.word	0x20078ba4
   80814:	00080509 	.word	0x00080509
   80818:	20078a84 	.word	0x20078a84
   8081c:	20070140 	.word	0x20070140

00080820 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80820:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80824:	460e      	mov	r6, r1
   80826:	4617      	mov	r7, r2
   80828:	469a      	mov	sl, r3
   8082a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8082c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80830:	4681      	mov	r9, r0
   80832:	b918      	cbnz	r0, 8083c <xTaskGenericCreate+0x1c>
   80834:	4b62      	ldr	r3, [pc, #392]	; (809c0 <xTaskGenericCreate+0x1a0>)
   80836:	4798      	blx	r3
   80838:	bf00      	nop
   8083a:	e7fd      	b.n	80838 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8083c:	2d09      	cmp	r5, #9
   8083e:	d903      	bls.n	80848 <xTaskGenericCreate+0x28>
   80840:	4b5f      	ldr	r3, [pc, #380]	; (809c0 <xTaskGenericCreate+0x1a0>)
   80842:	4798      	blx	r3
   80844:	bf00      	nop
   80846:	e7fd      	b.n	80844 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   80848:	2050      	movs	r0, #80	; 0x50
   8084a:	4b5e      	ldr	r3, [pc, #376]	; (809c4 <xTaskGenericCreate+0x1a4>)
   8084c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8084e:	4604      	mov	r4, r0
   80850:	2800      	cmp	r0, #0
   80852:	f000 80b1 	beq.w	809b8 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80856:	f1b8 0f00 	cmp.w	r8, #0
   8085a:	f040 80a9 	bne.w	809b0 <xTaskGenericCreate+0x190>
   8085e:	00b8      	lsls	r0, r7, #2
   80860:	4b58      	ldr	r3, [pc, #352]	; (809c4 <xTaskGenericCreate+0x1a4>)
   80862:	4798      	blx	r3
   80864:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   80866:	b918      	cbnz	r0, 80870 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   80868:	4620      	mov	r0, r4
   8086a:	4b57      	ldr	r3, [pc, #348]	; (809c8 <xTaskGenericCreate+0x1a8>)
   8086c:	4798      	blx	r3
   8086e:	e0a3      	b.n	809b8 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   80870:	21a5      	movs	r1, #165	; 0xa5
   80872:	00ba      	lsls	r2, r7, #2
   80874:	4b55      	ldr	r3, [pc, #340]	; (809cc <xTaskGenericCreate+0x1ac>)
   80876:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   80878:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8087c:	3f01      	subs	r7, #1
   8087e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80880:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   80884:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   80888:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8088c:	4631      	mov	r1, r6
   8088e:	2210      	movs	r2, #16
   80890:	4b4f      	ldr	r3, [pc, #316]	; (809d0 <xTaskGenericCreate+0x1b0>)
   80892:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   80894:	2300      	movs	r3, #0
   80896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8089a:	2d09      	cmp	r5, #9
   8089c:	bf34      	ite	cc
   8089e:	462e      	movcc	r6, r5
   808a0:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   808a2:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   808a4:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   808a6:	1d27      	adds	r7, r4, #4
   808a8:	4638      	mov	r0, r7
   808aa:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80a1c <xTaskGenericCreate+0x1fc>
   808ae:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   808b0:	f104 0018 	add.w	r0, r4, #24
   808b4:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   808b6:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   808b8:	f1c6 060a 	rsb	r6, r6, #10
   808bc:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   808be:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   808c0:	4658      	mov	r0, fp
   808c2:	4649      	mov	r1, r9
   808c4:	4652      	mov	r2, sl
   808c6:	4b43      	ldr	r3, [pc, #268]	; (809d4 <xTaskGenericCreate+0x1b4>)
   808c8:	4798      	blx	r3
   808ca:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   808cc:	f010 0f07 	tst.w	r0, #7
   808d0:	d003      	beq.n	808da <xTaskGenericCreate+0xba>
   808d2:	4b3b      	ldr	r3, [pc, #236]	; (809c0 <xTaskGenericCreate+0x1a0>)
   808d4:	4798      	blx	r3
   808d6:	bf00      	nop
   808d8:	e7fd      	b.n	808d6 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   808da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808dc:	b103      	cbz	r3, 808e0 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   808de:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   808e0:	4b3d      	ldr	r3, [pc, #244]	; (809d8 <xTaskGenericCreate+0x1b8>)
   808e2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   808e4:	4b3d      	ldr	r3, [pc, #244]	; (809dc <xTaskGenericCreate+0x1bc>)
   808e6:	681a      	ldr	r2, [r3, #0]
   808e8:	3201      	adds	r2, #1
   808ea:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   808ec:	4b3c      	ldr	r3, [pc, #240]	; (809e0 <xTaskGenericCreate+0x1c0>)
   808ee:	681b      	ldr	r3, [r3, #0]
   808f0:	bb2b      	cbnz	r3, 8093e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   808f2:	4b3b      	ldr	r3, [pc, #236]	; (809e0 <xTaskGenericCreate+0x1c0>)
   808f4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   808f6:	4b39      	ldr	r3, [pc, #228]	; (809dc <xTaskGenericCreate+0x1bc>)
   808f8:	681b      	ldr	r3, [r3, #0]
   808fa:	2b01      	cmp	r3, #1
   808fc:	d129      	bne.n	80952 <xTaskGenericCreate+0x132>
   808fe:	4e39      	ldr	r6, [pc, #228]	; (809e4 <xTaskGenericCreate+0x1c4>)
   80900:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   80904:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 809e8 <xTaskGenericCreate+0x1c8>
   80908:	4630      	mov	r0, r6
   8090a:	47c0      	blx	r8
   8090c:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   8090e:	454e      	cmp	r6, r9
   80910:	d1fa      	bne.n	80908 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   80912:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80a20 <xTaskGenericCreate+0x200>
   80916:	4648      	mov	r0, r9
   80918:	4e33      	ldr	r6, [pc, #204]	; (809e8 <xTaskGenericCreate+0x1c8>)
   8091a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   8091c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80a24 <xTaskGenericCreate+0x204>
   80920:	4640      	mov	r0, r8
   80922:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   80924:	4831      	ldr	r0, [pc, #196]	; (809ec <xTaskGenericCreate+0x1cc>)
   80926:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   80928:	4831      	ldr	r0, [pc, #196]	; (809f0 <xTaskGenericCreate+0x1d0>)
   8092a:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   8092c:	4831      	ldr	r0, [pc, #196]	; (809f4 <xTaskGenericCreate+0x1d4>)
   8092e:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   80930:	4b31      	ldr	r3, [pc, #196]	; (809f8 <xTaskGenericCreate+0x1d8>)
   80932:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   80936:	4b31      	ldr	r3, [pc, #196]	; (809fc <xTaskGenericCreate+0x1dc>)
   80938:	f8c3 8000 	str.w	r8, [r3]
   8093c:	e009      	b.n	80952 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8093e:	4b30      	ldr	r3, [pc, #192]	; (80a00 <xTaskGenericCreate+0x1e0>)
   80940:	681b      	ldr	r3, [r3, #0]
   80942:	b933      	cbnz	r3, 80952 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   80944:	4b26      	ldr	r3, [pc, #152]	; (809e0 <xTaskGenericCreate+0x1c0>)
   80946:	681b      	ldr	r3, [r3, #0]
   80948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8094a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   8094c:	bf24      	itt	cs
   8094e:	4b24      	ldrcs	r3, [pc, #144]	; (809e0 <xTaskGenericCreate+0x1c0>)
   80950:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   80952:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80954:	4a2b      	ldr	r2, [pc, #172]	; (80a04 <xTaskGenericCreate+0x1e4>)
   80956:	6812      	ldr	r2, [r2, #0]
   80958:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8095a:	bf84      	itt	hi
   8095c:	4a29      	ldrhi	r2, [pc, #164]	; (80a04 <xTaskGenericCreate+0x1e4>)
   8095e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   80960:	4a29      	ldr	r2, [pc, #164]	; (80a08 <xTaskGenericCreate+0x1e8>)
   80962:	6811      	ldr	r1, [r2, #0]
   80964:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   80966:	3101      	adds	r1, #1
   80968:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8096a:	4a28      	ldr	r2, [pc, #160]	; (80a0c <xTaskGenericCreate+0x1ec>)
   8096c:	6812      	ldr	r2, [r2, #0]
   8096e:	4293      	cmp	r3, r2
   80970:	bf84      	itt	hi
   80972:	4a26      	ldrhi	r2, [pc, #152]	; (80a0c <xTaskGenericCreate+0x1ec>)
   80974:	6013      	strhi	r3, [r2, #0]
   80976:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8097a:	481a      	ldr	r0, [pc, #104]	; (809e4 <xTaskGenericCreate+0x1c4>)
   8097c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   80980:	4639      	mov	r1, r7
   80982:	4b23      	ldr	r3, [pc, #140]	; (80a10 <xTaskGenericCreate+0x1f0>)
   80984:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   80986:	4b23      	ldr	r3, [pc, #140]	; (80a14 <xTaskGenericCreate+0x1f4>)
   80988:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8098a:	4b1d      	ldr	r3, [pc, #116]	; (80a00 <xTaskGenericCreate+0x1e0>)
   8098c:	681b      	ldr	r3, [r3, #0]
   8098e:	b14b      	cbz	r3, 809a4 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   80990:	4b13      	ldr	r3, [pc, #76]	; (809e0 <xTaskGenericCreate+0x1c0>)
   80992:	681b      	ldr	r3, [r3, #0]
   80994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80996:	429d      	cmp	r5, r3
   80998:	d907      	bls.n	809aa <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8099a:	4b1f      	ldr	r3, [pc, #124]	; (80a18 <xTaskGenericCreate+0x1f8>)
   8099c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8099e:	2001      	movs	r0, #1
   809a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809a4:	2001      	movs	r0, #1
   809a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809aa:	2001      	movs	r0, #1
   809ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   809b0:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   809b4:	4640      	mov	r0, r8
   809b6:	e75b      	b.n	80870 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   809b8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   809bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809c0:	000805c1 	.word	0x000805c1
   809c4:	000806cd 	.word	0x000806cd
   809c8:	00080791 	.word	0x00080791
   809cc:	00081e41 	.word	0x00081e41
   809d0:	00082091 	.word	0x00082091
   809d4:	00080575 	.word	0x00080575
   809d8:	000805d1 	.word	0x000805d1
   809dc:	20078bc4 	.word	0x20078bc4
   809e0:	20078b84 	.word	0x20078b84
   809e4:	20078ab8 	.word	0x20078ab8
   809e8:	000804cd 	.word	0x000804cd
   809ec:	20078b88 	.word	0x20078b88
   809f0:	20078a8c 	.word	0x20078a8c
   809f4:	20078a70 	.word	0x20078a70
   809f8:	20078a84 	.word	0x20078a84
   809fc:	20078ba4 	.word	0x20078ba4
   80a00:	20078a88 	.word	0x20078a88
   80a04:	20078bc8 	.word	0x20078bc8
   80a08:	20078ba8 	.word	0x20078ba8
   80a0c:	20078ab4 	.word	0x20078ab4
   80a10:	000804ed 	.word	0x000804ed
   80a14:	000805f1 	.word	0x000805f1
   80a18:	000805b1 	.word	0x000805b1
   80a1c:	000804e5 	.word	0x000804e5
   80a20:	20078bac 	.word	0x20078bac
   80a24:	20078aa0 	.word	0x20078aa0

00080a28 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   80a28:	4b02      	ldr	r3, [pc, #8]	; (80a34 <vTaskSuspendAll+0xc>)
   80a2a:	681a      	ldr	r2, [r3, #0]
   80a2c:	3201      	adds	r2, #1
   80a2e:	601a      	str	r2, [r3, #0]
   80a30:	4770      	bx	lr
   80a32:	bf00      	nop
   80a34:	20078b80 	.word	0x20078b80

00080a38 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   80a38:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   80a3a:	4b04      	ldr	r3, [pc, #16]	; (80a4c <xTaskGetTickCount+0x14>)
   80a3c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   80a3e:	4b04      	ldr	r3, [pc, #16]	; (80a50 <xTaskGetTickCount+0x18>)
   80a40:	881c      	ldrh	r4, [r3, #0]
   80a42:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   80a44:	4b03      	ldr	r3, [pc, #12]	; (80a54 <xTaskGetTickCount+0x1c>)
   80a46:	4798      	blx	r3

	return xTicks;
}
   80a48:	4620      	mov	r0, r4
   80a4a:	bd10      	pop	{r4, pc}
   80a4c:	000805d1 	.word	0x000805d1
   80a50:	20078ba0 	.word	0x20078ba0
   80a54:	000805f1 	.word	0x000805f1

00080a58 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80a5c:	4b3d      	ldr	r3, [pc, #244]	; (80b54 <vTaskIncrementTick+0xfc>)
   80a5e:	681b      	ldr	r3, [r3, #0]
   80a60:	2b00      	cmp	r3, #0
   80a62:	d171      	bne.n	80b48 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   80a64:	4b3c      	ldr	r3, [pc, #240]	; (80b58 <vTaskIncrementTick+0x100>)
   80a66:	881a      	ldrh	r2, [r3, #0]
   80a68:	3201      	adds	r2, #1
   80a6a:	b292      	uxth	r2, r2
   80a6c:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80a6e:	881b      	ldrh	r3, [r3, #0]
   80a70:	b29b      	uxth	r3, r3
   80a72:	bb03      	cbnz	r3, 80ab6 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80a74:	4b39      	ldr	r3, [pc, #228]	; (80b5c <vTaskIncrementTick+0x104>)
   80a76:	681b      	ldr	r3, [r3, #0]
   80a78:	681b      	ldr	r3, [r3, #0]
   80a7a:	b11b      	cbz	r3, 80a84 <vTaskIncrementTick+0x2c>
   80a7c:	4b38      	ldr	r3, [pc, #224]	; (80b60 <vTaskIncrementTick+0x108>)
   80a7e:	4798      	blx	r3
   80a80:	bf00      	nop
   80a82:	e7fd      	b.n	80a80 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   80a84:	4b35      	ldr	r3, [pc, #212]	; (80b5c <vTaskIncrementTick+0x104>)
   80a86:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80a88:	4a36      	ldr	r2, [pc, #216]	; (80b64 <vTaskIncrementTick+0x10c>)
   80a8a:	6810      	ldr	r0, [r2, #0]
   80a8c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80a8e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80a90:	4a35      	ldr	r2, [pc, #212]	; (80b68 <vTaskIncrementTick+0x110>)
   80a92:	6811      	ldr	r1, [r2, #0]
   80a94:	3101      	adds	r1, #1
   80a96:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80a98:	681b      	ldr	r3, [r3, #0]
   80a9a:	681b      	ldr	r3, [r3, #0]
   80a9c:	b923      	cbnz	r3, 80aa8 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80a9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80aa2:	4b32      	ldr	r3, [pc, #200]	; (80b6c <vTaskIncrementTick+0x114>)
   80aa4:	801a      	strh	r2, [r3, #0]
   80aa6:	e006      	b.n	80ab6 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80aa8:	4b2c      	ldr	r3, [pc, #176]	; (80b5c <vTaskIncrementTick+0x104>)
   80aaa:	681b      	ldr	r3, [r3, #0]
   80aac:	68db      	ldr	r3, [r3, #12]
   80aae:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80ab0:	889a      	ldrh	r2, [r3, #4]
   80ab2:	4b2e      	ldr	r3, [pc, #184]	; (80b6c <vTaskIncrementTick+0x114>)
   80ab4:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80ab6:	4b28      	ldr	r3, [pc, #160]	; (80b58 <vTaskIncrementTick+0x100>)
   80ab8:	881a      	ldrh	r2, [r3, #0]
   80aba:	b292      	uxth	r2, r2
   80abc:	4b2b      	ldr	r3, [pc, #172]	; (80b6c <vTaskIncrementTick+0x114>)
   80abe:	881b      	ldrh	r3, [r3, #0]
   80ac0:	b29b      	uxth	r3, r3
   80ac2:	429a      	cmp	r2, r3
   80ac4:	d344      	bcc.n	80b50 <vTaskIncrementTick+0xf8>
   80ac6:	4b25      	ldr	r3, [pc, #148]	; (80b5c <vTaskIncrementTick+0x104>)
   80ac8:	681b      	ldr	r3, [r3, #0]
   80aca:	681b      	ldr	r3, [r3, #0]
   80acc:	b153      	cbz	r3, 80ae4 <vTaskIncrementTick+0x8c>
   80ace:	4b23      	ldr	r3, [pc, #140]	; (80b5c <vTaskIncrementTick+0x104>)
   80ad0:	681b      	ldr	r3, [r3, #0]
   80ad2:	68db      	ldr	r3, [r3, #12]
   80ad4:	68dc      	ldr	r4, [r3, #12]
   80ad6:	88a3      	ldrh	r3, [r4, #4]
   80ad8:	4a1f      	ldr	r2, [pc, #124]	; (80b58 <vTaskIncrementTick+0x100>)
   80ada:	8812      	ldrh	r2, [r2, #0]
   80adc:	b292      	uxth	r2, r2
   80ade:	4293      	cmp	r3, r2
   80ae0:	d914      	bls.n	80b0c <vTaskIncrementTick+0xb4>
   80ae2:	e00f      	b.n	80b04 <vTaskIncrementTick+0xac>
   80ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80ae8:	4b20      	ldr	r3, [pc, #128]	; (80b6c <vTaskIncrementTick+0x114>)
   80aea:	801a      	strh	r2, [r3, #0]
   80aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80af0:	4b1a      	ldr	r3, [pc, #104]	; (80b5c <vTaskIncrementTick+0x104>)
   80af2:	681b      	ldr	r3, [r3, #0]
   80af4:	68db      	ldr	r3, [r3, #12]
   80af6:	68dc      	ldr	r4, [r3, #12]
   80af8:	88a3      	ldrh	r3, [r4, #4]
   80afa:	4a17      	ldr	r2, [pc, #92]	; (80b58 <vTaskIncrementTick+0x100>)
   80afc:	8812      	ldrh	r2, [r2, #0]
   80afe:	b292      	uxth	r2, r2
   80b00:	4293      	cmp	r3, r2
   80b02:	d907      	bls.n	80b14 <vTaskIncrementTick+0xbc>
   80b04:	4a19      	ldr	r2, [pc, #100]	; (80b6c <vTaskIncrementTick+0x114>)
   80b06:	8013      	strh	r3, [r2, #0]
   80b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b0c:	4e18      	ldr	r6, [pc, #96]	; (80b70 <vTaskIncrementTick+0x118>)
   80b0e:	4f19      	ldr	r7, [pc, #100]	; (80b74 <vTaskIncrementTick+0x11c>)
   80b10:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80b80 <vTaskIncrementTick+0x128>
   80b14:	1d25      	adds	r5, r4, #4
   80b16:	4628      	mov	r0, r5
   80b18:	47b0      	blx	r6
   80b1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80b1c:	b113      	cbz	r3, 80b24 <vTaskIncrementTick+0xcc>
   80b1e:	f104 0018 	add.w	r0, r4, #24
   80b22:	47b0      	blx	r6
   80b24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80b26:	683a      	ldr	r2, [r7, #0]
   80b28:	4293      	cmp	r3, r2
   80b2a:	bf88      	it	hi
   80b2c:	603b      	strhi	r3, [r7, #0]
   80b2e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   80b32:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80b36:	4629      	mov	r1, r5
   80b38:	4b0f      	ldr	r3, [pc, #60]	; (80b78 <vTaskIncrementTick+0x120>)
   80b3a:	4798      	blx	r3
   80b3c:	4b07      	ldr	r3, [pc, #28]	; (80b5c <vTaskIncrementTick+0x104>)
   80b3e:	681b      	ldr	r3, [r3, #0]
   80b40:	681b      	ldr	r3, [r3, #0]
   80b42:	2b00      	cmp	r3, #0
   80b44:	d1d4      	bne.n	80af0 <vTaskIncrementTick+0x98>
   80b46:	e7cd      	b.n	80ae4 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   80b48:	4b0c      	ldr	r3, [pc, #48]	; (80b7c <vTaskIncrementTick+0x124>)
   80b4a:	681a      	ldr	r2, [r3, #0]
   80b4c:	3201      	adds	r2, #1
   80b4e:	601a      	str	r2, [r3, #0]
   80b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b54:	20078b80 	.word	0x20078b80
   80b58:	20078ba0 	.word	0x20078ba0
   80b5c:	20078a84 	.word	0x20078a84
   80b60:	000805c1 	.word	0x000805c1
   80b64:	20078ba4 	.word	0x20078ba4
   80b68:	20078b9c 	.word	0x20078b9c
   80b6c:	20070140 	.word	0x20070140
   80b70:	0008054d 	.word	0x0008054d
   80b74:	20078ab4 	.word	0x20078ab4
   80b78:	000804ed 	.word	0x000804ed
   80b7c:	20078a6c 	.word	0x20078a6c
   80b80:	20078ab8 	.word	0x20078ab8

00080b84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   80b84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   80b88:	4b31      	ldr	r3, [pc, #196]	; (80c50 <xTaskResumeAll+0xcc>)
   80b8a:	681b      	ldr	r3, [r3, #0]
   80b8c:	b91b      	cbnz	r3, 80b96 <xTaskResumeAll+0x12>
   80b8e:	4b31      	ldr	r3, [pc, #196]	; (80c54 <xTaskResumeAll+0xd0>)
   80b90:	4798      	blx	r3
   80b92:	bf00      	nop
   80b94:	e7fd      	b.n	80b92 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   80b96:	4b30      	ldr	r3, [pc, #192]	; (80c58 <xTaskResumeAll+0xd4>)
   80b98:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   80b9a:	4b2d      	ldr	r3, [pc, #180]	; (80c50 <xTaskResumeAll+0xcc>)
   80b9c:	681a      	ldr	r2, [r3, #0]
   80b9e:	3a01      	subs	r2, #1
   80ba0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80ba2:	681b      	ldr	r3, [r3, #0]
   80ba4:	2b00      	cmp	r3, #0
   80ba6:	d148      	bne.n	80c3a <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   80ba8:	4b2c      	ldr	r3, [pc, #176]	; (80c5c <xTaskResumeAll+0xd8>)
   80baa:	681b      	ldr	r3, [r3, #0]
   80bac:	2b00      	cmp	r3, #0
   80bae:	d046      	beq.n	80c3e <xTaskResumeAll+0xba>
   80bb0:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80bb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80c88 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   80bb6:	4f2a      	ldr	r7, [pc, #168]	; (80c60 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   80bb8:	4e2a      	ldr	r6, [pc, #168]	; (80c64 <xTaskResumeAll+0xe0>)
   80bba:	e01d      	b.n	80bf8 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   80bbc:	f8d8 300c 	ldr.w	r3, [r8, #12]
   80bc0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   80bc2:	f104 0018 	add.w	r0, r4, #24
   80bc6:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   80bc8:	f104 0904 	add.w	r9, r4, #4
   80bcc:	4648      	mov	r0, r9
   80bce:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   80bd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80bd2:	6832      	ldr	r2, [r6, #0]
   80bd4:	4293      	cmp	r3, r2
   80bd6:	bf88      	it	hi
   80bd8:	6033      	strhi	r3, [r6, #0]
   80bda:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80bde:	4822      	ldr	r0, [pc, #136]	; (80c68 <xTaskResumeAll+0xe4>)
   80be0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   80be4:	4649      	mov	r1, r9
   80be6:	4b21      	ldr	r3, [pc, #132]	; (80c6c <xTaskResumeAll+0xe8>)
   80be8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   80bea:	4b21      	ldr	r3, [pc, #132]	; (80c70 <xTaskResumeAll+0xec>)
   80bec:	681b      	ldr	r3, [r3, #0]
   80bee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   80bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   80bf2:	429a      	cmp	r2, r3
   80bf4:	bf28      	it	cs
   80bf6:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80bf8:	f8d8 3000 	ldr.w	r3, [r8]
   80bfc:	2b00      	cmp	r3, #0
   80bfe:	d1dd      	bne.n	80bbc <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80c00:	4b1c      	ldr	r3, [pc, #112]	; (80c74 <xTaskResumeAll+0xf0>)
   80c02:	681b      	ldr	r3, [r3, #0]
   80c04:	b163      	cbz	r3, 80c20 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80c06:	4b1b      	ldr	r3, [pc, #108]	; (80c74 <xTaskResumeAll+0xf0>)
   80c08:	681b      	ldr	r3, [r3, #0]
   80c0a:	b17b      	cbz	r3, 80c2c <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   80c0c:	4d1a      	ldr	r5, [pc, #104]	; (80c78 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   80c0e:	4c19      	ldr	r4, [pc, #100]	; (80c74 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   80c10:	47a8      	blx	r5
						--uxMissedTicks;
   80c12:	6823      	ldr	r3, [r4, #0]
   80c14:	3b01      	subs	r3, #1
   80c16:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80c18:	6823      	ldr	r3, [r4, #0]
   80c1a:	2b00      	cmp	r3, #0
   80c1c:	d1f8      	bne.n	80c10 <xTaskResumeAll+0x8c>
   80c1e:	e005      	b.n	80c2c <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   80c20:	2d01      	cmp	r5, #1
   80c22:	d003      	beq.n	80c2c <xTaskResumeAll+0xa8>
   80c24:	4b15      	ldr	r3, [pc, #84]	; (80c7c <xTaskResumeAll+0xf8>)
   80c26:	681b      	ldr	r3, [r3, #0]
   80c28:	2b01      	cmp	r3, #1
   80c2a:	d10a      	bne.n	80c42 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   80c2c:	2200      	movs	r2, #0
   80c2e:	4b13      	ldr	r3, [pc, #76]	; (80c7c <xTaskResumeAll+0xf8>)
   80c30:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   80c32:	4b13      	ldr	r3, [pc, #76]	; (80c80 <xTaskResumeAll+0xfc>)
   80c34:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   80c36:	2401      	movs	r4, #1
   80c38:	e004      	b.n	80c44 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   80c3a:	2400      	movs	r4, #0
   80c3c:	e002      	b.n	80c44 <xTaskResumeAll+0xc0>
   80c3e:	2400      	movs	r4, #0
   80c40:	e000      	b.n	80c44 <xTaskResumeAll+0xc0>
   80c42:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   80c44:	4b0f      	ldr	r3, [pc, #60]	; (80c84 <xTaskResumeAll+0x100>)
   80c46:	4798      	blx	r3

	return xAlreadyYielded;
}
   80c48:	4620      	mov	r0, r4
   80c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c4e:	bf00      	nop
   80c50:	20078b80 	.word	0x20078b80
   80c54:	000805c1 	.word	0x000805c1
   80c58:	000805d1 	.word	0x000805d1
   80c5c:	20078bc4 	.word	0x20078bc4
   80c60:	0008054d 	.word	0x0008054d
   80c64:	20078ab4 	.word	0x20078ab4
   80c68:	20078ab8 	.word	0x20078ab8
   80c6c:	000804ed 	.word	0x000804ed
   80c70:	20078b84 	.word	0x20078b84
   80c74:	20078a6c 	.word	0x20078a6c
   80c78:	00080a59 	.word	0x00080a59
   80c7c:	20078bc0 	.word	0x20078bc0
   80c80:	000805b1 	.word	0x000805b1
   80c84:	000805f1 	.word	0x000805f1
   80c88:	20078b88 	.word	0x20078b88

00080c8c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   80c8c:	b538      	push	{r3, r4, r5, lr}
   80c8e:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   80c90:	4605      	mov	r5, r0
   80c92:	b918      	cbnz	r0, 80c9c <vTaskDelayUntil+0x10>
   80c94:	4b1b      	ldr	r3, [pc, #108]	; (80d04 <vTaskDelayUntil+0x78>)
   80c96:	4798      	blx	r3
   80c98:	bf00      	nop
   80c9a:	e7fd      	b.n	80c98 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   80c9c:	b919      	cbnz	r1, 80ca6 <vTaskDelayUntil+0x1a>
   80c9e:	4b19      	ldr	r3, [pc, #100]	; (80d04 <vTaskDelayUntil+0x78>)
   80ca0:	4798      	blx	r3
   80ca2:	bf00      	nop
   80ca4:	e7fd      	b.n	80ca2 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   80ca6:	4b18      	ldr	r3, [pc, #96]	; (80d08 <vTaskDelayUntil+0x7c>)
   80ca8:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   80caa:	882b      	ldrh	r3, [r5, #0]
   80cac:	441c      	add	r4, r3
   80cae:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   80cb0:	4a16      	ldr	r2, [pc, #88]	; (80d0c <vTaskDelayUntil+0x80>)
   80cb2:	8812      	ldrh	r2, [r2, #0]
   80cb4:	b292      	uxth	r2, r2
   80cb6:	4293      	cmp	r3, r2
   80cb8:	d908      	bls.n	80ccc <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   80cba:	42a3      	cmp	r3, r4
   80cbc:	d91e      	bls.n	80cfc <vTaskDelayUntil+0x70>
   80cbe:	4b13      	ldr	r3, [pc, #76]	; (80d0c <vTaskDelayUntil+0x80>)
   80cc0:	881b      	ldrh	r3, [r3, #0]
   80cc2:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   80cc4:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   80cc6:	429c      	cmp	r4, r3
   80cc8:	d910      	bls.n	80cec <vTaskDelayUntil+0x60>
   80cca:	e007      	b.n	80cdc <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   80ccc:	42a3      	cmp	r3, r4
   80cce:	d813      	bhi.n	80cf8 <vTaskDelayUntil+0x6c>
   80cd0:	4b0e      	ldr	r3, [pc, #56]	; (80d0c <vTaskDelayUntil+0x80>)
   80cd2:	881b      	ldrh	r3, [r3, #0]
   80cd4:	b29b      	uxth	r3, r3
   80cd6:	429c      	cmp	r4, r3
   80cd8:	d80e      	bhi.n	80cf8 <vTaskDelayUntil+0x6c>
   80cda:	e00f      	b.n	80cfc <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   80cdc:	4b0c      	ldr	r3, [pc, #48]	; (80d10 <vTaskDelayUntil+0x84>)
   80cde:	6818      	ldr	r0, [r3, #0]
   80ce0:	3004      	adds	r0, #4
   80ce2:	4b0c      	ldr	r3, [pc, #48]	; (80d14 <vTaskDelayUntil+0x88>)
   80ce4:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   80ce6:	4620      	mov	r0, r4
   80ce8:	4b0b      	ldr	r3, [pc, #44]	; (80d18 <vTaskDelayUntil+0x8c>)
   80cea:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   80cec:	4b0b      	ldr	r3, [pc, #44]	; (80d1c <vTaskDelayUntil+0x90>)
   80cee:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   80cf0:	b930      	cbnz	r0, 80d00 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   80cf2:	4b0b      	ldr	r3, [pc, #44]	; (80d20 <vTaskDelayUntil+0x94>)
   80cf4:	4798      	blx	r3
   80cf6:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   80cf8:	802c      	strh	r4, [r5, #0]
   80cfa:	e7ef      	b.n	80cdc <vTaskDelayUntil+0x50>
   80cfc:	802c      	strh	r4, [r5, #0]
   80cfe:	e7f5      	b.n	80cec <vTaskDelayUntil+0x60>
   80d00:	bd38      	pop	{r3, r4, r5, pc}
   80d02:	bf00      	nop
   80d04:	000805c1 	.word	0x000805c1
   80d08:	00080a29 	.word	0x00080a29
   80d0c:	20078ba0 	.word	0x20078ba0
   80d10:	20078b84 	.word	0x20078b84
   80d14:	0008054d 	.word	0x0008054d
   80d18:	000807c5 	.word	0x000807c5
   80d1c:	00080b85 	.word	0x00080b85
   80d20:	000805b1 	.word	0x000805b1

00080d24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   80d24:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   80d26:	4604      	mov	r4, r0
   80d28:	b180      	cbz	r0, 80d4c <vTaskDelay+0x28>
		{
			vTaskSuspendAll();
   80d2a:	4b0a      	ldr	r3, [pc, #40]	; (80d54 <vTaskDelay+0x30>)
   80d2c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   80d2e:	4b0a      	ldr	r3, [pc, #40]	; (80d58 <vTaskDelay+0x34>)
   80d30:	881b      	ldrh	r3, [r3, #0]
   80d32:	441c      	add	r4, r3
   80d34:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   80d36:	4b09      	ldr	r3, [pc, #36]	; (80d5c <vTaskDelay+0x38>)
   80d38:	6818      	ldr	r0, [r3, #0]
   80d3a:	3004      	adds	r0, #4
   80d3c:	4b08      	ldr	r3, [pc, #32]	; (80d60 <vTaskDelay+0x3c>)
   80d3e:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   80d40:	4620      	mov	r0, r4
   80d42:	4b08      	ldr	r3, [pc, #32]	; (80d64 <vTaskDelay+0x40>)
   80d44:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   80d46:	4b08      	ldr	r3, [pc, #32]	; (80d68 <vTaskDelay+0x44>)
   80d48:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   80d4a:	b908      	cbnz	r0, 80d50 <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   80d4c:	4b07      	ldr	r3, [pc, #28]	; (80d6c <vTaskDelay+0x48>)
   80d4e:	4798      	blx	r3
   80d50:	bd10      	pop	{r4, pc}
   80d52:	bf00      	nop
   80d54:	00080a29 	.word	0x00080a29
   80d58:	20078ba0 	.word	0x20078ba0
   80d5c:	20078b84 	.word	0x20078b84
   80d60:	0008054d 	.word	0x0008054d
   80d64:	000807c5 	.word	0x000807c5
   80d68:	00080b85 	.word	0x00080b85
   80d6c:	000805b1 	.word	0x000805b1

00080d70 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80d70:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80d72:	4b1d      	ldr	r3, [pc, #116]	; (80de8 <vTaskSwitchContext+0x78>)
   80d74:	681b      	ldr	r3, [r3, #0]
   80d76:	b95b      	cbnz	r3, 80d90 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80d78:	4b1c      	ldr	r3, [pc, #112]	; (80dec <vTaskSwitchContext+0x7c>)
   80d7a:	681b      	ldr	r3, [r3, #0]
   80d7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80d80:	009b      	lsls	r3, r3, #2
   80d82:	4a1b      	ldr	r2, [pc, #108]	; (80df0 <vTaskSwitchContext+0x80>)
   80d84:	58d3      	ldr	r3, [r2, r3]
   80d86:	b9cb      	cbnz	r3, 80dbc <vTaskSwitchContext+0x4c>
   80d88:	4b18      	ldr	r3, [pc, #96]	; (80dec <vTaskSwitchContext+0x7c>)
   80d8a:	681b      	ldr	r3, [r3, #0]
   80d8c:	b953      	cbnz	r3, 80da4 <vTaskSwitchContext+0x34>
   80d8e:	e005      	b.n	80d9c <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80d90:	2201      	movs	r2, #1
   80d92:	4b18      	ldr	r3, [pc, #96]	; (80df4 <vTaskSwitchContext+0x84>)
   80d94:	601a      	str	r2, [r3, #0]
   80d96:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80d98:	681a      	ldr	r2, [r3, #0]
   80d9a:	b92a      	cbnz	r2, 80da8 <vTaskSwitchContext+0x38>
   80d9c:	4b16      	ldr	r3, [pc, #88]	; (80df8 <vTaskSwitchContext+0x88>)
   80d9e:	4798      	blx	r3
   80da0:	bf00      	nop
   80da2:	e7fd      	b.n	80da0 <vTaskSwitchContext+0x30>
   80da4:	4b11      	ldr	r3, [pc, #68]	; (80dec <vTaskSwitchContext+0x7c>)
   80da6:	4912      	ldr	r1, [pc, #72]	; (80df0 <vTaskSwitchContext+0x80>)
   80da8:	681a      	ldr	r2, [r3, #0]
   80daa:	3a01      	subs	r2, #1
   80dac:	601a      	str	r2, [r3, #0]
   80dae:	681a      	ldr	r2, [r3, #0]
   80db0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80db4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   80db8:	2a00      	cmp	r2, #0
   80dba:	d0ed      	beq.n	80d98 <vTaskSwitchContext+0x28>
   80dbc:	4b0b      	ldr	r3, [pc, #44]	; (80dec <vTaskSwitchContext+0x7c>)
   80dbe:	681b      	ldr	r3, [r3, #0]
   80dc0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80dc4:	4a0a      	ldr	r2, [pc, #40]	; (80df0 <vTaskSwitchContext+0x80>)
   80dc6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80dca:	685a      	ldr	r2, [r3, #4]
   80dcc:	6852      	ldr	r2, [r2, #4]
   80dce:	605a      	str	r2, [r3, #4]
   80dd0:	f103 0108 	add.w	r1, r3, #8
   80dd4:	428a      	cmp	r2, r1
   80dd6:	bf04      	itt	eq
   80dd8:	6852      	ldreq	r2, [r2, #4]
   80dda:	605a      	streq	r2, [r3, #4]
   80ddc:	685b      	ldr	r3, [r3, #4]
   80dde:	68da      	ldr	r2, [r3, #12]
   80de0:	4b06      	ldr	r3, [pc, #24]	; (80dfc <vTaskSwitchContext+0x8c>)
   80de2:	601a      	str	r2, [r3, #0]
   80de4:	bd08      	pop	{r3, pc}
   80de6:	bf00      	nop
   80de8:	20078b80 	.word	0x20078b80
   80dec:	20078ab4 	.word	0x20078ab4
   80df0:	20078ab8 	.word	0x20078ab8
   80df4:	20078bc0 	.word	0x20078bc0
   80df8:	000805c1 	.word	0x000805c1
   80dfc:	20078b84 	.word	0x20078b84

00080e00 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80e00:	b500      	push	{lr}
   80e02:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80e04:	4813      	ldr	r0, [pc, #76]	; (80e54 <USART0_Handler+0x54>)
   80e06:	f10d 0107 	add.w	r1, sp, #7
   80e0a:	2201      	movs	r2, #1
   80e0c:	4b12      	ldr	r3, [pc, #72]	; (80e58 <USART0_Handler+0x58>)
   80e0e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   80e10:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80e12:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80e16:	2200      	movs	r2, #0
   80e18:	4b10      	ldr	r3, [pc, #64]	; (80e5c <USART0_Handler+0x5c>)
   80e1a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   80e1c:	4b10      	ldr	r3, [pc, #64]	; (80e60 <USART0_Handler+0x60>)
   80e1e:	781a      	ldrb	r2, [r3, #0]
   80e20:	3201      	adds	r2, #1
   80e22:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80e24:	4b0f      	ldr	r3, [pc, #60]	; (80e64 <USART0_Handler+0x64>)
   80e26:	781b      	ldrb	r3, [r3, #0]
   80e28:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80e2c:	4a0e      	ldr	r2, [pc, #56]	; (80e68 <USART0_Handler+0x68>)
   80e2e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80e30:	2b9b      	cmp	r3, #155	; 0x9b
   80e32:	d103      	bne.n	80e3c <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80e34:	2200      	movs	r2, #0
   80e36:	4b0b      	ldr	r3, [pc, #44]	; (80e64 <USART0_Handler+0x64>)
   80e38:	701a      	strb	r2, [r3, #0]
   80e3a:	e002      	b.n	80e42 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   80e3c:	3301      	adds	r3, #1
   80e3e:	4a09      	ldr	r2, [pc, #36]	; (80e64 <USART0_Handler+0x64>)
   80e40:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80e42:	2201      	movs	r2, #1
   80e44:	4b05      	ldr	r3, [pc, #20]	; (80e5c <USART0_Handler+0x5c>)
   80e46:	701a      	strb	r2, [r3, #0]
   80e48:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   80e4c:	b662      	cpsie	i
}
   80e4e:	b003      	add	sp, #12
   80e50:	f85d fb04 	ldr.w	pc, [sp], #4
   80e54:	40098000 	.word	0x40098000
   80e58:	00081421 	.word	0x00081421
   80e5c:	20070194 	.word	0x20070194
   80e60:	20078c69 	.word	0x20078c69
   80e64:	20078c68 	.word	0x20078c68
   80e68:	20078bcc 	.word	0x20078bcc

00080e6c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80e6e:	b083      	sub	sp, #12
   80e70:	4604      	mov	r4, r0
   80e72:	460d      	mov	r5, r1
	uint32_t val = 0;
   80e74:	2300      	movs	r3, #0
   80e76:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80e78:	4b1f      	ldr	r3, [pc, #124]	; (80ef8 <usart_serial_getchar+0x8c>)
   80e7a:	4298      	cmp	r0, r3
   80e7c:	d107      	bne.n	80e8e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80e7e:	461f      	mov	r7, r3
   80e80:	4e1e      	ldr	r6, [pc, #120]	; (80efc <usart_serial_getchar+0x90>)
   80e82:	4638      	mov	r0, r7
   80e84:	4629      	mov	r1, r5
   80e86:	47b0      	blx	r6
   80e88:	2800      	cmp	r0, #0
   80e8a:	d1fa      	bne.n	80e82 <usart_serial_getchar+0x16>
   80e8c:	e019      	b.n	80ec2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80e8e:	4b1c      	ldr	r3, [pc, #112]	; (80f00 <usart_serial_getchar+0x94>)
   80e90:	4298      	cmp	r0, r3
   80e92:	d109      	bne.n	80ea8 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80e94:	461f      	mov	r7, r3
   80e96:	4e1b      	ldr	r6, [pc, #108]	; (80f04 <usart_serial_getchar+0x98>)
   80e98:	4638      	mov	r0, r7
   80e9a:	a901      	add	r1, sp, #4
   80e9c:	47b0      	blx	r6
   80e9e:	2800      	cmp	r0, #0
   80ea0:	d1fa      	bne.n	80e98 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80ea2:	9b01      	ldr	r3, [sp, #4]
   80ea4:	702b      	strb	r3, [r5, #0]
   80ea6:	e019      	b.n	80edc <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80ea8:	4b17      	ldr	r3, [pc, #92]	; (80f08 <usart_serial_getchar+0x9c>)
   80eaa:	4298      	cmp	r0, r3
   80eac:	d109      	bne.n	80ec2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80eae:	461e      	mov	r6, r3
   80eb0:	4c14      	ldr	r4, [pc, #80]	; (80f04 <usart_serial_getchar+0x98>)
   80eb2:	4630      	mov	r0, r6
   80eb4:	a901      	add	r1, sp, #4
   80eb6:	47a0      	blx	r4
   80eb8:	2800      	cmp	r0, #0
   80eba:	d1fa      	bne.n	80eb2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80ebc:	9b01      	ldr	r3, [sp, #4]
   80ebe:	702b      	strb	r3, [r5, #0]
   80ec0:	e018      	b.n	80ef4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80ec2:	4b12      	ldr	r3, [pc, #72]	; (80f0c <usart_serial_getchar+0xa0>)
   80ec4:	429c      	cmp	r4, r3
   80ec6:	d109      	bne.n	80edc <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80ec8:	461e      	mov	r6, r3
   80eca:	4c0e      	ldr	r4, [pc, #56]	; (80f04 <usart_serial_getchar+0x98>)
   80ecc:	4630      	mov	r0, r6
   80ece:	a901      	add	r1, sp, #4
   80ed0:	47a0      	blx	r4
   80ed2:	2800      	cmp	r0, #0
   80ed4:	d1fa      	bne.n	80ecc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80ed6:	9b01      	ldr	r3, [sp, #4]
   80ed8:	702b      	strb	r3, [r5, #0]
   80eda:	e00b      	b.n	80ef4 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80edc:	4b0c      	ldr	r3, [pc, #48]	; (80f10 <usart_serial_getchar+0xa4>)
   80ede:	429c      	cmp	r4, r3
   80ee0:	d108      	bne.n	80ef4 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80ee2:	461e      	mov	r6, r3
   80ee4:	4c07      	ldr	r4, [pc, #28]	; (80f04 <usart_serial_getchar+0x98>)
   80ee6:	4630      	mov	r0, r6
   80ee8:	a901      	add	r1, sp, #4
   80eea:	47a0      	blx	r4
   80eec:	2800      	cmp	r0, #0
   80eee:	d1fa      	bne.n	80ee6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80ef0:	9b01      	ldr	r3, [sp, #4]
   80ef2:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80ef4:	b003      	add	sp, #12
   80ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80ef8:	400e0800 	.word	0x400e0800
   80efc:	0008152d 	.word	0x0008152d
   80f00:	40098000 	.word	0x40098000
   80f04:	000804b5 	.word	0x000804b5
   80f08:	4009c000 	.word	0x4009c000
   80f0c:	400a0000 	.word	0x400a0000
   80f10:	400a4000 	.word	0x400a4000

00080f14 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80f14:	b570      	push	{r4, r5, r6, lr}
   80f16:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80f18:	4b21      	ldr	r3, [pc, #132]	; (80fa0 <usart_serial_putchar+0x8c>)
   80f1a:	4298      	cmp	r0, r3
   80f1c:	d107      	bne.n	80f2e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80f1e:	461e      	mov	r6, r3
   80f20:	4d20      	ldr	r5, [pc, #128]	; (80fa4 <usart_serial_putchar+0x90>)
   80f22:	4630      	mov	r0, r6
   80f24:	4621      	mov	r1, r4
   80f26:	47a8      	blx	r5
   80f28:	2800      	cmp	r0, #0
   80f2a:	d1fa      	bne.n	80f22 <usart_serial_putchar+0xe>
   80f2c:	e02b      	b.n	80f86 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80f2e:	4b1e      	ldr	r3, [pc, #120]	; (80fa8 <usart_serial_putchar+0x94>)
   80f30:	4298      	cmp	r0, r3
   80f32:	d107      	bne.n	80f44 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80f34:	461e      	mov	r6, r3
   80f36:	4d1d      	ldr	r5, [pc, #116]	; (80fac <usart_serial_putchar+0x98>)
   80f38:	4630      	mov	r0, r6
   80f3a:	4621      	mov	r1, r4
   80f3c:	47a8      	blx	r5
   80f3e:	2800      	cmp	r0, #0
   80f40:	d1fa      	bne.n	80f38 <usart_serial_putchar+0x24>
   80f42:	e022      	b.n	80f8a <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80f44:	4b1a      	ldr	r3, [pc, #104]	; (80fb0 <usart_serial_putchar+0x9c>)
   80f46:	4298      	cmp	r0, r3
   80f48:	d107      	bne.n	80f5a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80f4a:	461e      	mov	r6, r3
   80f4c:	4d17      	ldr	r5, [pc, #92]	; (80fac <usart_serial_putchar+0x98>)
   80f4e:	4630      	mov	r0, r6
   80f50:	4621      	mov	r1, r4
   80f52:	47a8      	blx	r5
   80f54:	2800      	cmp	r0, #0
   80f56:	d1fa      	bne.n	80f4e <usart_serial_putchar+0x3a>
   80f58:	e019      	b.n	80f8e <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80f5a:	4b16      	ldr	r3, [pc, #88]	; (80fb4 <usart_serial_putchar+0xa0>)
   80f5c:	4298      	cmp	r0, r3
   80f5e:	d107      	bne.n	80f70 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80f60:	461e      	mov	r6, r3
   80f62:	4d12      	ldr	r5, [pc, #72]	; (80fac <usart_serial_putchar+0x98>)
   80f64:	4630      	mov	r0, r6
   80f66:	4621      	mov	r1, r4
   80f68:	47a8      	blx	r5
   80f6a:	2800      	cmp	r0, #0
   80f6c:	d1fa      	bne.n	80f64 <usart_serial_putchar+0x50>
   80f6e:	e010      	b.n	80f92 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80f70:	4b11      	ldr	r3, [pc, #68]	; (80fb8 <usart_serial_putchar+0xa4>)
   80f72:	4298      	cmp	r0, r3
   80f74:	d10f      	bne.n	80f96 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80f76:	461e      	mov	r6, r3
   80f78:	4d0c      	ldr	r5, [pc, #48]	; (80fac <usart_serial_putchar+0x98>)
   80f7a:	4630      	mov	r0, r6
   80f7c:	4621      	mov	r1, r4
   80f7e:	47a8      	blx	r5
   80f80:	2800      	cmp	r0, #0
   80f82:	d1fa      	bne.n	80f7a <usart_serial_putchar+0x66>
   80f84:	e009      	b.n	80f9a <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80f86:	2001      	movs	r0, #1
   80f88:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80f8a:	2001      	movs	r0, #1
   80f8c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80f8e:	2001      	movs	r0, #1
   80f90:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80f92:	2001      	movs	r0, #1
   80f94:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80f96:	2000      	movs	r0, #0
   80f98:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80f9a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80f9c:	bd70      	pop	{r4, r5, r6, pc}
   80f9e:	bf00      	nop
   80fa0:	400e0800 	.word	0x400e0800
   80fa4:	0008151d 	.word	0x0008151d
   80fa8:	40098000 	.word	0x40098000
   80fac:	000804a1 	.word	0x000804a1
   80fb0:	4009c000 	.word	0x4009c000
   80fb4:	400a0000 	.word	0x400a0000
   80fb8:	400a4000 	.word	0x400a4000

00080fbc <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   80fbc:	b530      	push	{r4, r5, lr}
   80fbe:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80fc0:	2008      	movs	r0, #8
   80fc2:	4d12      	ldr	r5, [pc, #72]	; (8100c <configureConsole+0x50>)
   80fc4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80fc6:	4c12      	ldr	r4, [pc, #72]	; (81010 <configureConsole+0x54>)
   80fc8:	4b12      	ldr	r3, [pc, #72]	; (81014 <configureConsole+0x58>)
   80fca:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80fcc:	4a12      	ldr	r2, [pc, #72]	; (81018 <configureConsole+0x5c>)
   80fce:	4b13      	ldr	r3, [pc, #76]	; (8101c <configureConsole+0x60>)
   80fd0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80fd2:	4a13      	ldr	r2, [pc, #76]	; (81020 <configureConsole+0x64>)
   80fd4:	4b13      	ldr	r3, [pc, #76]	; (81024 <configureConsole+0x68>)
   80fd6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80fd8:	4b13      	ldr	r3, [pc, #76]	; (81028 <configureConsole+0x6c>)
   80fda:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80fdc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80fe0:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80fe2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80fe6:	9303      	str	r3, [sp, #12]
   80fe8:	2008      	movs	r0, #8
   80fea:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80fec:	4620      	mov	r0, r4
   80fee:	a901      	add	r1, sp, #4
   80ff0:	4b0e      	ldr	r3, [pc, #56]	; (8102c <configureConsole+0x70>)
   80ff2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80ff4:	4d0e      	ldr	r5, [pc, #56]	; (81030 <configureConsole+0x74>)
   80ff6:	682b      	ldr	r3, [r5, #0]
   80ff8:	6898      	ldr	r0, [r3, #8]
   80ffa:	2100      	movs	r1, #0
   80ffc:	4c0d      	ldr	r4, [pc, #52]	; (81034 <configureConsole+0x78>)
   80ffe:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81000:	682b      	ldr	r3, [r5, #0]
   81002:	6858      	ldr	r0, [r3, #4]
   81004:	2100      	movs	r1, #0
   81006:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	//printf("Console ready\n");
	//printf("=============\n");
   81008:	b005      	add	sp, #20
   8100a:	bd30      	pop	{r4, r5, pc}
   8100c:	000819ed 	.word	0x000819ed
   81010:	400e0800 	.word	0x400e0800
   81014:	20078d60 	.word	0x20078d60
   81018:	00080f15 	.word	0x00080f15
   8101c:	20078d5c 	.word	0x20078d5c
   81020:	00080e6d 	.word	0x00080e6d
   81024:	20078d38 	.word	0x20078d38
   81028:	0501bd00 	.word	0x0501bd00
   8102c:	000814e5 	.word	0x000814e5
   81030:	200705c8 	.word	0x200705c8
   81034:	00081ed5 	.word	0x00081ed5

00081038 <init_twi_functions>:
};

/************************************************************************/
/*Stter Ardunino Due till Master p twi bussen		                    */
/************************************************************************/
void init_twi_functions(){
   81038:	b500      	push	{lr}
   8103a:	b085      	sub	sp, #20
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   8103c:	4b12      	ldr	r3, [pc, #72]	; (81088 <init_twi_functions+0x50>)
   8103e:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   81040:	4b12      	ldr	r3, [pc, #72]	; (8108c <init_twi_functions+0x54>)
   81042:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   81044:	2300      	movs	r3, #0
   81046:	f88d 300d 	strb.w	r3, [sp, #13]
   8104a:	2016      	movs	r0, #22
   8104c:	4b10      	ldr	r3, [pc, #64]	; (81090 <init_twi_functions+0x58>)
   8104e:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   81050:	4810      	ldr	r0, [pc, #64]	; (81094 <init_twi_functions+0x5c>)
   81052:	a901      	add	r1, sp, #4
   81054:	4b10      	ldr	r3, [pc, #64]	; (81098 <init_twi_functions+0x60>)
   81056:	4798      	blx	r3
	if(twi_master_setup(TWI_MASTER_NAV,&opt) == TWI_SUCCESS){
   81058:	b910      	cbnz	r0, 81060 <init_twi_functions+0x28>
		printf("TWI NAV OK");
   8105a:	4810      	ldr	r0, [pc, #64]	; (8109c <init_twi_functions+0x64>)
   8105c:	4b10      	ldr	r3, [pc, #64]	; (810a0 <init_twi_functions+0x68>)
   8105e:	4798      	blx	r3
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   81060:	4b0a      	ldr	r3, [pc, #40]	; (8108c <init_twi_functions+0x54>)
   81062:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   81064:	2300      	movs	r3, #0
   81066:	f88d 300d 	strb.w	r3, [sp, #13]
   8106a:	2017      	movs	r0, #23
   8106c:	4b08      	ldr	r3, [pc, #32]	; (81090 <init_twi_functions+0x58>)
   8106e:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   81070:	480c      	ldr	r0, [pc, #48]	; (810a4 <init_twi_functions+0x6c>)
   81072:	a901      	add	r1, sp, #4
   81074:	4b08      	ldr	r3, [pc, #32]	; (81098 <init_twi_functions+0x60>)
   81076:	4798      	blx	r3
	}
	if(twi_master_setup(TWI_MASTER_PAB,&opt) == TWI_SUCCESS){
   81078:	b910      	cbnz	r0, 81080 <init_twi_functions+0x48>
		printf("TWI PAB OK");
   8107a:	480b      	ldr	r0, [pc, #44]	; (810a8 <init_twi_functions+0x70>)
   8107c:	4b08      	ldr	r3, [pc, #32]	; (810a0 <init_twi_functions+0x68>)
   8107e:	4798      	blx	r3
	}
}
   81080:	b005      	add	sp, #20
   81082:	f85d fb04 	ldr.w	pc, [sp], #4
   81086:	bf00      	nop
   81088:	000186a0 	.word	0x000186a0
   8108c:	0501bd00 	.word	0x0501bd00
   81090:	000819ed 	.word	0x000819ed
   81094:	4008c000 	.word	0x4008c000
   81098:	000802ed 	.word	0x000802ed
   8109c:	00088294 	.word	0x00088294
   810a0:	00081d2d 	.word	0x00081d2d
   810a4:	40090000 	.word	0x40090000
   810a8:	000882a0 	.word	0x000882a0

000810ac <send_package>:
		break;
	}
}


void  send_package(uint8_t twi_state,uint8_t slave){
   810ac:	b570      	push	{r4, r5, r6, lr}
   810ae:	4605      	mov	r5, r0
   810b0:	460c      	mov	r4, r1
	printf("in send\n");
   810b2:	481a      	ldr	r0, [pc, #104]	; (8111c <send_package+0x70>)
   810b4:	4b1a      	ldr	r3, [pc, #104]	; (81120 <send_package+0x74>)
   810b6:	4798      	blx	r3
	char sts[20];
	
	if(TWI_SLAVE_NAVIGERING == slave){
   810b8:	2c03      	cmp	r4, #3
   810ba:	d116      	bne.n	810ea <send_package+0x3e>
		printf("NAV PACK");
   810bc:	4819      	ldr	r0, [pc, #100]	; (81124 <send_package+0x78>)
   810be:	4c18      	ldr	r4, [pc, #96]	; (81120 <send_package+0x74>)
   810c0:	47a0      	blx	r4
		send_data_nav[0] = twi_state;
   810c2:	4a19      	ldr	r2, [pc, #100]	; (81128 <send_package+0x7c>)
   810c4:	7015      	strb	r5, [r2, #0]
		packet_nav.chip = slave;
   810c6:	4b19      	ldr	r3, [pc, #100]	; (8112c <send_package+0x80>)
   810c8:	2103      	movs	r1, #3
   810ca:	7419      	strb	r1, [r3, #16]
		packet_nav.buffer = (void *)send_data_nav;
   810cc:	609a      	str	r2, [r3, #8]
		printf("TRYING TO SEND\n");
   810ce:	4818      	ldr	r0, [pc, #96]	; (81130 <send_package+0x84>)
   810d0:	47a0      	blx	r4
		while(twi_master_write(TWI_MASTER_NAV,&packet_nav));
   810d2:	4e18      	ldr	r6, [pc, #96]	; (81134 <send_package+0x88>)
   810d4:	4d15      	ldr	r5, [pc, #84]	; (8112c <send_package+0x80>)
   810d6:	4c18      	ldr	r4, [pc, #96]	; (81138 <send_package+0x8c>)
   810d8:	4630      	mov	r0, r6
   810da:	4629      	mov	r1, r5
   810dc:	47a0      	blx	r4
   810de:	2800      	cmp	r0, #0
   810e0:	d1fa      	bne.n	810d8 <send_package+0x2c>
		printf("done sending nav\n");
   810e2:	4816      	ldr	r0, [pc, #88]	; (8113c <send_package+0x90>)
   810e4:	4b0e      	ldr	r3, [pc, #56]	; (81120 <send_package+0x74>)
   810e6:	4798      	blx	r3
   810e8:	bd70      	pop	{r4, r5, r6, pc}
		
		}else if(TWI_SLAVE_PABYGGNAD == slave){
   810ea:	2c02      	cmp	r4, #2
   810ec:	d115      	bne.n	8111a <send_package+0x6e>
		printf("PAB PACK0");
   810ee:	4814      	ldr	r0, [pc, #80]	; (81140 <send_package+0x94>)
   810f0:	4c0b      	ldr	r4, [pc, #44]	; (81120 <send_package+0x74>)
   810f2:	47a0      	blx	r4
		send_data_pab[0] = twi_state;
   810f4:	4a13      	ldr	r2, [pc, #76]	; (81144 <send_package+0x98>)
   810f6:	7015      	strb	r5, [r2, #0]
		packet_pab.chip = slave;
   810f8:	4b13      	ldr	r3, [pc, #76]	; (81148 <send_package+0x9c>)
   810fa:	2102      	movs	r1, #2
   810fc:	7419      	strb	r1, [r3, #16]
		packet_pab.buffer = (void *)send_data_pab;
   810fe:	609a      	str	r2, [r3, #8]
		printf("TRYING TO SEND\n");
   81100:	480b      	ldr	r0, [pc, #44]	; (81130 <send_package+0x84>)
   81102:	47a0      	blx	r4
		while(twi_master_write(TWI_MASTER_PAB,&packet_pab));
   81104:	4e11      	ldr	r6, [pc, #68]	; (8114c <send_package+0xa0>)
   81106:	4d10      	ldr	r5, [pc, #64]	; (81148 <send_package+0x9c>)
   81108:	4c0b      	ldr	r4, [pc, #44]	; (81138 <send_package+0x8c>)
   8110a:	4630      	mov	r0, r6
   8110c:	4629      	mov	r1, r5
   8110e:	47a0      	blx	r4
   81110:	2800      	cmp	r0, #0
   81112:	d1fa      	bne.n	8110a <send_package+0x5e>
		printf("done sending pab\n");
   81114:	480e      	ldr	r0, [pc, #56]	; (81150 <send_package+0xa4>)
   81116:	4b02      	ldr	r3, [pc, #8]	; (81120 <send_package+0x74>)
   81118:	4798      	blx	r3
   8111a:	bd70      	pop	{r4, r5, r6, pc}
   8111c:	000882ac 	.word	0x000882ac
   81120:	00081d2d 	.word	0x00081d2d
   81124:	000882b8 	.word	0x000882b8
   81128:	20078c70 	.word	0x20078c70
   8112c:	20070180 	.word	0x20070180
   81130:	000882c4 	.word	0x000882c4
   81134:	4008c000 	.word	0x4008c000
   81138:	00080401 	.word	0x00080401
   8113c:	000882d4 	.word	0x000882d4
   81140:	000882e8 	.word	0x000882e8
   81144:	20078c6c 	.word	0x20078c6c
   81148:	2007016c 	.word	0x2007016c
   8114c:	40090000 	.word	0x40090000
   81150:	000882f4 	.word	0x000882f4

00081154 <receive_package>:
}

/************************************************************************/
/*                                                                      */
/************************************************************************/
void receive_package(uint8_t slave){
   81154:	b570      	push	{r4, r5, r6, lr}
   81156:	4604      	mov	r4, r0
	printf("Start of receive\n");
   81158:	4812      	ldr	r0, [pc, #72]	; (811a4 <receive_package+0x50>)
   8115a:	4b13      	ldr	r3, [pc, #76]	; (811a8 <receive_package+0x54>)
   8115c:	4798      	blx	r3
	char str[20];
	
	if (slave == TWI_SLAVE_NAVIGERING){
   8115e:	2c03      	cmp	r4, #3
   81160:	d10e      	bne.n	81180 <receive_package+0x2c>
		printf("TRYing to receive nav");
   81162:	4812      	ldr	r0, [pc, #72]	; (811ac <receive_package+0x58>)
   81164:	4b10      	ldr	r3, [pc, #64]	; (811a8 <receive_package+0x54>)
   81166:	4798      	blx	r3
		while(twi_master_read(TWI_MASTER_NAV, &packet_received_nav) != TWI_SUCCESS);
   81168:	4e11      	ldr	r6, [pc, #68]	; (811b0 <receive_package+0x5c>)
   8116a:	4d12      	ldr	r5, [pc, #72]	; (811b4 <receive_package+0x60>)
   8116c:	4c12      	ldr	r4, [pc, #72]	; (811b8 <receive_package+0x64>)
   8116e:	4630      	mov	r0, r6
   81170:	4629      	mov	r1, r5
   81172:	47a0      	blx	r4
   81174:	2800      	cmp	r0, #0
   81176:	d1fa      	bne.n	8116e <receive_package+0x1a>
		printf("done sending");
   81178:	4810      	ldr	r0, [pc, #64]	; (811bc <receive_package+0x68>)
   8117a:	4b0b      	ldr	r3, [pc, #44]	; (811a8 <receive_package+0x54>)
   8117c:	4798      	blx	r3
   8117e:	bd70      	pop	{r4, r5, r6, pc}
		
		}else if(slave == TWI_SLAVE_PABYGGNAD){
   81180:	2c02      	cmp	r4, #2
   81182:	d10d      	bne.n	811a0 <receive_package+0x4c>
		printf("TRYing to receive Pa");
   81184:	480e      	ldr	r0, [pc, #56]	; (811c0 <receive_package+0x6c>)
   81186:	4b08      	ldr	r3, [pc, #32]	; (811a8 <receive_package+0x54>)
   81188:	4798      	blx	r3
		while(twi_master_read(TWI_MASTER_PAB, &packet_received_pab) != TWI_SUCCESS);
   8118a:	4e0e      	ldr	r6, [pc, #56]	; (811c4 <receive_package+0x70>)
   8118c:	4d0e      	ldr	r5, [pc, #56]	; (811c8 <receive_package+0x74>)
   8118e:	4c0a      	ldr	r4, [pc, #40]	; (811b8 <receive_package+0x64>)
   81190:	4630      	mov	r0, r6
   81192:	4629      	mov	r1, r5
   81194:	47a0      	blx	r4
   81196:	2800      	cmp	r0, #0
   81198:	d1fa      	bne.n	81190 <receive_package+0x3c>
		printf("done sending");
   8119a:	4808      	ldr	r0, [pc, #32]	; (811bc <receive_package+0x68>)
   8119c:	4b02      	ldr	r3, [pc, #8]	; (811a8 <receive_package+0x54>)
   8119e:	4798      	blx	r3
   811a0:	bd70      	pop	{r4, r5, r6, pc}
   811a2:	bf00      	nop
   811a4:	00088308 	.word	0x00088308
   811a8:	00081d2d 	.word	0x00081d2d
   811ac:	0008831c 	.word	0x0008831c
   811b0:	4008c000 	.word	0x4008c000
   811b4:	20070158 	.word	0x20070158
   811b8:	0008032d 	.word	0x0008032d
   811bc:	00088334 	.word	0x00088334
   811c0:	00088344 	.word	0x00088344
   811c4:	40090000 	.word	0x40090000
   811c8:	20070144 	.word	0x20070144

000811cc <na_sendstatus>:

/************************************************************************/
/* Tar han om kommunikationen mellan mastern och						*/
/* slaven fr positionssytemet											*/
/************************************************************************/
void na_sendstatus(TwiCmd twi_state){
   811cc:	b508      	push	{r3, lr}
	char ar[20];
	switch(twi_state){
   811ce:	3850      	subs	r0, #80	; 0x50
   811d0:	2805      	cmp	r0, #5
   811d2:	d86e      	bhi.n	812b2 <na_sendstatus+0xe6>
   811d4:	e8df f000 	tbb	[pc, r0]
   811d8:	2c160e03 	.word	0x2c160e03
   811dc:	5842      	.short	0x5842
		//Led 1 position
		case XY1:
		send_package(XY1,TWI_SLAVE_NAVIGERING);
   811de:	2050      	movs	r0, #80	; 0x50
   811e0:	2103      	movs	r1, #3
   811e2:	4b34      	ldr	r3, [pc, #208]	; (812b4 <na_sendstatus+0xe8>)
   811e4:	4798      	blx	r3
		vTaskDelay(10);
   811e6:	200a      	movs	r0, #10
   811e8:	4b33      	ldr	r3, [pc, #204]	; (812b8 <na_sendstatus+0xec>)
   811ea:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   811ec:	2003      	movs	r0, #3
   811ee:	4b33      	ldr	r3, [pc, #204]	; (812bc <na_sendstatus+0xf0>)
   811f0:	4798      	blx	r3
		break;
   811f2:	bd08      	pop	{r3, pc}
		
		//Led 2 position
		case XY2:
		send_package(XY2,TWI_SLAVE_NAVIGERING);
   811f4:	2051      	movs	r0, #81	; 0x51
   811f6:	2103      	movs	r1, #3
   811f8:	4b2e      	ldr	r3, [pc, #184]	; (812b4 <na_sendstatus+0xe8>)
   811fa:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   811fc:	2003      	movs	r0, #3
   811fe:	4b2f      	ldr	r3, [pc, #188]	; (812bc <na_sendstatus+0xf0>)
   81200:	4798      	blx	r3
		break;
   81202:	bd08      	pop	{r3, pc}
		
		//socket position
		case SOCKETXY:
		send_package(SOCKETXY,TWI_SLAVE_NAVIGERING);
   81204:	2052      	movs	r0, #82	; 0x52
   81206:	2103      	movs	r1, #3
   81208:	4b2a      	ldr	r3, [pc, #168]	; (812b4 <na_sendstatus+0xe8>)
   8120a:	4798      	blx	r3
		//delayMicroseconds(50000);
		receive_package(TWI_SLAVE_NAVIGERING);
   8120c:	2003      	movs	r0, #3
   8120e:	4b2b      	ldr	r3, [pc, #172]	; (812bc <na_sendstatus+0xf0>)
   81210:	4798      	blx	r3
		objectinfo[0].theObject = SOCK;
   81212:	4a2b      	ldr	r2, [pc, #172]	; (812c0 <na_sendstatus+0xf4>)
   81214:	2302      	movs	r3, #2
   81216:	7013      	strb	r3, [r2, #0]
		objectinfo[0].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   81218:	4b2a      	ldr	r3, [pc, #168]	; (812c4 <na_sendstatus+0xf8>)
   8121a:	7858      	ldrb	r0, [r3, #1]
   8121c:	7899      	ldrb	r1, [r3, #2]
   8121e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   81222:	8051      	strh	r1, [r2, #2]
		objectinfo[0].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   81224:	78d9      	ldrb	r1, [r3, #3]
   81226:	791b      	ldrb	r3, [r3, #4]
   81228:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   8122c:	8093      	strh	r3, [r2, #4]
		break;
   8122e:	bd08      	pop	{r3, pc}
		
		//Square position
		case SQUAREXY:
		send_package(SQUAREXY,TWI_SLAVE_NAVIGERING);
   81230:	2053      	movs	r0, #83	; 0x53
   81232:	2103      	movs	r1, #3
   81234:	4b1f      	ldr	r3, [pc, #124]	; (812b4 <na_sendstatus+0xe8>)
   81236:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   81238:	2003      	movs	r0, #3
   8123a:	4b20      	ldr	r3, [pc, #128]	; (812bc <na_sendstatus+0xf0>)
   8123c:	4798      	blx	r3
		objectinfo[1].theObject = SQUARE;
   8123e:	4a20      	ldr	r2, [pc, #128]	; (812c0 <na_sendstatus+0xf4>)
   81240:	2303      	movs	r3, #3
   81242:	7193      	strb	r3, [r2, #6]
		objectinfo[1].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   81244:	4b1f      	ldr	r3, [pc, #124]	; (812c4 <na_sendstatus+0xf8>)
   81246:	7858      	ldrb	r0, [r3, #1]
   81248:	7899      	ldrb	r1, [r3, #2]
   8124a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   8124e:	8111      	strh	r1, [r2, #8]
		objectinfo[1].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   81250:	78d9      	ldrb	r1, [r3, #3]
   81252:	791b      	ldrb	r3, [r3, #4]
   81254:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   81258:	8153      	strh	r3, [r2, #10]
		break;
   8125a:	bd08      	pop	{r3, pc}
		
		//Glass position
		case GLASSXY:
		send_package(GLASSXY,TWI_SLAVE_NAVIGERING);
   8125c:	2054      	movs	r0, #84	; 0x54
   8125e:	2103      	movs	r1, #3
   81260:	4b14      	ldr	r3, [pc, #80]	; (812b4 <na_sendstatus+0xe8>)
   81262:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   81264:	2003      	movs	r0, #3
   81266:	4b15      	ldr	r3, [pc, #84]	; (812bc <na_sendstatus+0xf0>)
   81268:	4798      	blx	r3
		objectinfo[2].theObject = GLASS;
   8126a:	4a15      	ldr	r2, [pc, #84]	; (812c0 <na_sendstatus+0xf4>)
   8126c:	2304      	movs	r3, #4
   8126e:	7313      	strb	r3, [r2, #12]
		objectinfo[2].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   81270:	4b14      	ldr	r3, [pc, #80]	; (812c4 <na_sendstatus+0xf8>)
   81272:	7858      	ldrb	r0, [r3, #1]
   81274:	7899      	ldrb	r1, [r3, #2]
   81276:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   8127a:	81d1      	strh	r1, [r2, #14]
		objectinfo[2].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   8127c:	78d9      	ldrb	r1, [r3, #3]
   8127e:	791b      	ldrb	r3, [r3, #4]
   81280:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   81284:	8213      	strh	r3, [r2, #16]
		break;
   81286:	bd08      	pop	{r3, pc}
		
		//Boxgal info
		case BOXGOALXY:
		send_package(BOXGOALXY,TWI_SLAVE_NAVIGERING);
   81288:	2055      	movs	r0, #85	; 0x55
   8128a:	2103      	movs	r1, #3
   8128c:	4b09      	ldr	r3, [pc, #36]	; (812b4 <na_sendstatus+0xe8>)
   8128e:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   81290:	2003      	movs	r0, #3
   81292:	4b0a      	ldr	r3, [pc, #40]	; (812bc <na_sendstatus+0xf0>)
   81294:	4798      	blx	r3
		objectinfo[3].theObject = BOXGOALXY;
   81296:	4a0a      	ldr	r2, [pc, #40]	; (812c0 <na_sendstatus+0xf4>)
   81298:	2355      	movs	r3, #85	; 0x55
   8129a:	7493      	strb	r3, [r2, #18]
		objectinfo[3].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   8129c:	4b09      	ldr	r3, [pc, #36]	; (812c4 <na_sendstatus+0xf8>)
   8129e:	7858      	ldrb	r0, [r3, #1]
   812a0:	7899      	ldrb	r1, [r3, #2]
   812a2:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   812a6:	8291      	strh	r1, [r2, #20]
		objectinfo[3].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   812a8:	78d9      	ldrb	r1, [r3, #3]
   812aa:	791b      	ldrb	r3, [r3, #4]
   812ac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   812b0:	82d3      	strh	r3, [r2, #22]
   812b2:	bd08      	pop	{r3, pc}
   812b4:	000810ad 	.word	0x000810ad
   812b8:	00080d25 	.word	0x00080d25
   812bc:	00081155 	.word	0x00081155
   812c0:	20078d3c 	.word	0x20078d3c
   812c4:	20078c78 	.word	0x20078c78

000812c8 <pa_sendstatus>:
	}
	

}

void pa_sendstatus(TwiCmd twi_state, uint8_t underState){
   812c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (twi_state){
   812cc:	3820      	subs	r0, #32
   812ce:	2805      	cmp	r0, #5
   812d0:	d86d      	bhi.n	813ae <pa_sendstatus+0xe6>
   812d2:	e8df f000 	tbb	[pc, r0]
   812d6:	3003      	.short	0x3003
   812d8:	68556236 	.word	0x68556236
		//Hmtar information om pbyggnaden
		case TWI_CMD_ARM_INIT:
		send_data_pab[1] = TWI_CMD_ARM_REQ_BOX_INFO;
   812dc:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 813c4 <pa_sendstatus+0xfc>
   812e0:	2402      	movs	r4, #2
   812e2:	f889 4001 	strb.w	r4, [r9, #1]
		send_package(TWI_CMD_ARM_INIT,TWI_SLAVE_PABYGGNAD);
   812e6:	2020      	movs	r0, #32
   812e8:	4621      	mov	r1, r4
   812ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 813c0 <pa_sendstatus+0xf8>
   812ee:	47c0      	blx	r8
		receive_package(TWI_SLAVE_PABYGGNAD);
   812f0:	4620      	mov	r0, r4
   812f2:	4f30      	ldr	r7, [pc, #192]	; (813b4 <pa_sendstatus+0xec>)
   812f4:	47b8      	blx	r7
		arminformation.boxDistance		=  data_received_pab[1];
   812f6:	4d30      	ldr	r5, [pc, #192]	; (813b8 <pa_sendstatus+0xf0>)
   812f8:	4e30      	ldr	r6, [pc, #192]	; (813bc <pa_sendstatus+0xf4>)
   812fa:	7873      	ldrb	r3, [r6, #1]
   812fc:	702b      	strb	r3, [r5, #0]
		arminformation.boxAngle			=  data_received_pab[2];
   812fe:	78b3      	ldrb	r3, [r6, #2]
   81300:	706b      	strb	r3, [r5, #1]
		send_data_pab[1] = TWI_CMD_ARM_REQ_OBJ_INFO;
   81302:	2303      	movs	r3, #3
   81304:	f889 3001 	strb.w	r3, [r9, #1]
		send_package(TWI_CMD_ARM_INIT, TWI_SLAVE_PABYGGNAD);
   81308:	2020      	movs	r0, #32
   8130a:	4621      	mov	r1, r4
   8130c:	47c0      	blx	r8
		receive_package(TWI_SLAVE_PABYGGNAD);
   8130e:	4620      	mov	r0, r4
   81310:	47b8      	blx	r7
		arminformation.objectDistance	=	data_received_pab[1];
   81312:	7873      	ldrb	r3, [r6, #1]
   81314:	70ab      	strb	r3, [r5, #2]
		arminformation.objectAngle		=	data_received_pab[2];
   81316:	78b3      	ldrb	r3, [r6, #2]
   81318:	70eb      	strb	r3, [r5, #3]
		send_data_pab[1] = TWI_CMD_ARM_REQ_COLLECT_INFO;
   8131a:	2304      	movs	r3, #4
   8131c:	f889 3001 	strb.w	r3, [r9, #1]
		send_package(TWI_CMD_ARM_INIT,TWI_SLAVE_PABYGGNAD);
   81320:	2020      	movs	r0, #32
   81322:	4621      	mov	r1, r4
   81324:	47c0      	blx	r8
		receive_package(TWI_SLAVE_PABYGGNAD);
   81326:	4620      	mov	r0, r4
   81328:	47b8      	blx	r7
		arminformation.collectAll		= data_received_pab[1];
   8132a:	7873      	ldrb	r3, [r6, #1]
   8132c:	712b      	strb	r3, [r5, #4]
		arminformation.hasData			= data_received_pab[2];
   8132e:	78b3      	ldrb	r3, [r6, #2]
   81330:	716b      	strb	r3, [r5, #5]
		break;
   81332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_DROPOFF_START:
		send_package(TWI_CMD_DROPOFF_START,TWI_SLAVE_PABYGGNAD);
   81336:	2021      	movs	r0, #33	; 0x21
   81338:	2102      	movs	r1, #2
   8133a:	4b21      	ldr	r3, [pc, #132]	; (813c0 <pa_sendstatus+0xf8>)
   8133c:	4798      	blx	r3
		break;
   8133e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_PICKUP_START:
		if(underState == SOCK){
   81342:	2902      	cmp	r1, #2
   81344:	d106      	bne.n	81354 <pa_sendstatus+0x8c>
			send_data_pab[1] = SOCK;
   81346:	4b1f      	ldr	r3, [pc, #124]	; (813c4 <pa_sendstatus+0xfc>)
   81348:	7059      	strb	r1, [r3, #1]
			send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   8134a:	2022      	movs	r0, #34	; 0x22
   8134c:	4b1c      	ldr	r3, [pc, #112]	; (813c0 <pa_sendstatus+0xf8>)
   8134e:	4798      	blx	r3
   81350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}else if(underState == SQUARE){
   81354:	2903      	cmp	r1, #3
   81356:	d108      	bne.n	8136a <pa_sendstatus+0xa2>
			send_data_pab[1] = SQUARE;
   81358:	2203      	movs	r2, #3
   8135a:	4b1a      	ldr	r3, [pc, #104]	; (813c4 <pa_sendstatus+0xfc>)
   8135c:	705a      	strb	r2, [r3, #1]
			send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   8135e:	2022      	movs	r0, #34	; 0x22
   81360:	2102      	movs	r1, #2
   81362:	4b17      	ldr	r3, [pc, #92]	; (813c0 <pa_sendstatus+0xf8>)
   81364:	4798      	blx	r3
   81366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}else if(underState == GLASS){
   8136a:	2904      	cmp	r1, #4
   8136c:	d11f      	bne.n	813ae <pa_sendstatus+0xe6>
			send_data_pab[1] = GLASS;
   8136e:	2204      	movs	r2, #4
   81370:	4b14      	ldr	r3, [pc, #80]	; (813c4 <pa_sendstatus+0xfc>)
   81372:	705a      	strb	r2, [r3, #1]
			send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   81374:	2022      	movs	r0, #34	; 0x22
   81376:	2102      	movs	r1, #2
   81378:	4b11      	ldr	r3, [pc, #68]	; (813c0 <pa_sendstatus+0xf8>)
   8137a:	4798      	blx	r3
   8137c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
		break;
		
		case TWI_CMD_PICKUP_STATUS:
		send_package(TWI_CMD_PICKUP_STATUS,TWI_SLAVE_PABYGGNAD);
   81380:	2024      	movs	r0, #36	; 0x24
   81382:	2102      	movs	r1, #2
   81384:	4b0e      	ldr	r3, [pc, #56]	; (813c0 <pa_sendstatus+0xf8>)
   81386:	4798      	blx	r3
		delay_ms(10);
   81388:	f64e 2060 	movw	r0, #60000	; 0xea60
   8138c:	4b0e      	ldr	r3, [pc, #56]	; (813c8 <pa_sendstatus+0x100>)
   8138e:	4798      	blx	r3
		receive_package(TWI_SLAVE_PABYGGNAD);
   81390:	2002      	movs	r0, #2
   81392:	4b08      	ldr	r3, [pc, #32]	; (813b4 <pa_sendstatus+0xec>)
   81394:	4798      	blx	r3
		break;
   81396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_DROPOFF_STATUS:
		send_package(TWI_CMD_DROPOFF_STATUS,TWI_SLAVE_PABYGGNAD);
   8139a:	2023      	movs	r0, #35	; 0x23
   8139c:	2102      	movs	r1, #2
   8139e:	4b08      	ldr	r3, [pc, #32]	; (813c0 <pa_sendstatus+0xf8>)
   813a0:	4798      	blx	r3
		break;
   813a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_ERROR:
		send_package(TWI_CMD_ERROR,TWI_SLAVE_PABYGGNAD);
   813a6:	2025      	movs	r0, #37	; 0x25
   813a8:	2102      	movs	r1, #2
   813aa:	4b05      	ldr	r3, [pc, #20]	; (813c0 <pa_sendstatus+0xf8>)
   813ac:	4798      	blx	r3
   813ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   813b2:	bf00      	nop
   813b4:	00081155 	.word	0x00081155
   813b8:	20078d54 	.word	0x20078d54
   813bc:	20078c74 	.word	0x20078c74
   813c0:	000810ad 	.word	0x000810ad
   813c4:	20078c6c 	.word	0x20078c6c
   813c8:	20070001 	.word	0x20070001

000813cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   813cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   813d0:	460e      	mov	r6, r1
   813d2:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   813d4:	3801      	subs	r0, #1
   813d6:	2802      	cmp	r0, #2
   813d8:	d80f      	bhi.n	813fa <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   813da:	b192      	cbz	r2, 81402 <_write+0x36>
   813dc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   813de:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8141c <_write+0x50>
   813e2:	4f0d      	ldr	r7, [pc, #52]	; (81418 <_write+0x4c>)
   813e4:	f8d8 0000 	ldr.w	r0, [r8]
   813e8:	5d31      	ldrb	r1, [r6, r4]
   813ea:	683b      	ldr	r3, [r7, #0]
   813ec:	4798      	blx	r3
   813ee:	2800      	cmp	r0, #0
   813f0:	db0a      	blt.n	81408 <_write+0x3c>
			return -1;
		}
		++nChars;
   813f2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   813f4:	42a5      	cmp	r5, r4
   813f6:	d1f5      	bne.n	813e4 <_write+0x18>
   813f8:	e00a      	b.n	81410 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   813fa:	f04f 30ff 	mov.w	r0, #4294967295
   813fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81402:	2000      	movs	r0, #0
   81404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81408:	f04f 30ff 	mov.w	r0, #4294967295
   8140c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81410:	4620      	mov	r0, r4
	}
	return nChars;
}
   81412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81416:	bf00      	nop
   81418:	20078d5c 	.word	0x20078d5c
   8141c:	20078d60 	.word	0x20078d60

00081420 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81424:	b083      	sub	sp, #12
   81426:	4605      	mov	r5, r0
	while (len) {
   81428:	4690      	mov	r8, r2
   8142a:	2a00      	cmp	r2, #0
   8142c:	d047      	beq.n	814be <usart_serial_read_packet+0x9e>
   8142e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81430:	4f25      	ldr	r7, [pc, #148]	; (814c8 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   81432:	4c26      	ldr	r4, [pc, #152]	; (814cc <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81434:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 814e0 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   81438:	f8df b094 	ldr.w	fp, [pc, #148]	; 814d0 <usart_serial_read_packet+0xb0>
   8143c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   81440:	2300      	movs	r3, #0
   81442:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81444:	4b22      	ldr	r3, [pc, #136]	; (814d0 <usart_serial_read_packet+0xb0>)
   81446:	429d      	cmp	r5, r3
   81448:	d106      	bne.n	81458 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   8144a:	4658      	mov	r0, fp
   8144c:	4649      	mov	r1, r9
   8144e:	4b21      	ldr	r3, [pc, #132]	; (814d4 <usart_serial_read_packet+0xb4>)
   81450:	4798      	blx	r3
   81452:	2800      	cmp	r0, #0
   81454:	d1f9      	bne.n	8144a <usart_serial_read_packet+0x2a>
   81456:	e019      	b.n	8148c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81458:	4b1f      	ldr	r3, [pc, #124]	; (814d8 <usart_serial_read_packet+0xb8>)
   8145a:	429d      	cmp	r5, r3
   8145c:	d109      	bne.n	81472 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8145e:	4699      	mov	r9, r3
   81460:	4648      	mov	r0, r9
   81462:	a901      	add	r1, sp, #4
   81464:	47a0      	blx	r4
   81466:	2800      	cmp	r0, #0
   81468:	d1fa      	bne.n	81460 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   8146a:	9b01      	ldr	r3, [sp, #4]
   8146c:	f806 3c01 	strb.w	r3, [r6, #-1]
   81470:	e017      	b.n	814a2 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81472:	4b1a      	ldr	r3, [pc, #104]	; (814dc <usart_serial_read_packet+0xbc>)
   81474:	429d      	cmp	r5, r3
   81476:	d109      	bne.n	8148c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81478:	4699      	mov	r9, r3
   8147a:	4648      	mov	r0, r9
   8147c:	a901      	add	r1, sp, #4
   8147e:	47a0      	blx	r4
   81480:	2800      	cmp	r0, #0
   81482:	d1fa      	bne.n	8147a <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81484:	9b01      	ldr	r3, [sp, #4]
   81486:	f806 3c01 	strb.w	r3, [r6, #-1]
   8148a:	e014      	b.n	814b6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8148c:	4555      	cmp	r5, sl
   8148e:	d108      	bne.n	814a2 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   81490:	4650      	mov	r0, sl
   81492:	a901      	add	r1, sp, #4
   81494:	47a0      	blx	r4
   81496:	2800      	cmp	r0, #0
   81498:	d1fa      	bne.n	81490 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   8149a:	9b01      	ldr	r3, [sp, #4]
   8149c:	f806 3c01 	strb.w	r3, [r6, #-1]
   814a0:	e009      	b.n	814b6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   814a2:	42bd      	cmp	r5, r7
   814a4:	d107      	bne.n	814b6 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   814a6:	4638      	mov	r0, r7
   814a8:	a901      	add	r1, sp, #4
   814aa:	47a0      	blx	r4
   814ac:	2800      	cmp	r0, #0
   814ae:	d1fa      	bne.n	814a6 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   814b0:	9b01      	ldr	r3, [sp, #4]
   814b2:	f806 3c01 	strb.w	r3, [r6, #-1]
   814b6:	3601      	adds	r6, #1
   814b8:	f1b8 0801 	subs.w	r8, r8, #1
   814bc:	d1be      	bne.n	8143c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   814be:	2000      	movs	r0, #0
   814c0:	b003      	add	sp, #12
   814c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   814c6:	bf00      	nop
   814c8:	400a4000 	.word	0x400a4000
   814cc:	000804b5 	.word	0x000804b5
   814d0:	400e0800 	.word	0x400e0800
   814d4:	0008152d 	.word	0x0008152d
   814d8:	40098000 	.word	0x40098000
   814dc:	4009c000 	.word	0x4009c000
   814e0:	400a0000 	.word	0x400a0000

000814e4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   814e4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   814e6:	23ac      	movs	r3, #172	; 0xac
   814e8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   814ea:	680a      	ldr	r2, [r1, #0]
   814ec:	684b      	ldr	r3, [r1, #4]
   814ee:	fbb2 f3f3 	udiv	r3, r2, r3
   814f2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   814f4:	1e5c      	subs	r4, r3, #1
   814f6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   814fa:	4294      	cmp	r4, r2
   814fc:	d80a      	bhi.n	81514 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   814fe:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81500:	688b      	ldr	r3, [r1, #8]
   81502:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81504:	f240 2302 	movw	r3, #514	; 0x202
   81508:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8150c:	2350      	movs	r3, #80	; 0x50
   8150e:	6003      	str	r3, [r0, #0]

	return 0;
   81510:	2000      	movs	r0, #0
   81512:	e000      	b.n	81516 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81514:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81516:	f85d 4b04 	ldr.w	r4, [sp], #4
   8151a:	4770      	bx	lr

0008151c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8151c:	6943      	ldr	r3, [r0, #20]
   8151e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81522:	bf1a      	itte	ne
   81524:	61c1      	strne	r1, [r0, #28]
	return 0;
   81526:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81528:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8152a:	4770      	bx	lr

0008152c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8152c:	6943      	ldr	r3, [r0, #20]
   8152e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81532:	bf1d      	ittte	ne
   81534:	6983      	ldrne	r3, [r0, #24]
   81536:	700b      	strbne	r3, [r1, #0]
	return 0;
   81538:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8153a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8153c:	4770      	bx	lr
   8153e:	bf00      	nop

00081540 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81540:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81542:	480e      	ldr	r0, [pc, #56]	; (8157c <sysclk_init+0x3c>)
   81544:	4b0e      	ldr	r3, [pc, #56]	; (81580 <sysclk_init+0x40>)
   81546:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81548:	2000      	movs	r0, #0
   8154a:	213e      	movs	r1, #62	; 0x3e
   8154c:	4b0d      	ldr	r3, [pc, #52]	; (81584 <sysclk_init+0x44>)
   8154e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81550:	4c0d      	ldr	r4, [pc, #52]	; (81588 <sysclk_init+0x48>)
   81552:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81554:	2800      	cmp	r0, #0
   81556:	d0fc      	beq.n	81552 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81558:	4b0c      	ldr	r3, [pc, #48]	; (8158c <sysclk_init+0x4c>)
   8155a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8155c:	4a0c      	ldr	r2, [pc, #48]	; (81590 <sysclk_init+0x50>)
   8155e:	4b0d      	ldr	r3, [pc, #52]	; (81594 <sysclk_init+0x54>)
   81560:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81562:	4c0d      	ldr	r4, [pc, #52]	; (81598 <sysclk_init+0x58>)
   81564:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81566:	2800      	cmp	r0, #0
   81568:	d0fc      	beq.n	81564 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8156a:	2010      	movs	r0, #16
   8156c:	4b0b      	ldr	r3, [pc, #44]	; (8159c <sysclk_init+0x5c>)
   8156e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81570:	4b0b      	ldr	r3, [pc, #44]	; (815a0 <sysclk_init+0x60>)
   81572:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81574:	4801      	ldr	r0, [pc, #4]	; (8157c <sysclk_init+0x3c>)
   81576:	4b02      	ldr	r3, [pc, #8]	; (81580 <sysclk_init+0x40>)
   81578:	4798      	blx	r3
   8157a:	bd10      	pop	{r4, pc}
   8157c:	0501bd00 	.word	0x0501bd00
   81580:	200700b1 	.word	0x200700b1
   81584:	00081969 	.word	0x00081969
   81588:	000819bd 	.word	0x000819bd
   8158c:	000819cd 	.word	0x000819cd
   81590:	200d3f01 	.word	0x200d3f01
   81594:	400e0600 	.word	0x400e0600
   81598:	000819dd 	.word	0x000819dd
   8159c:	00081905 	.word	0x00081905
   815a0:	00081af9 	.word	0x00081af9

000815a4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   815a4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   815a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   815aa:	4b1f      	ldr	r3, [pc, #124]	; (81628 <board_init+0x84>)
   815ac:	605a      	str	r2, [r3, #4]
   815ae:	200b      	movs	r0, #11
   815b0:	4c1e      	ldr	r4, [pc, #120]	; (8162c <board_init+0x88>)
   815b2:	47a0      	blx	r4
   815b4:	200c      	movs	r0, #12
   815b6:	47a0      	blx	r4
   815b8:	200d      	movs	r0, #13
   815ba:	47a0      	blx	r4
   815bc:	200e      	movs	r0, #14
   815be:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   815c0:	203b      	movs	r0, #59	; 0x3b
   815c2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   815c6:	4c1a      	ldr	r4, [pc, #104]	; (81630 <board_init+0x8c>)
   815c8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   815ca:	2055      	movs	r0, #85	; 0x55
   815cc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   815d0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   815d2:	2056      	movs	r0, #86	; 0x56
   815d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   815d8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   815da:	2068      	movs	r0, #104	; 0x68
   815dc:	4915      	ldr	r1, [pc, #84]	; (81634 <board_init+0x90>)
   815de:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   815e0:	205c      	movs	r0, #92	; 0x5c
   815e2:	4915      	ldr	r1, [pc, #84]	; (81638 <board_init+0x94>)
   815e4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   815e6:	4815      	ldr	r0, [pc, #84]	; (8163c <board_init+0x98>)
   815e8:	f44f 7140 	mov.w	r1, #768	; 0x300
   815ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   815f0:	4b13      	ldr	r3, [pc, #76]	; (81640 <board_init+0x9c>)
   815f2:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   815f4:	2011      	movs	r0, #17
   815f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   815fa:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   815fc:	2012      	movs	r0, #18
   815fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81602:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_TWI1
	gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
   81604:	202c      	movs	r0, #44	; 0x2c
   81606:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8160a:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
   8160c:	202d      	movs	r0, #45	; 0x2d
   8160e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81612:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81614:	202b      	movs	r0, #43	; 0x2b
   81616:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8161a:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8161c:	202a      	movs	r0, #42	; 0x2a
   8161e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81622:	47a0      	blx	r4
   81624:	bd10      	pop	{r4, pc}
   81626:	bf00      	nop
   81628:	400e1a50 	.word	0x400e1a50
   8162c:	000819ed 	.word	0x000819ed
   81630:	000816e9 	.word	0x000816e9
   81634:	28000079 	.word	0x28000079
   81638:	28000001 	.word	0x28000001
   8163c:	400e0e00 	.word	0x400e0e00
   81640:	000817bd 	.word	0x000817bd

00081644 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81644:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81646:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8164a:	d016      	beq.n	8167a <pio_set_peripheral+0x36>
   8164c:	d804      	bhi.n	81658 <pio_set_peripheral+0x14>
   8164e:	b1c1      	cbz	r1, 81682 <pio_set_peripheral+0x3e>
   81650:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81654:	d00a      	beq.n	8166c <pio_set_peripheral+0x28>
   81656:	e013      	b.n	81680 <pio_set_peripheral+0x3c>
   81658:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8165c:	d011      	beq.n	81682 <pio_set_peripheral+0x3e>
   8165e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81662:	d00e      	beq.n	81682 <pio_set_peripheral+0x3e>
   81664:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81668:	d10a      	bne.n	81680 <pio_set_peripheral+0x3c>
   8166a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8166c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8166e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81670:	400b      	ands	r3, r1
   81672:	ea23 0302 	bic.w	r3, r3, r2
   81676:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81678:	e002      	b.n	81680 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8167a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8167c:	4313      	orrs	r3, r2
   8167e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81680:	6042      	str	r2, [r0, #4]
   81682:	4770      	bx	lr

00081684 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81684:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81686:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8168a:	bf14      	ite	ne
   8168c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8168e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81690:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81694:	bf14      	ite	ne
   81696:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81698:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8169a:	f012 0f02 	tst.w	r2, #2
   8169e:	d002      	beq.n	816a6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   816a0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   816a4:	e004      	b.n	816b0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   816a6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   816aa:	bf18      	it	ne
   816ac:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   816b0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   816b2:	6001      	str	r1, [r0, #0]
   816b4:	4770      	bx	lr
   816b6:	bf00      	nop

000816b8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   816b8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   816ba:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   816bc:	9c01      	ldr	r4, [sp, #4]
   816be:	b10c      	cbz	r4, 816c4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   816c0:	6641      	str	r1, [r0, #100]	; 0x64
   816c2:	e000      	b.n	816c6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   816c4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   816c6:	b10b      	cbz	r3, 816cc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   816c8:	6501      	str	r1, [r0, #80]	; 0x50
   816ca:	e000      	b.n	816ce <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   816cc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   816ce:	b10a      	cbz	r2, 816d4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   816d0:	6301      	str	r1, [r0, #48]	; 0x30
   816d2:	e000      	b.n	816d6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   816d4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   816d6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   816d8:	6001      	str	r1, [r0, #0]
}
   816da:	f85d 4b04 	ldr.w	r4, [sp], #4
   816de:	4770      	bx	lr

000816e0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   816e0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   816e2:	4770      	bx	lr

000816e4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   816e4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   816e6:	4770      	bx	lr

000816e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   816e8:	b570      	push	{r4, r5, r6, lr}
   816ea:	b082      	sub	sp, #8
   816ec:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   816ee:	0944      	lsrs	r4, r0, #5
   816f0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   816f4:	f204 7407 	addw	r4, r4, #1799	; 0x707
   816f8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   816fa:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   816fe:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   81702:	d030      	beq.n	81766 <pio_configure_pin+0x7e>
   81704:	d806      	bhi.n	81714 <pio_configure_pin+0x2c>
   81706:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8170a:	d00a      	beq.n	81722 <pio_configure_pin+0x3a>
   8170c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81710:	d018      	beq.n	81744 <pio_configure_pin+0x5c>
   81712:	e049      	b.n	817a8 <pio_configure_pin+0xc0>
   81714:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81718:	d030      	beq.n	8177c <pio_configure_pin+0x94>
   8171a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8171e:	d02d      	beq.n	8177c <pio_configure_pin+0x94>
   81720:	e042      	b.n	817a8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81722:	f000 001f 	and.w	r0, r0, #31
   81726:	2401      	movs	r4, #1
   81728:	4084      	lsls	r4, r0
   8172a:	4630      	mov	r0, r6
   8172c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81730:	4622      	mov	r2, r4
   81732:	4b1f      	ldr	r3, [pc, #124]	; (817b0 <pio_configure_pin+0xc8>)
   81734:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81736:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8173a:	bf14      	ite	ne
   8173c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8173e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81740:	2001      	movs	r0, #1
   81742:	e032      	b.n	817aa <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81744:	f000 001f 	and.w	r0, r0, #31
   81748:	2401      	movs	r4, #1
   8174a:	4084      	lsls	r4, r0
   8174c:	4630      	mov	r0, r6
   8174e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81752:	4622      	mov	r2, r4
   81754:	4b16      	ldr	r3, [pc, #88]	; (817b0 <pio_configure_pin+0xc8>)
   81756:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81758:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8175c:	bf14      	ite	ne
   8175e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81760:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81762:	2001      	movs	r0, #1
   81764:	e021      	b.n	817aa <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81766:	f000 011f 	and.w	r1, r0, #31
   8176a:	2401      	movs	r4, #1
   8176c:	4630      	mov	r0, r6
   8176e:	fa04 f101 	lsl.w	r1, r4, r1
   81772:	462a      	mov	r2, r5
   81774:	4b0f      	ldr	r3, [pc, #60]	; (817b4 <pio_configure_pin+0xcc>)
   81776:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81778:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8177a:	e016      	b.n	817aa <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8177c:	f000 011f 	and.w	r1, r0, #31
   81780:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81782:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81786:	ea05 0304 	and.w	r3, r5, r4
   8178a:	9300      	str	r3, [sp, #0]
   8178c:	4630      	mov	r0, r6
   8178e:	fa04 f101 	lsl.w	r1, r4, r1
   81792:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81796:	bf14      	ite	ne
   81798:	2200      	movne	r2, #0
   8179a:	2201      	moveq	r2, #1
   8179c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   817a0:	4d05      	ldr	r5, [pc, #20]	; (817b8 <pio_configure_pin+0xd0>)
   817a2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   817a4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   817a6:	e000      	b.n	817aa <pio_configure_pin+0xc2>

	default:
		return 0;
   817a8:	2000      	movs	r0, #0
	}

	return 1;
}
   817aa:	b002      	add	sp, #8
   817ac:	bd70      	pop	{r4, r5, r6, pc}
   817ae:	bf00      	nop
   817b0:	00081645 	.word	0x00081645
   817b4:	00081685 	.word	0x00081685
   817b8:	000816b9 	.word	0x000816b9

000817bc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   817bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   817be:	b083      	sub	sp, #12
   817c0:	4607      	mov	r7, r0
   817c2:	460e      	mov	r6, r1
   817c4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   817c6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   817ca:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   817ce:	d026      	beq.n	8181e <pio_configure_pin_group+0x62>
   817d0:	d806      	bhi.n	817e0 <pio_configure_pin_group+0x24>
   817d2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   817d6:	d00a      	beq.n	817ee <pio_configure_pin_group+0x32>
   817d8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   817dc:	d013      	beq.n	81806 <pio_configure_pin_group+0x4a>
   817de:	e034      	b.n	8184a <pio_configure_pin_group+0x8e>
   817e0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   817e4:	d01f      	beq.n	81826 <pio_configure_pin_group+0x6a>
   817e6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   817ea:	d01c      	beq.n	81826 <pio_configure_pin_group+0x6a>
   817ec:	e02d      	b.n	8184a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   817ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   817f2:	4632      	mov	r2, r6
   817f4:	4b16      	ldr	r3, [pc, #88]	; (81850 <pio_configure_pin_group+0x94>)
   817f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   817f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   817fc:	bf14      	ite	ne
   817fe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81800:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81802:	2001      	movs	r0, #1
   81804:	e022      	b.n	8184c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81806:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8180a:	4632      	mov	r2, r6
   8180c:	4b10      	ldr	r3, [pc, #64]	; (81850 <pio_configure_pin_group+0x94>)
   8180e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81810:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81814:	bf14      	ite	ne
   81816:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81818:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8181a:	2001      	movs	r0, #1
   8181c:	e016      	b.n	8184c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8181e:	4b0d      	ldr	r3, [pc, #52]	; (81854 <pio_configure_pin_group+0x98>)
   81820:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81822:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81824:	e012      	b.n	8184c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81826:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8182a:	f005 0301 	and.w	r3, r5, #1
   8182e:	9300      	str	r3, [sp, #0]
   81830:	4638      	mov	r0, r7
   81832:	4631      	mov	r1, r6
   81834:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81838:	bf14      	ite	ne
   8183a:	2200      	movne	r2, #0
   8183c:	2201      	moveq	r2, #1
   8183e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81842:	4c05      	ldr	r4, [pc, #20]	; (81858 <pio_configure_pin_group+0x9c>)
   81844:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81846:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81848:	e000      	b.n	8184c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8184a:	2000      	movs	r0, #0
	}

	return 1;
}
   8184c:	b003      	add	sp, #12
   8184e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81850:	00081645 	.word	0x00081645
   81854:	00081685 	.word	0x00081685
   81858:	000816b9 	.word	0x000816b9

0008185c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8185c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81860:	4604      	mov	r4, r0
   81862:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81864:	4b10      	ldr	r3, [pc, #64]	; (818a8 <pio_handler_process+0x4c>)
   81866:	4798      	blx	r3
   81868:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8186a:	4620      	mov	r0, r4
   8186c:	4b0f      	ldr	r3, [pc, #60]	; (818ac <pio_handler_process+0x50>)
   8186e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81870:	4005      	ands	r5, r0
   81872:	d017      	beq.n	818a4 <pio_handler_process+0x48>
   81874:	4f0e      	ldr	r7, [pc, #56]	; (818b0 <pio_handler_process+0x54>)
   81876:	f107 040c 	add.w	r4, r7, #12
   8187a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8187c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   81880:	42b3      	cmp	r3, r6
   81882:	d10a      	bne.n	8189a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81884:	f854 1c08 	ldr.w	r1, [r4, #-8]
   81888:	4229      	tst	r1, r5
   8188a:	d006      	beq.n	8189a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8188c:	6823      	ldr	r3, [r4, #0]
   8188e:	4630      	mov	r0, r6
   81890:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81892:	f854 3c08 	ldr.w	r3, [r4, #-8]
   81896:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8189a:	42bc      	cmp	r4, r7
   8189c:	d002      	beq.n	818a4 <pio_handler_process+0x48>
   8189e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   818a0:	2d00      	cmp	r5, #0
   818a2:	d1eb      	bne.n	8187c <pio_handler_process+0x20>
   818a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   818a8:	000816e1 	.word	0x000816e1
   818ac:	000816e5 	.word	0x000816e5
   818b0:	20078c80 	.word	0x20078c80

000818b4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   818b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   818b6:	4802      	ldr	r0, [pc, #8]	; (818c0 <PIOA_Handler+0xc>)
   818b8:	210b      	movs	r1, #11
   818ba:	4b02      	ldr	r3, [pc, #8]	; (818c4 <PIOA_Handler+0x10>)
   818bc:	4798      	blx	r3
   818be:	bd08      	pop	{r3, pc}
   818c0:	400e0e00 	.word	0x400e0e00
   818c4:	0008185d 	.word	0x0008185d

000818c8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   818c8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   818ca:	4802      	ldr	r0, [pc, #8]	; (818d4 <PIOB_Handler+0xc>)
   818cc:	210c      	movs	r1, #12
   818ce:	4b02      	ldr	r3, [pc, #8]	; (818d8 <PIOB_Handler+0x10>)
   818d0:	4798      	blx	r3
   818d2:	bd08      	pop	{r3, pc}
   818d4:	400e1000 	.word	0x400e1000
   818d8:	0008185d 	.word	0x0008185d

000818dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   818dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   818de:	4802      	ldr	r0, [pc, #8]	; (818e8 <PIOC_Handler+0xc>)
   818e0:	210d      	movs	r1, #13
   818e2:	4b02      	ldr	r3, [pc, #8]	; (818ec <PIOC_Handler+0x10>)
   818e4:	4798      	blx	r3
   818e6:	bd08      	pop	{r3, pc}
   818e8:	400e1200 	.word	0x400e1200
   818ec:	0008185d 	.word	0x0008185d

000818f0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   818f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   818f2:	4802      	ldr	r0, [pc, #8]	; (818fc <PIOD_Handler+0xc>)
   818f4:	210e      	movs	r1, #14
   818f6:	4b02      	ldr	r3, [pc, #8]	; (81900 <PIOD_Handler+0x10>)
   818f8:	4798      	blx	r3
   818fa:	bd08      	pop	{r3, pc}
   818fc:	400e1400 	.word	0x400e1400
   81900:	0008185d 	.word	0x0008185d

00081904 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81904:	4b17      	ldr	r3, [pc, #92]	; (81964 <pmc_switch_mck_to_pllack+0x60>)
   81906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81908:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8190c:	4310      	orrs	r0, r2
   8190e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81910:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81912:	f013 0f08 	tst.w	r3, #8
   81916:	d109      	bne.n	8192c <pmc_switch_mck_to_pllack+0x28>
   81918:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8191c:	4911      	ldr	r1, [pc, #68]	; (81964 <pmc_switch_mck_to_pllack+0x60>)
   8191e:	e001      	b.n	81924 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81920:	3b01      	subs	r3, #1
   81922:	d019      	beq.n	81958 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81924:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81926:	f012 0f08 	tst.w	r2, #8
   8192a:	d0f9      	beq.n	81920 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8192c:	4b0d      	ldr	r3, [pc, #52]	; (81964 <pmc_switch_mck_to_pllack+0x60>)
   8192e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81930:	f022 0203 	bic.w	r2, r2, #3
   81934:	f042 0202 	orr.w	r2, r2, #2
   81938:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8193a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8193c:	f010 0008 	ands.w	r0, r0, #8
   81940:	d10c      	bne.n	8195c <pmc_switch_mck_to_pllack+0x58>
   81942:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81946:	4907      	ldr	r1, [pc, #28]	; (81964 <pmc_switch_mck_to_pllack+0x60>)
   81948:	e001      	b.n	8194e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8194a:	3b01      	subs	r3, #1
   8194c:	d008      	beq.n	81960 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8194e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81950:	f012 0f08 	tst.w	r2, #8
   81954:	d0f9      	beq.n	8194a <pmc_switch_mck_to_pllack+0x46>
   81956:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81958:	2001      	movs	r0, #1
   8195a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8195c:	2000      	movs	r0, #0
   8195e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81960:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81962:	4770      	bx	lr
   81964:	400e0600 	.word	0x400e0600

00081968 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81968:	b138      	cbz	r0, 8197a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8196a:	4911      	ldr	r1, [pc, #68]	; (819b0 <pmc_switch_mainck_to_xtal+0x48>)
   8196c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8196e:	4a11      	ldr	r2, [pc, #68]	; (819b4 <pmc_switch_mainck_to_xtal+0x4c>)
   81970:	401a      	ands	r2, r3
   81972:	4b11      	ldr	r3, [pc, #68]	; (819b8 <pmc_switch_mainck_to_xtal+0x50>)
   81974:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81976:	620b      	str	r3, [r1, #32]
   81978:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8197a:	4a0d      	ldr	r2, [pc, #52]	; (819b0 <pmc_switch_mainck_to_xtal+0x48>)
   8197c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8197e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81982:	f023 0303 	bic.w	r3, r3, #3
   81986:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8198a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8198e:	0209      	lsls	r1, r1, #8
   81990:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81992:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81994:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81996:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81998:	f013 0f01 	tst.w	r3, #1
   8199c:	d0fb      	beq.n	81996 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8199e:	4a04      	ldr	r2, [pc, #16]	; (819b0 <pmc_switch_mainck_to_xtal+0x48>)
   819a0:	6a13      	ldr	r3, [r2, #32]
   819a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   819a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   819aa:	6213      	str	r3, [r2, #32]
   819ac:	4770      	bx	lr
   819ae:	bf00      	nop
   819b0:	400e0600 	.word	0x400e0600
   819b4:	fec8fffc 	.word	0xfec8fffc
   819b8:	01370002 	.word	0x01370002

000819bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   819bc:	4b02      	ldr	r3, [pc, #8]	; (819c8 <pmc_osc_is_ready_mainck+0xc>)
   819be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   819c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   819c4:	4770      	bx	lr
   819c6:	bf00      	nop
   819c8:	400e0600 	.word	0x400e0600

000819cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   819cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   819d0:	4b01      	ldr	r3, [pc, #4]	; (819d8 <pmc_disable_pllack+0xc>)
   819d2:	629a      	str	r2, [r3, #40]	; 0x28
   819d4:	4770      	bx	lr
   819d6:	bf00      	nop
   819d8:	400e0600 	.word	0x400e0600

000819dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   819dc:	4b02      	ldr	r3, [pc, #8]	; (819e8 <pmc_is_locked_pllack+0xc>)
   819de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   819e0:	f000 0002 	and.w	r0, r0, #2
   819e4:	4770      	bx	lr
   819e6:	bf00      	nop
   819e8:	400e0600 	.word	0x400e0600

000819ec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   819ec:	282c      	cmp	r0, #44	; 0x2c
   819ee:	d820      	bhi.n	81a32 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   819f0:	281f      	cmp	r0, #31
   819f2:	d80d      	bhi.n	81a10 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   819f4:	4b12      	ldr	r3, [pc, #72]	; (81a40 <pmc_enable_periph_clk+0x54>)
   819f6:	699a      	ldr	r2, [r3, #24]
   819f8:	2301      	movs	r3, #1
   819fa:	4083      	lsls	r3, r0
   819fc:	401a      	ands	r2, r3
   819fe:	4293      	cmp	r3, r2
   81a00:	d019      	beq.n	81a36 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   81a02:	2301      	movs	r3, #1
   81a04:	fa03 f000 	lsl.w	r0, r3, r0
   81a08:	4b0d      	ldr	r3, [pc, #52]	; (81a40 <pmc_enable_periph_clk+0x54>)
   81a0a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81a0c:	2000      	movs	r0, #0
   81a0e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81a10:	4b0b      	ldr	r3, [pc, #44]	; (81a40 <pmc_enable_periph_clk+0x54>)
   81a12:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   81a16:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81a18:	2301      	movs	r3, #1
   81a1a:	4083      	lsls	r3, r0
   81a1c:	401a      	ands	r2, r3
   81a1e:	4293      	cmp	r3, r2
   81a20:	d00b      	beq.n	81a3a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   81a22:	2301      	movs	r3, #1
   81a24:	fa03 f000 	lsl.w	r0, r3, r0
   81a28:	4b05      	ldr	r3, [pc, #20]	; (81a40 <pmc_enable_periph_clk+0x54>)
   81a2a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81a2e:	2000      	movs	r0, #0
   81a30:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81a32:	2001      	movs	r0, #1
   81a34:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81a36:	2000      	movs	r0, #0
   81a38:	4770      	bx	lr
   81a3a:	2000      	movs	r0, #0
}
   81a3c:	4770      	bx	lr
   81a3e:	bf00      	nop
   81a40:	400e0600 	.word	0x400e0600

00081a44 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81a44:	e7fe      	b.n	81a44 <Dummy_Handler>
   81a46:	bf00      	nop

00081a48 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81a48:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81a4a:	4b1e      	ldr	r3, [pc, #120]	; (81ac4 <Reset_Handler+0x7c>)
   81a4c:	4a1e      	ldr	r2, [pc, #120]	; (81ac8 <Reset_Handler+0x80>)
   81a4e:	429a      	cmp	r2, r3
   81a50:	d003      	beq.n	81a5a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81a52:	4b1e      	ldr	r3, [pc, #120]	; (81acc <Reset_Handler+0x84>)
   81a54:	4a1b      	ldr	r2, [pc, #108]	; (81ac4 <Reset_Handler+0x7c>)
   81a56:	429a      	cmp	r2, r3
   81a58:	d304      	bcc.n	81a64 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81a5a:	4b1d      	ldr	r3, [pc, #116]	; (81ad0 <Reset_Handler+0x88>)
   81a5c:	4a1d      	ldr	r2, [pc, #116]	; (81ad4 <Reset_Handler+0x8c>)
   81a5e:	429a      	cmp	r2, r3
   81a60:	d30f      	bcc.n	81a82 <Reset_Handler+0x3a>
   81a62:	e01a      	b.n	81a9a <Reset_Handler+0x52>
   81a64:	4b1c      	ldr	r3, [pc, #112]	; (81ad8 <Reset_Handler+0x90>)
   81a66:	4c1d      	ldr	r4, [pc, #116]	; (81adc <Reset_Handler+0x94>)
   81a68:	1ae4      	subs	r4, r4, r3
   81a6a:	f024 0403 	bic.w	r4, r4, #3
   81a6e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81a70:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   81a72:	4814      	ldr	r0, [pc, #80]	; (81ac4 <Reset_Handler+0x7c>)
   81a74:	4914      	ldr	r1, [pc, #80]	; (81ac8 <Reset_Handler+0x80>)
   81a76:	585a      	ldr	r2, [r3, r1]
   81a78:	501a      	str	r2, [r3, r0]
   81a7a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81a7c:	42a3      	cmp	r3, r4
   81a7e:	d1fa      	bne.n	81a76 <Reset_Handler+0x2e>
   81a80:	e7eb      	b.n	81a5a <Reset_Handler+0x12>
   81a82:	4b17      	ldr	r3, [pc, #92]	; (81ae0 <Reset_Handler+0x98>)
   81a84:	4917      	ldr	r1, [pc, #92]	; (81ae4 <Reset_Handler+0x9c>)
   81a86:	1ac9      	subs	r1, r1, r3
   81a88:	f021 0103 	bic.w	r1, r1, #3
   81a8c:	1d1a      	adds	r2, r3, #4
   81a8e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81a90:	2200      	movs	r2, #0
   81a92:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81a96:	428b      	cmp	r3, r1
   81a98:	d1fb      	bne.n	81a92 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81a9a:	4a13      	ldr	r2, [pc, #76]	; (81ae8 <Reset_Handler+0xa0>)
   81a9c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81aa0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81aa4:	4911      	ldr	r1, [pc, #68]	; (81aec <Reset_Handler+0xa4>)
   81aa6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81aa8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81aac:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81ab0:	d203      	bcs.n	81aba <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81ab2:	688a      	ldr	r2, [r1, #8]
   81ab4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81ab8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81aba:	4b0d      	ldr	r3, [pc, #52]	; (81af0 <Reset_Handler+0xa8>)
   81abc:	4798      	blx	r3

	/* Branch to main function */
	main();
   81abe:	4b0d      	ldr	r3, [pc, #52]	; (81af4 <Reset_Handler+0xac>)
   81ac0:	4798      	blx	r3
   81ac2:	e7fe      	b.n	81ac2 <Reset_Handler+0x7a>
   81ac4:	20070000 	.word	0x20070000
   81ac8:	00088548 	.word	0x00088548
   81acc:	20070a3c 	.word	0x20070a3c
   81ad0:	20078d68 	.word	0x20078d68
   81ad4:	20070a40 	.word	0x20070a40
   81ad8:	20070004 	.word	0x20070004
   81adc:	20070a3f 	.word	0x20070a3f
   81ae0:	20070a3c 	.word	0x20070a3c
   81ae4:	20078d63 	.word	0x20078d63
   81ae8:	00080000 	.word	0x00080000
   81aec:	e000ed00 	.word	0xe000ed00
   81af0:	00081cdd 	.word	0x00081cdd
   81af4:	00081c65 	.word	0x00081c65

00081af8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81af8:	4b3e      	ldr	r3, [pc, #248]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81afc:	f003 0303 	and.w	r3, r3, #3
   81b00:	2b03      	cmp	r3, #3
   81b02:	d85f      	bhi.n	81bc4 <SystemCoreClockUpdate+0xcc>
   81b04:	e8df f003 	tbb	[pc, r3]
   81b08:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81b0c:	4b3a      	ldr	r3, [pc, #232]	; (81bf8 <SystemCoreClockUpdate+0x100>)
   81b0e:	695b      	ldr	r3, [r3, #20]
   81b10:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81b14:	bf14      	ite	ne
   81b16:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81b1a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81b1e:	4b37      	ldr	r3, [pc, #220]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b20:	601a      	str	r2, [r3, #0]
   81b22:	e04f      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81b24:	4b33      	ldr	r3, [pc, #204]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81b26:	6a1b      	ldr	r3, [r3, #32]
   81b28:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81b2c:	d003      	beq.n	81b36 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81b2e:	4a34      	ldr	r2, [pc, #208]	; (81c00 <SystemCoreClockUpdate+0x108>)
   81b30:	4b32      	ldr	r3, [pc, #200]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b32:	601a      	str	r2, [r3, #0]
   81b34:	e046      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81b36:	4a33      	ldr	r2, [pc, #204]	; (81c04 <SystemCoreClockUpdate+0x10c>)
   81b38:	4b30      	ldr	r3, [pc, #192]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b3a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81b3c:	4b2d      	ldr	r3, [pc, #180]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81b3e:	6a1b      	ldr	r3, [r3, #32]
   81b40:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81b44:	2b10      	cmp	r3, #16
   81b46:	d002      	beq.n	81b4e <SystemCoreClockUpdate+0x56>
   81b48:	2b20      	cmp	r3, #32
   81b4a:	d004      	beq.n	81b56 <SystemCoreClockUpdate+0x5e>
   81b4c:	e03a      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81b4e:	4a2e      	ldr	r2, [pc, #184]	; (81c08 <SystemCoreClockUpdate+0x110>)
   81b50:	4b2a      	ldr	r3, [pc, #168]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b52:	601a      	str	r2, [r3, #0]
				break;
   81b54:	e036      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81b56:	4a2a      	ldr	r2, [pc, #168]	; (81c00 <SystemCoreClockUpdate+0x108>)
   81b58:	4b28      	ldr	r3, [pc, #160]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b5a:	601a      	str	r2, [r3, #0]
				break;
   81b5c:	e032      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81b5e:	4b25      	ldr	r3, [pc, #148]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81b60:	6a1b      	ldr	r3, [r3, #32]
   81b62:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81b66:	d003      	beq.n	81b70 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81b68:	4a25      	ldr	r2, [pc, #148]	; (81c00 <SystemCoreClockUpdate+0x108>)
   81b6a:	4b24      	ldr	r3, [pc, #144]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b6c:	601a      	str	r2, [r3, #0]
   81b6e:	e012      	b.n	81b96 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81b70:	4a24      	ldr	r2, [pc, #144]	; (81c04 <SystemCoreClockUpdate+0x10c>)
   81b72:	4b22      	ldr	r3, [pc, #136]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b74:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81b76:	4b1f      	ldr	r3, [pc, #124]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81b78:	6a1b      	ldr	r3, [r3, #32]
   81b7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81b7e:	2b10      	cmp	r3, #16
   81b80:	d002      	beq.n	81b88 <SystemCoreClockUpdate+0x90>
   81b82:	2b20      	cmp	r3, #32
   81b84:	d004      	beq.n	81b90 <SystemCoreClockUpdate+0x98>
   81b86:	e006      	b.n	81b96 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81b88:	4a1f      	ldr	r2, [pc, #124]	; (81c08 <SystemCoreClockUpdate+0x110>)
   81b8a:	4b1c      	ldr	r3, [pc, #112]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b8c:	601a      	str	r2, [r3, #0]
				break;
   81b8e:	e002      	b.n	81b96 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81b90:	4a1b      	ldr	r2, [pc, #108]	; (81c00 <SystemCoreClockUpdate+0x108>)
   81b92:	4b1a      	ldr	r3, [pc, #104]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81b94:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81b96:	4b17      	ldr	r3, [pc, #92]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81b9a:	f003 0303 	and.w	r3, r3, #3
   81b9e:	2b02      	cmp	r3, #2
   81ba0:	d10d      	bne.n	81bbe <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81ba2:	4b14      	ldr	r3, [pc, #80]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81ba4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81ba6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81ba8:	4b14      	ldr	r3, [pc, #80]	; (81bfc <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81baa:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81bae:	681a      	ldr	r2, [r3, #0]
   81bb0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81bb4:	b2c9      	uxtb	r1, r1
   81bb6:	fbb2 f2f1 	udiv	r2, r2, r1
   81bba:	601a      	str	r2, [r3, #0]
   81bbc:	e002      	b.n	81bc4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81bbe:	4a13      	ldr	r2, [pc, #76]	; (81c0c <SystemCoreClockUpdate+0x114>)
   81bc0:	4b0e      	ldr	r3, [pc, #56]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81bc2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81bc4:	4b0b      	ldr	r3, [pc, #44]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81bc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81bcc:	2b70      	cmp	r3, #112	; 0x70
   81bce:	d107      	bne.n	81be0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81bd0:	4b0a      	ldr	r3, [pc, #40]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81bd2:	681a      	ldr	r2, [r3, #0]
   81bd4:	490e      	ldr	r1, [pc, #56]	; (81c10 <SystemCoreClockUpdate+0x118>)
   81bd6:	fba1 0202 	umull	r0, r2, r1, r2
   81bda:	0852      	lsrs	r2, r2, #1
   81bdc:	601a      	str	r2, [r3, #0]
   81bde:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81be0:	4b04      	ldr	r3, [pc, #16]	; (81bf4 <SystemCoreClockUpdate+0xfc>)
   81be2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81be4:	4b05      	ldr	r3, [pc, #20]	; (81bfc <SystemCoreClockUpdate+0x104>)
   81be6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   81bea:	681a      	ldr	r2, [r3, #0]
   81bec:	40ca      	lsrs	r2, r1
   81bee:	601a      	str	r2, [r3, #0]
   81bf0:	4770      	bx	lr
   81bf2:	bf00      	nop
   81bf4:	400e0600 	.word	0x400e0600
   81bf8:	400e1a10 	.word	0x400e1a10
   81bfc:	20070198 	.word	0x20070198
   81c00:	00b71b00 	.word	0x00b71b00
   81c04:	003d0900 	.word	0x003d0900
   81c08:	007a1200 	.word	0x007a1200
   81c0c:	0e4e1c00 	.word	0x0e4e1c00
   81c10:	aaaaaaab 	.word	0xaaaaaaab

00081c14 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81c14:	4b09      	ldr	r3, [pc, #36]	; (81c3c <_sbrk+0x28>)
   81c16:	681b      	ldr	r3, [r3, #0]
   81c18:	b913      	cbnz	r3, 81c20 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   81c1a:	4a09      	ldr	r2, [pc, #36]	; (81c40 <_sbrk+0x2c>)
   81c1c:	4b07      	ldr	r3, [pc, #28]	; (81c3c <_sbrk+0x28>)
   81c1e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81c20:	4b06      	ldr	r3, [pc, #24]	; (81c3c <_sbrk+0x28>)
   81c22:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81c24:	181a      	adds	r2, r3, r0
   81c26:	4907      	ldr	r1, [pc, #28]	; (81c44 <_sbrk+0x30>)
   81c28:	4291      	cmp	r1, r2
   81c2a:	db04      	blt.n	81c36 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81c2c:	4610      	mov	r0, r2
   81c2e:	4a03      	ldr	r2, [pc, #12]	; (81c3c <_sbrk+0x28>)
   81c30:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81c32:	4618      	mov	r0, r3
   81c34:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81c36:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   81c3a:	4770      	bx	lr
   81c3c:	20078cf0 	.word	0x20078cf0
   81c40:	2007ad68 	.word	0x2007ad68
   81c44:	20087ffc 	.word	0x20087ffc

00081c48 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81c48:	f04f 30ff 	mov.w	r0, #4294967295
   81c4c:	4770      	bx	lr
   81c4e:	bf00      	nop

00081c50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81c50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81c54:	604b      	str	r3, [r1, #4]

	return 0;
}
   81c56:	2000      	movs	r0, #0
   81c58:	4770      	bx	lr
   81c5a:	bf00      	nop

00081c5c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81c5c:	2001      	movs	r0, #1
   81c5e:	4770      	bx	lr

00081c60 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81c60:	2000      	movs	r0, #0
   81c62:	4770      	bx	lr

00081c64 <main>:
#define TASK_TWI_PRIO	2
#define TASK_BLINK		1


int main (void)
{
   81c64:	b500      	push	{lr}
   81c66:	b085      	sub	sp, #20

	board_init();
   81c68:	4b11      	ldr	r3, [pc, #68]	; (81cb0 <main+0x4c>)
   81c6a:	4798      	blx	r3
	sysclk_init();
   81c6c:	4b11      	ldr	r3, [pc, #68]	; (81cb4 <main+0x50>)
   81c6e:	4798      	blx	r3
	configureConsole();
   81c70:	4b11      	ldr	r3, [pc, #68]	; (81cb8 <main+0x54>)
   81c72:	4798      	blx	r3
   81c74:	200b      	movs	r0, #11
   81c76:	4c11      	ldr	r4, [pc, #68]	; (81cbc <main+0x58>)
   81c78:	47a0      	blx	r4
   81c7a:	200c      	movs	r0, #12
   81c7c:	47a0      	blx	r4
   81c7e:	200d      	movs	r0, #13
   81c80:	47a0      	blx	r4
   81c82:	200e      	movs	r0, #14
   81c84:	47a0      	blx	r4
	ioport_init();
	delay_init();
	printf("Start of inint\n");
   81c86:	480e      	ldr	r0, [pc, #56]	; (81cc0 <main+0x5c>)
   81c88:	4b0e      	ldr	r3, [pc, #56]	; (81cc4 <main+0x60>)
   81c8a:	4798      	blx	r3
	init_twi_functions();
   81c8c:	4b0e      	ldr	r3, [pc, #56]	; (81cc8 <main+0x64>)
   81c8e:	4798      	blx	r3
	
	testloop();
   81c90:	4b0e      	ldr	r3, [pc, #56]	; (81ccc <main+0x68>)
   81c92:	4798      	blx	r3

	//pa_sendstatus(TWI_CMD_PICKUP_START,0);
	//na_sendstatus(XY1);
	
	xTaskCreate(task_nav_com,(const signed char* const) "navigation",TASK_TWI_SIZE,NULL,TASK_TWI_NAV,NULL);
   81c94:	2303      	movs	r3, #3
   81c96:	9300      	str	r3, [sp, #0]
   81c98:	2300      	movs	r3, #0
   81c9a:	9301      	str	r3, [sp, #4]
   81c9c:	9302      	str	r3, [sp, #8]
   81c9e:	9303      	str	r3, [sp, #12]
   81ca0:	480b      	ldr	r0, [pc, #44]	; (81cd0 <main+0x6c>)
   81ca2:	490c      	ldr	r1, [pc, #48]	; (81cd4 <main+0x70>)
   81ca4:	f44f 7280 	mov.w	r2, #256	; 0x100
   81ca8:	4c0b      	ldr	r4, [pc, #44]	; (81cd8 <main+0x74>)
   81caa:	47a0      	blx	r4
   81cac:	e7fe      	b.n	81cac <main+0x48>
   81cae:	bf00      	nop
   81cb0:	000815a5 	.word	0x000815a5
   81cb4:	00081541 	.word	0x00081541
   81cb8:	00080fbd 	.word	0x00080fbd
   81cbc:	000819ed 	.word	0x000819ed
   81cc0:	0008835c 	.word	0x0008835c
   81cc4:	00081d2d 	.word	0x00081d2d
   81cc8:	00081039 	.word	0x00081039
   81ccc:	000801e9 	.word	0x000801e9
   81cd0:	00080149 	.word	0x00080149
   81cd4:	0008836c 	.word	0x0008836c
   81cd8:	00080821 	.word	0x00080821

00081cdc <__libc_init_array>:
   81cdc:	b570      	push	{r4, r5, r6, lr}
   81cde:	4e0f      	ldr	r6, [pc, #60]	; (81d1c <__libc_init_array+0x40>)
   81ce0:	4d0f      	ldr	r5, [pc, #60]	; (81d20 <__libc_init_array+0x44>)
   81ce2:	1b76      	subs	r6, r6, r5
   81ce4:	10b6      	asrs	r6, r6, #2
   81ce6:	d007      	beq.n	81cf8 <__libc_init_array+0x1c>
   81ce8:	3d04      	subs	r5, #4
   81cea:	2400      	movs	r4, #0
   81cec:	3401      	adds	r4, #1
   81cee:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81cf2:	4798      	blx	r3
   81cf4:	42a6      	cmp	r6, r4
   81cf6:	d1f9      	bne.n	81cec <__libc_init_array+0x10>
   81cf8:	4e0a      	ldr	r6, [pc, #40]	; (81d24 <__libc_init_array+0x48>)
   81cfa:	4d0b      	ldr	r5, [pc, #44]	; (81d28 <__libc_init_array+0x4c>)
   81cfc:	f006 fc0e 	bl	8851c <_init>
   81d00:	1b76      	subs	r6, r6, r5
   81d02:	10b6      	asrs	r6, r6, #2
   81d04:	d008      	beq.n	81d18 <__libc_init_array+0x3c>
   81d06:	3d04      	subs	r5, #4
   81d08:	2400      	movs	r4, #0
   81d0a:	3401      	adds	r4, #1
   81d0c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81d10:	4798      	blx	r3
   81d12:	42a6      	cmp	r6, r4
   81d14:	d1f9      	bne.n	81d0a <__libc_init_array+0x2e>
   81d16:	bd70      	pop	{r4, r5, r6, pc}
   81d18:	bd70      	pop	{r4, r5, r6, pc}
   81d1a:	bf00      	nop
   81d1c:	00088528 	.word	0x00088528
   81d20:	00088528 	.word	0x00088528
   81d24:	00088530 	.word	0x00088530
   81d28:	00088528 	.word	0x00088528

00081d2c <iprintf>:
   81d2c:	b40f      	push	{r0, r1, r2, r3}
   81d2e:	b510      	push	{r4, lr}
   81d30:	4b07      	ldr	r3, [pc, #28]	; (81d50 <iprintf+0x24>)
   81d32:	b082      	sub	sp, #8
   81d34:	ac04      	add	r4, sp, #16
   81d36:	f854 2b04 	ldr.w	r2, [r4], #4
   81d3a:	6818      	ldr	r0, [r3, #0]
   81d3c:	4623      	mov	r3, r4
   81d3e:	6881      	ldr	r1, [r0, #8]
   81d40:	9401      	str	r4, [sp, #4]
   81d42:	f001 fc83 	bl	8364c <_vfiprintf_r>
   81d46:	b002      	add	sp, #8
   81d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81d4c:	b004      	add	sp, #16
   81d4e:	4770      	bx	lr
   81d50:	200705c8 	.word	0x200705c8

00081d54 <memcpy>:
   81d54:	4684      	mov	ip, r0
   81d56:	ea41 0300 	orr.w	r3, r1, r0
   81d5a:	f013 0303 	ands.w	r3, r3, #3
   81d5e:	d149      	bne.n	81df4 <memcpy+0xa0>
   81d60:	3a40      	subs	r2, #64	; 0x40
   81d62:	d323      	bcc.n	81dac <memcpy+0x58>
   81d64:	680b      	ldr	r3, [r1, #0]
   81d66:	6003      	str	r3, [r0, #0]
   81d68:	684b      	ldr	r3, [r1, #4]
   81d6a:	6043      	str	r3, [r0, #4]
   81d6c:	688b      	ldr	r3, [r1, #8]
   81d6e:	6083      	str	r3, [r0, #8]
   81d70:	68cb      	ldr	r3, [r1, #12]
   81d72:	60c3      	str	r3, [r0, #12]
   81d74:	690b      	ldr	r3, [r1, #16]
   81d76:	6103      	str	r3, [r0, #16]
   81d78:	694b      	ldr	r3, [r1, #20]
   81d7a:	6143      	str	r3, [r0, #20]
   81d7c:	698b      	ldr	r3, [r1, #24]
   81d7e:	6183      	str	r3, [r0, #24]
   81d80:	69cb      	ldr	r3, [r1, #28]
   81d82:	61c3      	str	r3, [r0, #28]
   81d84:	6a0b      	ldr	r3, [r1, #32]
   81d86:	6203      	str	r3, [r0, #32]
   81d88:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81d8a:	6243      	str	r3, [r0, #36]	; 0x24
   81d8c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81d8e:	6283      	str	r3, [r0, #40]	; 0x28
   81d90:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81d92:	62c3      	str	r3, [r0, #44]	; 0x2c
   81d94:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81d96:	6303      	str	r3, [r0, #48]	; 0x30
   81d98:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81d9a:	6343      	str	r3, [r0, #52]	; 0x34
   81d9c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81d9e:	6383      	str	r3, [r0, #56]	; 0x38
   81da0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81da2:	63c3      	str	r3, [r0, #60]	; 0x3c
   81da4:	3040      	adds	r0, #64	; 0x40
   81da6:	3140      	adds	r1, #64	; 0x40
   81da8:	3a40      	subs	r2, #64	; 0x40
   81daa:	d2db      	bcs.n	81d64 <memcpy+0x10>
   81dac:	3230      	adds	r2, #48	; 0x30
   81dae:	d30b      	bcc.n	81dc8 <memcpy+0x74>
   81db0:	680b      	ldr	r3, [r1, #0]
   81db2:	6003      	str	r3, [r0, #0]
   81db4:	684b      	ldr	r3, [r1, #4]
   81db6:	6043      	str	r3, [r0, #4]
   81db8:	688b      	ldr	r3, [r1, #8]
   81dba:	6083      	str	r3, [r0, #8]
   81dbc:	68cb      	ldr	r3, [r1, #12]
   81dbe:	60c3      	str	r3, [r0, #12]
   81dc0:	3010      	adds	r0, #16
   81dc2:	3110      	adds	r1, #16
   81dc4:	3a10      	subs	r2, #16
   81dc6:	d2f3      	bcs.n	81db0 <memcpy+0x5c>
   81dc8:	320c      	adds	r2, #12
   81dca:	d305      	bcc.n	81dd8 <memcpy+0x84>
   81dcc:	f851 3b04 	ldr.w	r3, [r1], #4
   81dd0:	f840 3b04 	str.w	r3, [r0], #4
   81dd4:	3a04      	subs	r2, #4
   81dd6:	d2f9      	bcs.n	81dcc <memcpy+0x78>
   81dd8:	3204      	adds	r2, #4
   81dda:	d008      	beq.n	81dee <memcpy+0x9a>
   81ddc:	07d2      	lsls	r2, r2, #31
   81dde:	bf1c      	itt	ne
   81de0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81de4:	f800 3b01 	strbne.w	r3, [r0], #1
   81de8:	d301      	bcc.n	81dee <memcpy+0x9a>
   81dea:	880b      	ldrh	r3, [r1, #0]
   81dec:	8003      	strh	r3, [r0, #0]
   81dee:	4660      	mov	r0, ip
   81df0:	4770      	bx	lr
   81df2:	bf00      	nop
   81df4:	2a08      	cmp	r2, #8
   81df6:	d313      	bcc.n	81e20 <memcpy+0xcc>
   81df8:	078b      	lsls	r3, r1, #30
   81dfa:	d0b1      	beq.n	81d60 <memcpy+0xc>
   81dfc:	f010 0303 	ands.w	r3, r0, #3
   81e00:	d0ae      	beq.n	81d60 <memcpy+0xc>
   81e02:	f1c3 0304 	rsb	r3, r3, #4
   81e06:	1ad2      	subs	r2, r2, r3
   81e08:	07db      	lsls	r3, r3, #31
   81e0a:	bf1c      	itt	ne
   81e0c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81e10:	f800 3b01 	strbne.w	r3, [r0], #1
   81e14:	d3a4      	bcc.n	81d60 <memcpy+0xc>
   81e16:	f831 3b02 	ldrh.w	r3, [r1], #2
   81e1a:	f820 3b02 	strh.w	r3, [r0], #2
   81e1e:	e79f      	b.n	81d60 <memcpy+0xc>
   81e20:	3a04      	subs	r2, #4
   81e22:	d3d9      	bcc.n	81dd8 <memcpy+0x84>
   81e24:	3a01      	subs	r2, #1
   81e26:	f811 3b01 	ldrb.w	r3, [r1], #1
   81e2a:	f800 3b01 	strb.w	r3, [r0], #1
   81e2e:	d2f9      	bcs.n	81e24 <memcpy+0xd0>
   81e30:	780b      	ldrb	r3, [r1, #0]
   81e32:	7003      	strb	r3, [r0, #0]
   81e34:	784b      	ldrb	r3, [r1, #1]
   81e36:	7043      	strb	r3, [r0, #1]
   81e38:	788b      	ldrb	r3, [r1, #2]
   81e3a:	7083      	strb	r3, [r0, #2]
   81e3c:	4660      	mov	r0, ip
   81e3e:	4770      	bx	lr

00081e40 <memset>:
   81e40:	b4f0      	push	{r4, r5, r6, r7}
   81e42:	0784      	lsls	r4, r0, #30
   81e44:	d043      	beq.n	81ece <memset+0x8e>
   81e46:	1e54      	subs	r4, r2, #1
   81e48:	2a00      	cmp	r2, #0
   81e4a:	d03e      	beq.n	81eca <memset+0x8a>
   81e4c:	b2cd      	uxtb	r5, r1
   81e4e:	4603      	mov	r3, r0
   81e50:	e003      	b.n	81e5a <memset+0x1a>
   81e52:	1e62      	subs	r2, r4, #1
   81e54:	2c00      	cmp	r4, #0
   81e56:	d038      	beq.n	81eca <memset+0x8a>
   81e58:	4614      	mov	r4, r2
   81e5a:	f803 5b01 	strb.w	r5, [r3], #1
   81e5e:	079a      	lsls	r2, r3, #30
   81e60:	d1f7      	bne.n	81e52 <memset+0x12>
   81e62:	2c03      	cmp	r4, #3
   81e64:	d92a      	bls.n	81ebc <memset+0x7c>
   81e66:	b2cd      	uxtb	r5, r1
   81e68:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81e6c:	2c0f      	cmp	r4, #15
   81e6e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81e72:	d915      	bls.n	81ea0 <memset+0x60>
   81e74:	f1a4 0710 	sub.w	r7, r4, #16
   81e78:	093f      	lsrs	r7, r7, #4
   81e7a:	f103 0610 	add.w	r6, r3, #16
   81e7e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81e82:	461a      	mov	r2, r3
   81e84:	6015      	str	r5, [r2, #0]
   81e86:	6055      	str	r5, [r2, #4]
   81e88:	6095      	str	r5, [r2, #8]
   81e8a:	60d5      	str	r5, [r2, #12]
   81e8c:	3210      	adds	r2, #16
   81e8e:	42b2      	cmp	r2, r6
   81e90:	d1f8      	bne.n	81e84 <memset+0x44>
   81e92:	f004 040f 	and.w	r4, r4, #15
   81e96:	3701      	adds	r7, #1
   81e98:	2c03      	cmp	r4, #3
   81e9a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81e9e:	d90d      	bls.n	81ebc <memset+0x7c>
   81ea0:	461e      	mov	r6, r3
   81ea2:	4622      	mov	r2, r4
   81ea4:	3a04      	subs	r2, #4
   81ea6:	2a03      	cmp	r2, #3
   81ea8:	f846 5b04 	str.w	r5, [r6], #4
   81eac:	d8fa      	bhi.n	81ea4 <memset+0x64>
   81eae:	1f22      	subs	r2, r4, #4
   81eb0:	f022 0203 	bic.w	r2, r2, #3
   81eb4:	3204      	adds	r2, #4
   81eb6:	4413      	add	r3, r2
   81eb8:	f004 0403 	and.w	r4, r4, #3
   81ebc:	b12c      	cbz	r4, 81eca <memset+0x8a>
   81ebe:	b2c9      	uxtb	r1, r1
   81ec0:	441c      	add	r4, r3
   81ec2:	f803 1b01 	strb.w	r1, [r3], #1
   81ec6:	42a3      	cmp	r3, r4
   81ec8:	d1fb      	bne.n	81ec2 <memset+0x82>
   81eca:	bcf0      	pop	{r4, r5, r6, r7}
   81ecc:	4770      	bx	lr
   81ece:	4614      	mov	r4, r2
   81ed0:	4603      	mov	r3, r0
   81ed2:	e7c6      	b.n	81e62 <memset+0x22>

00081ed4 <setbuf>:
   81ed4:	2900      	cmp	r1, #0
   81ed6:	bf0c      	ite	eq
   81ed8:	2202      	moveq	r2, #2
   81eda:	2200      	movne	r2, #0
   81edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81ee0:	f000 b800 	b.w	81ee4 <setvbuf>

00081ee4 <setvbuf>:
   81ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ee8:	4d3c      	ldr	r5, [pc, #240]	; (81fdc <setvbuf+0xf8>)
   81eea:	4604      	mov	r4, r0
   81eec:	682d      	ldr	r5, [r5, #0]
   81eee:	4688      	mov	r8, r1
   81ef0:	4616      	mov	r6, r2
   81ef2:	461f      	mov	r7, r3
   81ef4:	b115      	cbz	r5, 81efc <setvbuf+0x18>
   81ef6:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81ef8:	2b00      	cmp	r3, #0
   81efa:	d04f      	beq.n	81f9c <setvbuf+0xb8>
   81efc:	2e02      	cmp	r6, #2
   81efe:	d830      	bhi.n	81f62 <setvbuf+0x7e>
   81f00:	2f00      	cmp	r7, #0
   81f02:	db2e      	blt.n	81f62 <setvbuf+0x7e>
   81f04:	4628      	mov	r0, r5
   81f06:	4621      	mov	r1, r4
   81f08:	f003 fb2a 	bl	85560 <_fflush_r>
   81f0c:	89a3      	ldrh	r3, [r4, #12]
   81f0e:	2200      	movs	r2, #0
   81f10:	6062      	str	r2, [r4, #4]
   81f12:	61a2      	str	r2, [r4, #24]
   81f14:	061a      	lsls	r2, r3, #24
   81f16:	d428      	bmi.n	81f6a <setvbuf+0x86>
   81f18:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81f1c:	b29b      	uxth	r3, r3
   81f1e:	2e02      	cmp	r6, #2
   81f20:	81a3      	strh	r3, [r4, #12]
   81f22:	d02d      	beq.n	81f80 <setvbuf+0x9c>
   81f24:	f1b8 0f00 	cmp.w	r8, #0
   81f28:	d03c      	beq.n	81fa4 <setvbuf+0xc0>
   81f2a:	2e01      	cmp	r6, #1
   81f2c:	d013      	beq.n	81f56 <setvbuf+0x72>
   81f2e:	b29b      	uxth	r3, r3
   81f30:	f003 0008 	and.w	r0, r3, #8
   81f34:	4a2a      	ldr	r2, [pc, #168]	; (81fe0 <setvbuf+0xfc>)
   81f36:	b280      	uxth	r0, r0
   81f38:	63ea      	str	r2, [r5, #60]	; 0x3c
   81f3a:	f8c4 8000 	str.w	r8, [r4]
   81f3e:	f8c4 8010 	str.w	r8, [r4, #16]
   81f42:	6167      	str	r7, [r4, #20]
   81f44:	b178      	cbz	r0, 81f66 <setvbuf+0x82>
   81f46:	f013 0f03 	tst.w	r3, #3
   81f4a:	bf18      	it	ne
   81f4c:	2700      	movne	r7, #0
   81f4e:	60a7      	str	r7, [r4, #8]
   81f50:	2000      	movs	r0, #0
   81f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f56:	f043 0301 	orr.w	r3, r3, #1
   81f5a:	427a      	negs	r2, r7
   81f5c:	81a3      	strh	r3, [r4, #12]
   81f5e:	61a2      	str	r2, [r4, #24]
   81f60:	e7e5      	b.n	81f2e <setvbuf+0x4a>
   81f62:	f04f 30ff 	mov.w	r0, #4294967295
   81f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f6a:	4628      	mov	r0, r5
   81f6c:	6921      	ldr	r1, [r4, #16]
   81f6e:	f003 fc57 	bl	85820 <_free_r>
   81f72:	89a3      	ldrh	r3, [r4, #12]
   81f74:	2e02      	cmp	r6, #2
   81f76:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81f7a:	b29b      	uxth	r3, r3
   81f7c:	81a3      	strh	r3, [r4, #12]
   81f7e:	d1d1      	bne.n	81f24 <setvbuf+0x40>
   81f80:	2000      	movs	r0, #0
   81f82:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81f86:	f043 0302 	orr.w	r3, r3, #2
   81f8a:	2500      	movs	r5, #0
   81f8c:	2101      	movs	r1, #1
   81f8e:	81a3      	strh	r3, [r4, #12]
   81f90:	60a5      	str	r5, [r4, #8]
   81f92:	6022      	str	r2, [r4, #0]
   81f94:	6122      	str	r2, [r4, #16]
   81f96:	6161      	str	r1, [r4, #20]
   81f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f9c:	4628      	mov	r0, r5
   81f9e:	f003 fafb 	bl	85598 <__sinit>
   81fa2:	e7ab      	b.n	81efc <setvbuf+0x18>
   81fa4:	2f00      	cmp	r7, #0
   81fa6:	bf08      	it	eq
   81fa8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81fac:	4638      	mov	r0, r7
   81fae:	f003 ff31 	bl	85e14 <malloc>
   81fb2:	4680      	mov	r8, r0
   81fb4:	b128      	cbz	r0, 81fc2 <setvbuf+0xde>
   81fb6:	89a3      	ldrh	r3, [r4, #12]
   81fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81fbc:	b29b      	uxth	r3, r3
   81fbe:	81a3      	strh	r3, [r4, #12]
   81fc0:	e7b3      	b.n	81f2a <setvbuf+0x46>
   81fc2:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81fc6:	f003 ff25 	bl	85e14 <malloc>
   81fca:	4680      	mov	r8, r0
   81fcc:	b918      	cbnz	r0, 81fd6 <setvbuf+0xf2>
   81fce:	89a3      	ldrh	r3, [r4, #12]
   81fd0:	f04f 30ff 	mov.w	r0, #4294967295
   81fd4:	e7d5      	b.n	81f82 <setvbuf+0x9e>
   81fd6:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81fda:	e7ec      	b.n	81fb6 <setvbuf+0xd2>
   81fdc:	200705c8 	.word	0x200705c8
   81fe0:	0008558d 	.word	0x0008558d

00081fe4 <sprintf>:
   81fe4:	b40e      	push	{r1, r2, r3}
   81fe6:	b5f0      	push	{r4, r5, r6, r7, lr}
   81fe8:	b09c      	sub	sp, #112	; 0x70
   81fea:	ac21      	add	r4, sp, #132	; 0x84
   81fec:	f854 2b04 	ldr.w	r2, [r4], #4
   81ff0:	490e      	ldr	r1, [pc, #56]	; (8202c <sprintf+0x48>)
   81ff2:	4606      	mov	r6, r0
   81ff4:	4623      	mov	r3, r4
   81ff6:	f44f 7e02 	mov.w	lr, #520	; 0x208
   81ffa:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   81ffe:	6808      	ldr	r0, [r1, #0]
   82000:	f64f 77ff 	movw	r7, #65535	; 0xffff
   82004:	a902      	add	r1, sp, #8
   82006:	9602      	str	r6, [sp, #8]
   82008:	9606      	str	r6, [sp, #24]
   8200a:	9401      	str	r4, [sp, #4]
   8200c:	f8ad e014 	strh.w	lr, [sp, #20]
   82010:	9504      	str	r5, [sp, #16]
   82012:	9507      	str	r5, [sp, #28]
   82014:	f8ad 7016 	strh.w	r7, [sp, #22]
   82018:	f000 f86c 	bl	820f4 <_svfprintf_r>
   8201c:	9b02      	ldr	r3, [sp, #8]
   8201e:	2200      	movs	r2, #0
   82020:	701a      	strb	r2, [r3, #0]
   82022:	b01c      	add	sp, #112	; 0x70
   82024:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   82028:	b003      	add	sp, #12
   8202a:	4770      	bx	lr
   8202c:	200705c8 	.word	0x200705c8

00082030 <strlen>:
   82030:	f020 0103 	bic.w	r1, r0, #3
   82034:	f010 0003 	ands.w	r0, r0, #3
   82038:	f1c0 0000 	rsb	r0, r0, #0
   8203c:	f851 3b04 	ldr.w	r3, [r1], #4
   82040:	f100 0c04 	add.w	ip, r0, #4
   82044:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82048:	f06f 0200 	mvn.w	r2, #0
   8204c:	bf1c      	itt	ne
   8204e:	fa22 f20c 	lsrne.w	r2, r2, ip
   82052:	4313      	orrne	r3, r2
   82054:	f04f 0c01 	mov.w	ip, #1
   82058:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8205c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82060:	eba3 020c 	sub.w	r2, r3, ip
   82064:	ea22 0203 	bic.w	r2, r2, r3
   82068:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8206c:	bf04      	itt	eq
   8206e:	f851 3b04 	ldreq.w	r3, [r1], #4
   82072:	3004      	addeq	r0, #4
   82074:	d0f4      	beq.n	82060 <strlen+0x30>
   82076:	f013 0fff 	tst.w	r3, #255	; 0xff
   8207a:	bf1f      	itttt	ne
   8207c:	3001      	addne	r0, #1
   8207e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   82082:	3001      	addne	r0, #1
   82084:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   82088:	bf18      	it	ne
   8208a:	3001      	addne	r0, #1
   8208c:	4770      	bx	lr
   8208e:	bf00      	nop

00082090 <strncpy>:
   82090:	ea40 0301 	orr.w	r3, r0, r1
   82094:	079b      	lsls	r3, r3, #30
   82096:	b470      	push	{r4, r5, r6}
   82098:	d12a      	bne.n	820f0 <strncpy+0x60>
   8209a:	2a03      	cmp	r2, #3
   8209c:	d928      	bls.n	820f0 <strncpy+0x60>
   8209e:	460c      	mov	r4, r1
   820a0:	4603      	mov	r3, r0
   820a2:	4621      	mov	r1, r4
   820a4:	f854 5b04 	ldr.w	r5, [r4], #4
   820a8:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   820ac:	ea26 0605 	bic.w	r6, r6, r5
   820b0:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   820b4:	d105      	bne.n	820c2 <strncpy+0x32>
   820b6:	3a04      	subs	r2, #4
   820b8:	2a03      	cmp	r2, #3
   820ba:	f843 5b04 	str.w	r5, [r3], #4
   820be:	4621      	mov	r1, r4
   820c0:	d8ef      	bhi.n	820a2 <strncpy+0x12>
   820c2:	b19a      	cbz	r2, 820ec <strncpy+0x5c>
   820c4:	780c      	ldrb	r4, [r1, #0]
   820c6:	3a01      	subs	r2, #1
   820c8:	701c      	strb	r4, [r3, #0]
   820ca:	3301      	adds	r3, #1
   820cc:	b13c      	cbz	r4, 820de <strncpy+0x4e>
   820ce:	b16a      	cbz	r2, 820ec <strncpy+0x5c>
   820d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   820d4:	3a01      	subs	r2, #1
   820d6:	f803 4b01 	strb.w	r4, [r3], #1
   820da:	2c00      	cmp	r4, #0
   820dc:	d1f7      	bne.n	820ce <strncpy+0x3e>
   820de:	b12a      	cbz	r2, 820ec <strncpy+0x5c>
   820e0:	441a      	add	r2, r3
   820e2:	2100      	movs	r1, #0
   820e4:	f803 1b01 	strb.w	r1, [r3], #1
   820e8:	4293      	cmp	r3, r2
   820ea:	d1fb      	bne.n	820e4 <strncpy+0x54>
   820ec:	bc70      	pop	{r4, r5, r6}
   820ee:	4770      	bx	lr
   820f0:	4603      	mov	r3, r0
   820f2:	e7e6      	b.n	820c2 <strncpy+0x32>

000820f4 <_svfprintf_r>:
   820f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   820f8:	b0c9      	sub	sp, #292	; 0x124
   820fa:	9310      	str	r3, [sp, #64]	; 0x40
   820fc:	910c      	str	r1, [sp, #48]	; 0x30
   820fe:	4691      	mov	r9, r2
   82100:	900d      	str	r0, [sp, #52]	; 0x34
   82102:	f003 fe13 	bl	85d2c <_localeconv_r>
   82106:	6800      	ldr	r0, [r0, #0]
   82108:	9015      	str	r0, [sp, #84]	; 0x54
   8210a:	f7ff ff91 	bl	82030 <strlen>
   8210e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   82110:	9018      	str	r0, [sp, #96]	; 0x60
   82112:	89a3      	ldrh	r3, [r4, #12]
   82114:	061e      	lsls	r6, r3, #24
   82116:	d503      	bpl.n	82120 <_svfprintf_r+0x2c>
   82118:	6923      	ldr	r3, [r4, #16]
   8211a:	2b00      	cmp	r3, #0
   8211c:	f001 8081 	beq.w	83222 <_svfprintf_r+0x112e>
   82120:	ac38      	add	r4, sp, #224	; 0xe0
   82122:	46a4      	mov	ip, r4
   82124:	9408      	str	r4, [sp, #32]
   82126:	942b      	str	r4, [sp, #172]	; 0xac
   82128:	2500      	movs	r5, #0
   8212a:	2400      	movs	r4, #0
   8212c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
   82130:	2300      	movs	r3, #0
   82132:	9311      	str	r3, [sp, #68]	; 0x44
   82134:	932d      	str	r3, [sp, #180]	; 0xb4
   82136:	932c      	str	r3, [sp, #176]	; 0xb0
   82138:	931a      	str	r3, [sp, #104]	; 0x68
   8213a:	9319      	str	r3, [sp, #100]	; 0x64
   8213c:	930e      	str	r3, [sp, #56]	; 0x38
   8213e:	4666      	mov	r6, ip
   82140:	f899 3000 	ldrb.w	r3, [r9]
   82144:	2b00      	cmp	r3, #0
   82146:	f000 80f8 	beq.w	8233a <_svfprintf_r+0x246>
   8214a:	2b25      	cmp	r3, #37	; 0x25
   8214c:	f000 80f5 	beq.w	8233a <_svfprintf_r+0x246>
   82150:	f109 0201 	add.w	r2, r9, #1
   82154:	e001      	b.n	8215a <_svfprintf_r+0x66>
   82156:	2b25      	cmp	r3, #37	; 0x25
   82158:	d004      	beq.n	82164 <_svfprintf_r+0x70>
   8215a:	7813      	ldrb	r3, [r2, #0]
   8215c:	4614      	mov	r4, r2
   8215e:	3201      	adds	r2, #1
   82160:	2b00      	cmp	r3, #0
   82162:	d1f8      	bne.n	82156 <_svfprintf_r+0x62>
   82164:	ebc9 0504 	rsb	r5, r9, r4
   82168:	b17d      	cbz	r5, 8218a <_svfprintf_r+0x96>
   8216a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   8216c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   8216e:	3301      	adds	r3, #1
   82170:	442a      	add	r2, r5
   82172:	2b07      	cmp	r3, #7
   82174:	f8c6 9000 	str.w	r9, [r6]
   82178:	6075      	str	r5, [r6, #4]
   8217a:	922d      	str	r2, [sp, #180]	; 0xb4
   8217c:	932c      	str	r3, [sp, #176]	; 0xb0
   8217e:	f300 80c2 	bgt.w	82306 <_svfprintf_r+0x212>
   82182:	3608      	adds	r6, #8
   82184:	980e      	ldr	r0, [sp, #56]	; 0x38
   82186:	4428      	add	r0, r5
   82188:	900e      	str	r0, [sp, #56]	; 0x38
   8218a:	7823      	ldrb	r3, [r4, #0]
   8218c:	2b00      	cmp	r3, #0
   8218e:	f000 80c2 	beq.w	82316 <_svfprintf_r+0x222>
   82192:	2300      	movs	r3, #0
   82194:	f894 8001 	ldrb.w	r8, [r4, #1]
   82198:	461a      	mov	r2, r3
   8219a:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
   8219e:	930f      	str	r3, [sp, #60]	; 0x3c
   821a0:	9309      	str	r3, [sp, #36]	; 0x24
   821a2:	f104 0901 	add.w	r9, r4, #1
   821a6:	f04f 34ff 	mov.w	r4, #4294967295
   821aa:	940a      	str	r4, [sp, #40]	; 0x28
   821ac:	f109 0901 	add.w	r9, r9, #1
   821b0:	f1a8 0320 	sub.w	r3, r8, #32
   821b4:	2b58      	cmp	r3, #88	; 0x58
   821b6:	f200 83c5 	bhi.w	82944 <_svfprintf_r+0x850>
   821ba:	e8df f013 	tbh	[pc, r3, lsl #1]
   821be:	026a      	.short	0x026a
   821c0:	03c303c3 	.word	0x03c303c3
   821c4:	03c30271 	.word	0x03c30271
   821c8:	03c303c3 	.word	0x03c303c3
   821cc:	03c303c3 	.word	0x03c303c3
   821d0:	031403c3 	.word	0x031403c3
   821d4:	03c30366 	.word	0x03c30366
   821d8:	00c0009d 	.word	0x00c0009d
   821dc:	027803c3 	.word	0x027803c3
   821e0:	027f027f 	.word	0x027f027f
   821e4:	027f027f 	.word	0x027f027f
   821e8:	027f027f 	.word	0x027f027f
   821ec:	027f027f 	.word	0x027f027f
   821f0:	03c3027f 	.word	0x03c3027f
   821f4:	03c303c3 	.word	0x03c303c3
   821f8:	03c303c3 	.word	0x03c303c3
   821fc:	03c303c3 	.word	0x03c303c3
   82200:	03c303c3 	.word	0x03c303c3
   82204:	029003c3 	.word	0x029003c3
   82208:	03c30371 	.word	0x03c30371
   8220c:	03c30371 	.word	0x03c30371
   82210:	03c303c3 	.word	0x03c303c3
   82214:	036a03c3 	.word	0x036a03c3
   82218:	03c303c3 	.word	0x03c303c3
   8221c:	03c30078 	.word	0x03c30078
   82220:	03c303c3 	.word	0x03c303c3
   82224:	03c303c3 	.word	0x03c303c3
   82228:	03c30059 	.word	0x03c30059
   8222c:	02af03c3 	.word	0x02af03c3
   82230:	03c303c3 	.word	0x03c303c3
   82234:	03c303c3 	.word	0x03c303c3
   82238:	03c303c3 	.word	0x03c303c3
   8223c:	03c303c3 	.word	0x03c303c3
   82240:	03c303c3 	.word	0x03c303c3
   82244:	03480337 	.word	0x03480337
   82248:	03710371 	.word	0x03710371
   8224c:	02ff0371 	.word	0x02ff0371
   82250:	03c30348 	.word	0x03c30348
   82254:	030803c3 	.word	0x030803c3
   82258:	02c503c3 	.word	0x02c503c3
   8225c:	0320007c 	.word	0x0320007c
   82260:	03c303a3 	.word	0x03c303a3
   82264:	03c302d9 	.word	0x03c302d9
   82268:	03c3005f 	.word	0x03c3005f
   8226c:	00de03c3 	.word	0x00de03c3
   82270:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82274:	f04c 0c10 	orr.w	ip, ip, #16
   82278:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   8227c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8227e:	06a2      	lsls	r2, r4, #26
   82280:	f100 8354 	bmi.w	8292c <_svfprintf_r+0x838>
   82284:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82286:	06e3      	lsls	r3, r4, #27
   82288:	f100 85bd 	bmi.w	82e06 <_svfprintf_r+0xd12>
   8228c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82290:	f01c 0f40 	tst.w	ip, #64	; 0x40
   82294:	f000 85b7 	beq.w	82e06 <_svfprintf_r+0xd12>
   82298:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   8229c:	2500      	movs	r5, #0
   8229e:	f8bc 4000 	ldrh.w	r4, [ip]
   822a2:	f10c 0c04 	add.w	ip, ip, #4
   822a6:	2301      	movs	r3, #1
   822a8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   822ac:	e08c      	b.n	823c8 <_svfprintf_r+0x2d4>
   822ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
   822b0:	f045 0510 	orr.w	r5, r5, #16
   822b4:	9509      	str	r5, [sp, #36]	; 0x24
   822b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   822ba:	f01c 0320 	ands.w	r3, ip, #32
   822be:	f040 832a 	bne.w	82916 <_svfprintf_r+0x822>
   822c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   822c6:	f01c 0210 	ands.w	r2, ip, #16
   822ca:	f040 85a4 	bne.w	82e16 <_svfprintf_r+0xd22>
   822ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   822d2:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
   822d6:	f000 859e 	beq.w	82e16 <_svfprintf_r+0xd22>
   822da:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   822de:	4613      	mov	r3, r2
   822e0:	f8bc 4000 	ldrh.w	r4, [ip]
   822e4:	f10c 0c04 	add.w	ip, ip, #4
   822e8:	2500      	movs	r5, #0
   822ea:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   822ee:	e06b      	b.n	823c8 <_svfprintf_r+0x2d4>
   822f0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   822f2:	9310      	str	r3, [sp, #64]	; 0x40
   822f4:	4264      	negs	r4, r4
   822f6:	940f      	str	r4, [sp, #60]	; 0x3c
   822f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
   822fa:	f045 0504 	orr.w	r5, r5, #4
   822fe:	9509      	str	r5, [sp, #36]	; 0x24
   82300:	f899 8000 	ldrb.w	r8, [r9]
   82304:	e752      	b.n	821ac <_svfprintf_r+0xb8>
   82306:	980d      	ldr	r0, [sp, #52]	; 0x34
   82308:	990c      	ldr	r1, [sp, #48]	; 0x30
   8230a:	aa2b      	add	r2, sp, #172	; 0xac
   8230c:	f004 fe40 	bl	86f90 <__ssprint_r>
   82310:	b940      	cbnz	r0, 82324 <_svfprintf_r+0x230>
   82312:	ae38      	add	r6, sp, #224	; 0xe0
   82314:	e736      	b.n	82184 <_svfprintf_r+0x90>
   82316:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   82318:	b123      	cbz	r3, 82324 <_svfprintf_r+0x230>
   8231a:	980d      	ldr	r0, [sp, #52]	; 0x34
   8231c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8231e:	aa2b      	add	r2, sp, #172	; 0xac
   82320:	f004 fe36 	bl	86f90 <__ssprint_r>
   82324:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   82326:	980e      	ldr	r0, [sp, #56]	; 0x38
   82328:	89a3      	ldrh	r3, [r4, #12]
   8232a:	f013 0f40 	tst.w	r3, #64	; 0x40
   8232e:	bf18      	it	ne
   82330:	f04f 30ff 	movne.w	r0, #4294967295
   82334:	b049      	add	sp, #292	; 0x124
   82336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8233a:	464c      	mov	r4, r9
   8233c:	e725      	b.n	8218a <_svfprintf_r+0x96>
   8233e:	f899 8000 	ldrb.w	r8, [r9]
   82342:	f109 0001 	add.w	r0, r9, #1
   82346:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
   8234a:	f001 810c 	beq.w	83566 <_svfprintf_r+0x1472>
   8234e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
   82352:	2b09      	cmp	r3, #9
   82354:	bf98      	it	ls
   82356:	2100      	movls	r1, #0
   82358:	f201 806b 	bhi.w	83432 <_svfprintf_r+0x133e>
   8235c:	f810 8b01 	ldrb.w	r8, [r0], #1
   82360:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82364:	eb03 0141 	add.w	r1, r3, r1, lsl #1
   82368:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
   8236c:	2b09      	cmp	r3, #9
   8236e:	d9f5      	bls.n	8235c <_svfprintf_r+0x268>
   82370:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
   82374:	910a      	str	r1, [sp, #40]	; 0x28
   82376:	4681      	mov	r9, r0
   82378:	e71a      	b.n	821b0 <_svfprintf_r+0xbc>
   8237a:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8237c:	4ca1      	ldr	r4, [pc, #644]	; (82604 <_svfprintf_r+0x510>)
   8237e:	06af      	lsls	r7, r5, #26
   82380:	941a      	str	r4, [sp, #104]	; 0x68
   82382:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   82386:	f140 81d1 	bpl.w	8272c <_svfprintf_r+0x638>
   8238a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   8238e:	f10c 0307 	add.w	r3, ip, #7
   82392:	f023 0307 	bic.w	r3, r3, #7
   82396:	f103 0408 	add.w	r4, r3, #8
   8239a:	9410      	str	r4, [sp, #64]	; 0x40
   8239c:	e9d3 4500 	ldrd	r4, r5, [r3]
   823a0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   823a4:	f01c 0f01 	tst.w	ip, #1
   823a8:	f000 8462 	beq.w	82c70 <_svfprintf_r+0xb7c>
   823ac:	ea54 0005 	orrs.w	r0, r4, r5
   823b0:	f000 845e 	beq.w	82c70 <_svfprintf_r+0xb7c>
   823b4:	2330      	movs	r3, #48	; 0x30
   823b6:	f04c 0c02 	orr.w	ip, ip, #2
   823ba:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
   823be:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
   823c2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   823c6:	2302      	movs	r3, #2
   823c8:	f04f 0a00 	mov.w	sl, #0
   823cc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
   823d0:	990a      	ldr	r1, [sp, #40]	; 0x28
   823d2:	2900      	cmp	r1, #0
   823d4:	db05      	blt.n	823e2 <_svfprintf_r+0x2ee>
   823d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   823da:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
   823de:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   823e2:	ea54 0005 	orrs.w	r0, r4, r5
   823e6:	f040 82c5 	bne.w	82974 <_svfprintf_r+0x880>
   823ea:	990a      	ldr	r1, [sp, #40]	; 0x28
   823ec:	2900      	cmp	r1, #0
   823ee:	f040 82c1 	bne.w	82974 <_svfprintf_r+0x880>
   823f2:	2b00      	cmp	r3, #0
   823f4:	f040 8438 	bne.w	82c68 <_svfprintf_r+0xb74>
   823f8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   823fc:	f01c 0f01 	tst.w	ip, #1
   82400:	f000 8432 	beq.w	82c68 <_svfprintf_r+0xb74>
   82404:	af48      	add	r7, sp, #288	; 0x120
   82406:	2330      	movs	r3, #48	; 0x30
   82408:	9d08      	ldr	r5, [sp, #32]
   8240a:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8240e:	1bec      	subs	r4, r5, r7
   82410:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
   82414:	2500      	movs	r5, #0
   82416:	4564      	cmp	r4, ip
   82418:	bfa8      	it	ge
   8241a:	46a4      	movge	ip, r4
   8241c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   82420:	9514      	str	r5, [sp, #80]	; 0x50
   82422:	f1ba 0f00 	cmp.w	sl, #0
   82426:	d002      	beq.n	8242e <_svfprintf_r+0x33a>
   82428:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8242a:	3501      	adds	r5, #1
   8242c:	950b      	str	r5, [sp, #44]	; 0x2c
   8242e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82430:	f013 0302 	ands.w	r3, r3, #2
   82434:	9312      	str	r3, [sp, #72]	; 0x48
   82436:	d002      	beq.n	8243e <_svfprintf_r+0x34a>
   82438:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8243a:	3502      	adds	r5, #2
   8243c:	950b      	str	r5, [sp, #44]	; 0x2c
   8243e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82442:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
   82446:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
   8244a:	f040 8290 	bne.w	8296e <_svfprintf_r+0x87a>
   8244e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   82450:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
   82454:	ebcc 0b05 	rsb	fp, ip, r5
   82458:	f1bb 0f00 	cmp.w	fp, #0
   8245c:	f340 8287 	ble.w	8296e <_svfprintf_r+0x87a>
   82460:	f1bb 0f10 	cmp.w	fp, #16
   82464:	992d      	ldr	r1, [sp, #180]	; 0xb4
   82466:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   82468:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8260c <_svfprintf_r+0x518>
   8246c:	dd2c      	ble.n	824c8 <_svfprintf_r+0x3d4>
   8246e:	971b      	str	r7, [sp, #108]	; 0x6c
   82470:	4630      	mov	r0, r6
   82472:	4657      	mov	r7, sl
   82474:	2510      	movs	r5, #16
   82476:	46ca      	mov	sl, r9
   82478:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   8247a:	46a1      	mov	r9, r4
   8247c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   8247e:	e006      	b.n	8248e <_svfprintf_r+0x39a>
   82480:	f1ab 0b10 	sub.w	fp, fp, #16
   82484:	f1bb 0f10 	cmp.w	fp, #16
   82488:	f100 0008 	add.w	r0, r0, #8
   8248c:	dd17      	ble.n	824be <_svfprintf_r+0x3ca>
   8248e:	3201      	adds	r2, #1
   82490:	3110      	adds	r1, #16
   82492:	2a07      	cmp	r2, #7
   82494:	912d      	str	r1, [sp, #180]	; 0xb4
   82496:	922c      	str	r2, [sp, #176]	; 0xb0
   82498:	6007      	str	r7, [r0, #0]
   8249a:	6045      	str	r5, [r0, #4]
   8249c:	ddf0      	ble.n	82480 <_svfprintf_r+0x38c>
   8249e:	4620      	mov	r0, r4
   824a0:	4631      	mov	r1, r6
   824a2:	aa2b      	add	r2, sp, #172	; 0xac
   824a4:	f004 fd74 	bl	86f90 <__ssprint_r>
   824a8:	2800      	cmp	r0, #0
   824aa:	f47f af3b 	bne.w	82324 <_svfprintf_r+0x230>
   824ae:	f1ab 0b10 	sub.w	fp, fp, #16
   824b2:	f1bb 0f10 	cmp.w	fp, #16
   824b6:	992d      	ldr	r1, [sp, #180]	; 0xb4
   824b8:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   824ba:	a838      	add	r0, sp, #224	; 0xe0
   824bc:	dce7      	bgt.n	8248e <_svfprintf_r+0x39a>
   824be:	464c      	mov	r4, r9
   824c0:	46d1      	mov	r9, sl
   824c2:	46ba      	mov	sl, r7
   824c4:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
   824c6:	4606      	mov	r6, r0
   824c8:	3201      	adds	r2, #1
   824ca:	eb0b 0c01 	add.w	ip, fp, r1
   824ce:	2a07      	cmp	r2, #7
   824d0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   824d4:	922c      	str	r2, [sp, #176]	; 0xb0
   824d6:	e886 0c00 	stmia.w	r6, {sl, fp}
   824da:	f300 841a 	bgt.w	82d12 <_svfprintf_r+0xc1e>
   824de:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   824e2:	3608      	adds	r6, #8
   824e4:	f1ba 0f00 	cmp.w	sl, #0
   824e8:	d00f      	beq.n	8250a <_svfprintf_r+0x416>
   824ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   824ec:	f10c 0c01 	add.w	ip, ip, #1
   824f0:	3301      	adds	r3, #1
   824f2:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
   824f6:	2201      	movs	r2, #1
   824f8:	2b07      	cmp	r3, #7
   824fa:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   824fe:	932c      	str	r3, [sp, #176]	; 0xb0
   82500:	e886 0006 	stmia.w	r6, {r1, r2}
   82504:	f300 83a4 	bgt.w	82c50 <_svfprintf_r+0xb5c>
   82508:	3608      	adds	r6, #8
   8250a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8250c:	b173      	cbz	r3, 8252c <_svfprintf_r+0x438>
   8250e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82510:	f10c 0c02 	add.w	ip, ip, #2
   82514:	3301      	adds	r3, #1
   82516:	a924      	add	r1, sp, #144	; 0x90
   82518:	2202      	movs	r2, #2
   8251a:	2b07      	cmp	r3, #7
   8251c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82520:	932c      	str	r3, [sp, #176]	; 0xb0
   82522:	e886 0006 	stmia.w	r6, {r1, r2}
   82526:	f300 8387 	bgt.w	82c38 <_svfprintf_r+0xb44>
   8252a:	3608      	adds	r6, #8
   8252c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
   8252e:	2d80      	cmp	r5, #128	; 0x80
   82530:	f000 82ca 	beq.w	82ac8 <_svfprintf_r+0x9d4>
   82534:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82536:	ebc4 0a05 	rsb	sl, r4, r5
   8253a:	f1ba 0f00 	cmp.w	sl, #0
   8253e:	dd3b      	ble.n	825b8 <_svfprintf_r+0x4c4>
   82540:	f1ba 0f10 	cmp.w	sl, #16
   82544:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82546:	4d30      	ldr	r5, [pc, #192]	; (82608 <_svfprintf_r+0x514>)
   82548:	dd2b      	ble.n	825a2 <_svfprintf_r+0x4ae>
   8254a:	940a      	str	r4, [sp, #40]	; 0x28
   8254c:	4632      	mov	r2, r6
   8254e:	f04f 0b10 	mov.w	fp, #16
   82552:	462e      	mov	r6, r5
   82554:	4661      	mov	r1, ip
   82556:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   82558:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   8255a:	e006      	b.n	8256a <_svfprintf_r+0x476>
   8255c:	f1aa 0a10 	sub.w	sl, sl, #16
   82560:	f1ba 0f10 	cmp.w	sl, #16
   82564:	f102 0208 	add.w	r2, r2, #8
   82568:	dd17      	ble.n	8259a <_svfprintf_r+0x4a6>
   8256a:	3301      	adds	r3, #1
   8256c:	3110      	adds	r1, #16
   8256e:	2b07      	cmp	r3, #7
   82570:	912d      	str	r1, [sp, #180]	; 0xb4
   82572:	932c      	str	r3, [sp, #176]	; 0xb0
   82574:	e882 0840 	stmia.w	r2, {r6, fp}
   82578:	ddf0      	ble.n	8255c <_svfprintf_r+0x468>
   8257a:	4620      	mov	r0, r4
   8257c:	4629      	mov	r1, r5
   8257e:	aa2b      	add	r2, sp, #172	; 0xac
   82580:	f004 fd06 	bl	86f90 <__ssprint_r>
   82584:	2800      	cmp	r0, #0
   82586:	f47f aecd 	bne.w	82324 <_svfprintf_r+0x230>
   8258a:	f1aa 0a10 	sub.w	sl, sl, #16
   8258e:	f1ba 0f10 	cmp.w	sl, #16
   82592:	992d      	ldr	r1, [sp, #180]	; 0xb4
   82594:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82596:	aa38      	add	r2, sp, #224	; 0xe0
   82598:	dce7      	bgt.n	8256a <_svfprintf_r+0x476>
   8259a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   8259c:	4635      	mov	r5, r6
   8259e:	468c      	mov	ip, r1
   825a0:	4616      	mov	r6, r2
   825a2:	3301      	adds	r3, #1
   825a4:	44d4      	add	ip, sl
   825a6:	2b07      	cmp	r3, #7
   825a8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   825ac:	932c      	str	r3, [sp, #176]	; 0xb0
   825ae:	e886 0420 	stmia.w	r6, {r5, sl}
   825b2:	f300 8335 	bgt.w	82c20 <_svfprintf_r+0xb2c>
   825b6:	3608      	adds	r6, #8
   825b8:	9d09      	ldr	r5, [sp, #36]	; 0x24
   825ba:	05ed      	lsls	r5, r5, #23
   825bc:	f100 8224 	bmi.w	82a08 <_svfprintf_r+0x914>
   825c0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   825c2:	44a4      	add	ip, r4
   825c4:	3301      	adds	r3, #1
   825c6:	2b07      	cmp	r3, #7
   825c8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   825cc:	6037      	str	r7, [r6, #0]
   825ce:	6074      	str	r4, [r6, #4]
   825d0:	932c      	str	r3, [sp, #176]	; 0xb0
   825d2:	f300 830f 	bgt.w	82bf4 <_svfprintf_r+0xb00>
   825d6:	3608      	adds	r6, #8
   825d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   825da:	0763      	lsls	r3, r4, #29
   825dc:	d549      	bpl.n	82672 <_svfprintf_r+0x57e>
   825de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   825e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
   825e2:	1a2c      	subs	r4, r5, r0
   825e4:	2c00      	cmp	r4, #0
   825e6:	dd44      	ble.n	82672 <_svfprintf_r+0x57e>
   825e8:	2c10      	cmp	r4, #16
   825ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   825ec:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8260c <_svfprintf_r+0x518>
   825f0:	dd2b      	ble.n	8264a <_svfprintf_r+0x556>
   825f2:	4657      	mov	r7, sl
   825f4:	2510      	movs	r5, #16
   825f6:	4662      	mov	r2, ip
   825f8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   825fc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
   82600:	e00b      	b.n	8261a <_svfprintf_r+0x526>
   82602:	bf00      	nop
   82604:	000883b4 	.word	0x000883b4
   82608:	00088380 	.word	0x00088380
   8260c:	000883d0 	.word	0x000883d0
   82610:	3c10      	subs	r4, #16
   82612:	2c10      	cmp	r4, #16
   82614:	f106 0608 	add.w	r6, r6, #8
   82618:	dd15      	ble.n	82646 <_svfprintf_r+0x552>
   8261a:	3301      	adds	r3, #1
   8261c:	3210      	adds	r2, #16
   8261e:	2b07      	cmp	r3, #7
   82620:	922d      	str	r2, [sp, #180]	; 0xb4
   82622:	932c      	str	r3, [sp, #176]	; 0xb0
   82624:	6037      	str	r7, [r6, #0]
   82626:	6075      	str	r5, [r6, #4]
   82628:	ddf2      	ble.n	82610 <_svfprintf_r+0x51c>
   8262a:	4650      	mov	r0, sl
   8262c:	4641      	mov	r1, r8
   8262e:	aa2b      	add	r2, sp, #172	; 0xac
   82630:	f004 fcae 	bl	86f90 <__ssprint_r>
   82634:	2800      	cmp	r0, #0
   82636:	f47f ae75 	bne.w	82324 <_svfprintf_r+0x230>
   8263a:	3c10      	subs	r4, #16
   8263c:	2c10      	cmp	r4, #16
   8263e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   82640:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82642:	ae38      	add	r6, sp, #224	; 0xe0
   82644:	dce9      	bgt.n	8261a <_svfprintf_r+0x526>
   82646:	4694      	mov	ip, r2
   82648:	46ba      	mov	sl, r7
   8264a:	3301      	adds	r3, #1
   8264c:	44a4      	add	ip, r4
   8264e:	2b07      	cmp	r3, #7
   82650:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82654:	932c      	str	r3, [sp, #176]	; 0xb0
   82656:	f8c6 a000 	str.w	sl, [r6]
   8265a:	6074      	str	r4, [r6, #4]
   8265c:	dd09      	ble.n	82672 <_svfprintf_r+0x57e>
   8265e:	980d      	ldr	r0, [sp, #52]	; 0x34
   82660:	990c      	ldr	r1, [sp, #48]	; 0x30
   82662:	aa2b      	add	r2, sp, #172	; 0xac
   82664:	f004 fc94 	bl	86f90 <__ssprint_r>
   82668:	2800      	cmp	r0, #0
   8266a:	f47f ae5b 	bne.w	82324 <_svfprintf_r+0x230>
   8266e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82672:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   82674:	980b      	ldr	r0, [sp, #44]	; 0x2c
   82676:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   82678:	42a8      	cmp	r0, r5
   8267a:	bfac      	ite	ge
   8267c:	1824      	addge	r4, r4, r0
   8267e:	1964      	addlt	r4, r4, r5
   82680:	940e      	str	r4, [sp, #56]	; 0x38
   82682:	f1bc 0f00 	cmp.w	ip, #0
   82686:	f040 82c1 	bne.w	82c0c <_svfprintf_r+0xb18>
   8268a:	2300      	movs	r3, #0
   8268c:	932c      	str	r3, [sp, #176]	; 0xb0
   8268e:	ae38      	add	r6, sp, #224	; 0xe0
   82690:	e556      	b.n	82140 <_svfprintf_r+0x4c>
   82692:	f899 8000 	ldrb.w	r8, [r9]
   82696:	2a00      	cmp	r2, #0
   82698:	f47f ad88 	bne.w	821ac <_svfprintf_r+0xb8>
   8269c:	2220      	movs	r2, #32
   8269e:	e585      	b.n	821ac <_svfprintf_r+0xb8>
   826a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
   826a2:	f045 0501 	orr.w	r5, r5, #1
   826a6:	9509      	str	r5, [sp, #36]	; 0x24
   826a8:	f899 8000 	ldrb.w	r8, [r9]
   826ac:	e57e      	b.n	821ac <_svfprintf_r+0xb8>
   826ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
   826b0:	f045 0580 	orr.w	r5, r5, #128	; 0x80
   826b4:	9509      	str	r5, [sp, #36]	; 0x24
   826b6:	f899 8000 	ldrb.w	r8, [r9]
   826ba:	e577      	b.n	821ac <_svfprintf_r+0xb8>
   826bc:	2400      	movs	r4, #0
   826be:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
   826c2:	940f      	str	r4, [sp, #60]	; 0x3c
   826c4:	4621      	mov	r1, r4
   826c6:	f819 8b01 	ldrb.w	r8, [r9], #1
   826ca:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   826ce:	eb03 0141 	add.w	r1, r3, r1, lsl #1
   826d2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
   826d6:	2b09      	cmp	r3, #9
   826d8:	d9f5      	bls.n	826c6 <_svfprintf_r+0x5d2>
   826da:	910f      	str	r1, [sp, #60]	; 0x3c
   826dc:	e568      	b.n	821b0 <_svfprintf_r+0xbc>
   826de:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   826e2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   826e6:	f04c 0c10 	orr.w	ip, ip, #16
   826ea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   826ee:	9c09      	ldr	r4, [sp, #36]	; 0x24
   826f0:	06a5      	lsls	r5, r4, #26
   826f2:	f140 80b2 	bpl.w	8285a <_svfprintf_r+0x766>
   826f6:	9d10      	ldr	r5, [sp, #64]	; 0x40
   826f8:	1de9      	adds	r1, r5, #7
   826fa:	f021 0107 	bic.w	r1, r1, #7
   826fe:	e9d1 2300 	ldrd	r2, r3, [r1]
   82702:	3108      	adds	r1, #8
   82704:	9110      	str	r1, [sp, #64]	; 0x40
   82706:	4614      	mov	r4, r2
   82708:	461d      	mov	r5, r3
   8270a:	2a00      	cmp	r2, #0
   8270c:	f173 0c00 	sbcs.w	ip, r3, #0
   82710:	f2c0 8394 	blt.w	82e3c <_svfprintf_r+0xd48>
   82714:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   82718:	2301      	movs	r3, #1
   8271a:	e659      	b.n	823d0 <_svfprintf_r+0x2dc>
   8271c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8271e:	4cb6      	ldr	r4, [pc, #728]	; (829f8 <_svfprintf_r+0x904>)
   82720:	06af      	lsls	r7, r5, #26
   82722:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   82726:	941a      	str	r4, [sp, #104]	; 0x68
   82728:	f53f ae2f 	bmi.w	8238a <_svfprintf_r+0x296>
   8272c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8272e:	06ed      	lsls	r5, r5, #27
   82730:	f140 8443 	bpl.w	82fba <_svfprintf_r+0xec6>
   82734:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   82738:	2500      	movs	r5, #0
   8273a:	f8dc 4000 	ldr.w	r4, [ip]
   8273e:	f10c 0c04 	add.w	ip, ip, #4
   82742:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   82746:	e62b      	b.n	823a0 <_svfprintf_r+0x2ac>
   82748:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   8274c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   82750:	f01c 0f20 	tst.w	ip, #32
   82754:	f000 8440 	beq.w	82fd8 <_svfprintf_r+0xee4>
   82758:	9c10      	ldr	r4, [sp, #64]	; 0x40
   8275a:	6821      	ldr	r1, [r4, #0]
   8275c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   8275e:	17e5      	asrs	r5, r4, #31
   82760:	462b      	mov	r3, r5
   82762:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82764:	4622      	mov	r2, r4
   82766:	3504      	adds	r5, #4
   82768:	9510      	str	r5, [sp, #64]	; 0x40
   8276a:	e9c1 2300 	strd	r2, r3, [r1]
   8276e:	e4e7      	b.n	82140 <_svfprintf_r+0x4c>
   82770:	9c10      	ldr	r4, [sp, #64]	; 0x40
   82772:	f04f 0a00 	mov.w	sl, #0
   82776:	6827      	ldr	r7, [r4, #0]
   82778:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
   8277c:	1d25      	adds	r5, r4, #4
   8277e:	2f00      	cmp	r7, #0
   82780:	f000 85e9 	beq.w	83356 <_svfprintf_r+0x1262>
   82784:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   82786:	4638      	mov	r0, r7
   82788:	2c00      	cmp	r4, #0
   8278a:	f2c0 859b 	blt.w	832c4 <_svfprintf_r+0x11d0>
   8278e:	4651      	mov	r1, sl
   82790:	4622      	mov	r2, r4
   82792:	f003 fde3 	bl	8635c <memchr>
   82796:	2800      	cmp	r0, #0
   82798:	f000 8613 	beq.w	833c2 <_svfprintf_r+0x12ce>
   8279c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   8279e:	1bc0      	subs	r0, r0, r7
   827a0:	42a0      	cmp	r0, r4
   827a2:	bfb8      	it	lt
   827a4:	4604      	movlt	r4, r0
   827a6:	9510      	str	r5, [sp, #64]	; 0x40
   827a8:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
   827ac:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   827b0:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
   827b4:	950b      	str	r5, [sp, #44]	; 0x2c
   827b6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   827ba:	e632      	b.n	82422 <_svfprintf_r+0x32e>
   827bc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   827c0:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
   827c4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   827c8:	f899 8000 	ldrb.w	r8, [r9]
   827cc:	e4ee      	b.n	821ac <_svfprintf_r+0xb8>
   827ce:	f899 8000 	ldrb.w	r8, [r9]
   827d2:	464b      	mov	r3, r9
   827d4:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
   827d8:	f000 847f 	beq.w	830da <_svfprintf_r+0xfe6>
   827dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
   827de:	f045 0510 	orr.w	r5, r5, #16
   827e2:	9509      	str	r5, [sp, #36]	; 0x24
   827e4:	e4e2      	b.n	821ac <_svfprintf_r+0xb8>
   827e6:	9c10      	ldr	r4, [sp, #64]	; 0x40
   827e8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   827ea:	6824      	ldr	r4, [r4, #0]
   827ec:	1d2b      	adds	r3, r5, #4
   827ee:	2c00      	cmp	r4, #0
   827f0:	940f      	str	r4, [sp, #60]	; 0x3c
   827f2:	f6ff ad7d 	blt.w	822f0 <_svfprintf_r+0x1fc>
   827f6:	9310      	str	r3, [sp, #64]	; 0x40
   827f8:	f899 8000 	ldrb.w	r8, [r9]
   827fc:	e4d6      	b.n	821ac <_svfprintf_r+0xb8>
   827fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
   82800:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82804:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82806:	487d      	ldr	r0, [pc, #500]	; (829fc <_svfprintf_r+0x908>)
   82808:	3504      	adds	r5, #4
   8280a:	681c      	ldr	r4, [r3, #0]
   8280c:	f04f 0878 	mov.w	r8, #120	; 0x78
   82810:	2330      	movs	r3, #48	; 0x30
   82812:	f04c 0c02 	orr.w	ip, ip, #2
   82816:	9510      	str	r5, [sp, #64]	; 0x40
   82818:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
   8281c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   82820:	2500      	movs	r5, #0
   82822:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
   82826:	901a      	str	r0, [sp, #104]	; 0x68
   82828:	2302      	movs	r3, #2
   8282a:	e5cd      	b.n	823c8 <_svfprintf_r+0x2d4>
   8282c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8282e:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82830:	681a      	ldr	r2, [r3, #0]
   82832:	2401      	movs	r4, #1
   82834:	2300      	movs	r3, #0
   82836:	3504      	adds	r5, #4
   82838:	469a      	mov	sl, r3
   8283a:	940b      	str	r4, [sp, #44]	; 0x2c
   8283c:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
   82840:	9510      	str	r5, [sp, #64]	; 0x40
   82842:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
   82846:	930a      	str	r3, [sp, #40]	; 0x28
   82848:	9314      	str	r3, [sp, #80]	; 0x50
   8284a:	af2e      	add	r7, sp, #184	; 0xb8
   8284c:	e5ef      	b.n	8242e <_svfprintf_r+0x33a>
   8284e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82850:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   82854:	06a5      	lsls	r5, r4, #26
   82856:	f53f af4e 	bmi.w	826f6 <_svfprintf_r+0x602>
   8285a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   8285e:	f01c 0f10 	tst.w	ip, #16
   82862:	f040 82df 	bne.w	82e24 <_svfprintf_r+0xd30>
   82866:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   8286a:	f01c 0f40 	tst.w	ip, #64	; 0x40
   8286e:	f000 82d9 	beq.w	82e24 <_svfprintf_r+0xd30>
   82872:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   82876:	f9bc 4000 	ldrsh.w	r4, [ip]
   8287a:	f10c 0c04 	add.w	ip, ip, #4
   8287e:	17e5      	asrs	r5, r4, #31
   82880:	4622      	mov	r2, r4
   82882:	462b      	mov	r3, r5
   82884:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   82888:	e73f      	b.n	8270a <_svfprintf_r+0x616>
   8288a:	f899 8000 	ldrb.w	r8, [r9]
   8288e:	222b      	movs	r2, #43	; 0x2b
   82890:	e48c      	b.n	821ac <_svfprintf_r+0xb8>
   82892:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82894:	f045 0508 	orr.w	r5, r5, #8
   82898:	9509      	str	r5, [sp, #36]	; 0x24
   8289a:	f899 8000 	ldrb.w	r8, [r9]
   8289e:	e485      	b.n	821ac <_svfprintf_r+0xb8>
   828a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
   828a2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   828a6:	1deb      	adds	r3, r5, #7
   828a8:	f023 0307 	bic.w	r3, r3, #7
   828ac:	f103 0c08 	add.w	ip, r3, #8
   828b0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   828b4:	e9d3 4500 	ldrd	r4, r5, [r3]
   828b8:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
   828bc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   828c0:	f004 faea 	bl	86e98 <__fpclassifyd>
   828c4:	2801      	cmp	r0, #1
   828c6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   828ca:	f040 835c 	bne.w	82f86 <_svfprintf_r+0xe92>
   828ce:	2200      	movs	r2, #0
   828d0:	2300      	movs	r3, #0
   828d2:	f005 f97d 	bl	87bd0 <__aeabi_dcmplt>
   828d6:	2800      	cmp	r0, #0
   828d8:	f040 8563 	bne.w	833a2 <_svfprintf_r+0x12ae>
   828dc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   828e0:	2503      	movs	r5, #3
   828e2:	950b      	str	r5, [sp, #44]	; 0x2c
   828e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
   828e6:	4f46      	ldr	r7, [pc, #280]	; (82a00 <_svfprintf_r+0x90c>)
   828e8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
   828ec:	4b45      	ldr	r3, [pc, #276]	; (82a04 <_svfprintf_r+0x910>)
   828ee:	2400      	movs	r4, #0
   828f0:	9509      	str	r5, [sp, #36]	; 0x24
   828f2:	2500      	movs	r5, #0
   828f4:	940a      	str	r4, [sp, #40]	; 0x28
   828f6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   828fa:	bfd8      	it	le
   828fc:	461f      	movle	r7, r3
   828fe:	2403      	movs	r4, #3
   82900:	9514      	str	r5, [sp, #80]	; 0x50
   82902:	e58e      	b.n	82422 <_svfprintf_r+0x32e>
   82904:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82908:	f04c 0c20 	orr.w	ip, ip, #32
   8290c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
   82910:	f899 8000 	ldrb.w	r8, [r9]
   82914:	e44a      	b.n	821ac <_svfprintf_r+0xb8>
   82916:	9c10      	ldr	r4, [sp, #64]	; 0x40
   82918:	1de3      	adds	r3, r4, #7
   8291a:	f023 0307 	bic.w	r3, r3, #7
   8291e:	f103 0508 	add.w	r5, r3, #8
   82922:	9510      	str	r5, [sp, #64]	; 0x40
   82924:	e9d3 4500 	ldrd	r4, r5, [r3]
   82928:	2300      	movs	r3, #0
   8292a:	e54d      	b.n	823c8 <_svfprintf_r+0x2d4>
   8292c:	9d10      	ldr	r5, [sp, #64]	; 0x40
   8292e:	1deb      	adds	r3, r5, #7
   82930:	f023 0307 	bic.w	r3, r3, #7
   82934:	f103 0c08 	add.w	ip, r3, #8
   82938:	e9d3 4500 	ldrd	r4, r5, [r3]
   8293c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   82940:	2301      	movs	r3, #1
   82942:	e541      	b.n	823c8 <_svfprintf_r+0x2d4>
   82944:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
   82948:	f1b8 0f00 	cmp.w	r8, #0
   8294c:	f43f ace3 	beq.w	82316 <_svfprintf_r+0x222>
   82950:	2300      	movs	r3, #0
   82952:	f04f 0c01 	mov.w	ip, #1
   82956:	469a      	mov	sl, r3
   82958:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   8295c:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
   82960:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
   82964:	930a      	str	r3, [sp, #40]	; 0x28
   82966:	9314      	str	r3, [sp, #80]	; 0x50
   82968:	4664      	mov	r4, ip
   8296a:	af2e      	add	r7, sp, #184	; 0xb8
   8296c:	e55f      	b.n	8242e <_svfprintf_r+0x33a>
   8296e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82972:	e5b7      	b.n	824e4 <_svfprintf_r+0x3f0>
   82974:	2b01      	cmp	r3, #1
   82976:	f000 80ec 	beq.w	82b52 <_svfprintf_r+0xa5e>
   8297a:	2b02      	cmp	r3, #2
   8297c:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
   82980:	d118      	bne.n	829b4 <_svfprintf_r+0x8c0>
   82982:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
   82986:	4619      	mov	r1, r3
   82988:	f004 000f 	and.w	r0, r4, #15
   8298c:	0922      	lsrs	r2, r4, #4
   8298e:	f81c 0000 	ldrb.w	r0, [ip, r0]
   82992:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   82996:	092b      	lsrs	r3, r5, #4
   82998:	7008      	strb	r0, [r1, #0]
   8299a:	ea52 0003 	orrs.w	r0, r2, r3
   8299e:	460f      	mov	r7, r1
   829a0:	4614      	mov	r4, r2
   829a2:	461d      	mov	r5, r3
   829a4:	f101 31ff 	add.w	r1, r1, #4294967295
   829a8:	d1ee      	bne.n	82988 <_svfprintf_r+0x894>
   829aa:	9d08      	ldr	r5, [sp, #32]
   829ac:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
   829b0:	1bec      	subs	r4, r5, r7
   829b2:	e52d      	b.n	82410 <_svfprintf_r+0x31c>
   829b4:	08e0      	lsrs	r0, r4, #3
   829b6:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   829ba:	f004 0207 	and.w	r2, r4, #7
   829be:	08e9      	lsrs	r1, r5, #3
   829c0:	3230      	adds	r2, #48	; 0x30
   829c2:	ea50 0c01 	orrs.w	ip, r0, r1
   829c6:	461f      	mov	r7, r3
   829c8:	701a      	strb	r2, [r3, #0]
   829ca:	4604      	mov	r4, r0
   829cc:	460d      	mov	r5, r1
   829ce:	f103 33ff 	add.w	r3, r3, #4294967295
   829d2:	d1ef      	bne.n	829b4 <_svfprintf_r+0x8c0>
   829d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   829d6:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
   829da:	07e0      	lsls	r0, r4, #31
   829dc:	4639      	mov	r1, r7
   829de:	f140 80c1 	bpl.w	82b64 <_svfprintf_r+0xa70>
   829e2:	2a30      	cmp	r2, #48	; 0x30
   829e4:	f000 80be 	beq.w	82b64 <_svfprintf_r+0xa70>
   829e8:	9d08      	ldr	r5, [sp, #32]
   829ea:	461f      	mov	r7, r3
   829ec:	2330      	movs	r3, #48	; 0x30
   829ee:	1bec      	subs	r4, r5, r7
   829f0:	f801 3c01 	strb.w	r3, [r1, #-1]
   829f4:	e50c      	b.n	82410 <_svfprintf_r+0x31c>
   829f6:	bf00      	nop
   829f8:	000883a0 	.word	0x000883a0
   829fc:	000883b4 	.word	0x000883b4
   82a00:	00088394 	.word	0x00088394
   82a04:	00088390 	.word	0x00088390
   82a08:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   82a0c:	f340 80ad 	ble.w	82b6a <_svfprintf_r+0xa76>
   82a10:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   82a14:	2200      	movs	r2, #0
   82a16:	2300      	movs	r3, #0
   82a18:	f8cd c01c 	str.w	ip, [sp, #28]
   82a1c:	f005 f8ce 	bl	87bbc <__aeabi_dcmpeq>
   82a20:	f8dd c01c 	ldr.w	ip, [sp, #28]
   82a24:	2800      	cmp	r0, #0
   82a26:	f000 8126 	beq.w	82c76 <_svfprintf_r+0xb82>
   82a2a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82a2c:	49aa      	ldr	r1, [pc, #680]	; (82cd8 <_svfprintf_r+0xbe4>)
   82a2e:	3301      	adds	r3, #1
   82a30:	f10c 0c01 	add.w	ip, ip, #1
   82a34:	2201      	movs	r2, #1
   82a36:	2b07      	cmp	r3, #7
   82a38:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82a3c:	932c      	str	r3, [sp, #176]	; 0xb0
   82a3e:	e886 0006 	stmia.w	r6, {r1, r2}
   82a42:	f300 82ed 	bgt.w	83020 <_svfprintf_r+0xf2c>
   82a46:	3608      	adds	r6, #8
   82a48:	9b25      	ldr	r3, [sp, #148]	; 0x94
   82a4a:	9c11      	ldr	r4, [sp, #68]	; 0x44
   82a4c:	42a3      	cmp	r3, r4
   82a4e:	db03      	blt.n	82a58 <_svfprintf_r+0x964>
   82a50:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82a52:	07ec      	lsls	r4, r5, #31
   82a54:	f57f adc0 	bpl.w	825d8 <_svfprintf_r+0x4e4>
   82a58:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82a5a:	9c18      	ldr	r4, [sp, #96]	; 0x60
   82a5c:	3301      	adds	r3, #1
   82a5e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   82a60:	44a4      	add	ip, r4
   82a62:	2b07      	cmp	r3, #7
   82a64:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82a68:	6035      	str	r5, [r6, #0]
   82a6a:	6074      	str	r4, [r6, #4]
   82a6c:	932c      	str	r3, [sp, #176]	; 0xb0
   82a6e:	f300 833e 	bgt.w	830ee <_svfprintf_r+0xffa>
   82a72:	3608      	adds	r6, #8
   82a74:	9d11      	ldr	r5, [sp, #68]	; 0x44
   82a76:	1e6c      	subs	r4, r5, #1
   82a78:	2c00      	cmp	r4, #0
   82a7a:	f77f adad 	ble.w	825d8 <_svfprintf_r+0x4e4>
   82a7e:	2c10      	cmp	r4, #16
   82a80:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82a82:	4d96      	ldr	r5, [pc, #600]	; (82cdc <_svfprintf_r+0xbe8>)
   82a84:	f340 8197 	ble.w	82db6 <_svfprintf_r+0xcc2>
   82a88:	2710      	movs	r7, #16
   82a8a:	4662      	mov	r2, ip
   82a8c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   82a90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   82a94:	e004      	b.n	82aa0 <_svfprintf_r+0x9ac>
   82a96:	3608      	adds	r6, #8
   82a98:	3c10      	subs	r4, #16
   82a9a:	2c10      	cmp	r4, #16
   82a9c:	f340 818a 	ble.w	82db4 <_svfprintf_r+0xcc0>
   82aa0:	3301      	adds	r3, #1
   82aa2:	3210      	adds	r2, #16
   82aa4:	2b07      	cmp	r3, #7
   82aa6:	922d      	str	r2, [sp, #180]	; 0xb4
   82aa8:	932c      	str	r3, [sp, #176]	; 0xb0
   82aaa:	e886 00a0 	stmia.w	r6, {r5, r7}
   82aae:	ddf2      	ble.n	82a96 <_svfprintf_r+0x9a2>
   82ab0:	4640      	mov	r0, r8
   82ab2:	4651      	mov	r1, sl
   82ab4:	aa2b      	add	r2, sp, #172	; 0xac
   82ab6:	f004 fa6b 	bl	86f90 <__ssprint_r>
   82aba:	2800      	cmp	r0, #0
   82abc:	f47f ac32 	bne.w	82324 <_svfprintf_r+0x230>
   82ac0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   82ac2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82ac4:	ae38      	add	r6, sp, #224	; 0xe0
   82ac6:	e7e7      	b.n	82a98 <_svfprintf_r+0x9a4>
   82ac8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   82aca:	980b      	ldr	r0, [sp, #44]	; 0x2c
   82acc:	ebc0 0a05 	rsb	sl, r0, r5
   82ad0:	f1ba 0f00 	cmp.w	sl, #0
   82ad4:	f77f ad2e 	ble.w	82534 <_svfprintf_r+0x440>
   82ad8:	f1ba 0f10 	cmp.w	sl, #16
   82adc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82ade:	4d7f      	ldr	r5, [pc, #508]	; (82cdc <_svfprintf_r+0xbe8>)
   82ae0:	dd2b      	ble.n	82b3a <_svfprintf_r+0xa46>
   82ae2:	9412      	str	r4, [sp, #72]	; 0x48
   82ae4:	4632      	mov	r2, r6
   82ae6:	f04f 0b10 	mov.w	fp, #16
   82aea:	462e      	mov	r6, r5
   82aec:	4661      	mov	r1, ip
   82aee:	9c0d      	ldr	r4, [sp, #52]	; 0x34
   82af0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   82af2:	e006      	b.n	82b02 <_svfprintf_r+0xa0e>
   82af4:	f1aa 0a10 	sub.w	sl, sl, #16
   82af8:	f1ba 0f10 	cmp.w	sl, #16
   82afc:	f102 0208 	add.w	r2, r2, #8
   82b00:	dd17      	ble.n	82b32 <_svfprintf_r+0xa3e>
   82b02:	3301      	adds	r3, #1
   82b04:	3110      	adds	r1, #16
   82b06:	2b07      	cmp	r3, #7
   82b08:	912d      	str	r1, [sp, #180]	; 0xb4
   82b0a:	932c      	str	r3, [sp, #176]	; 0xb0
   82b0c:	e882 0840 	stmia.w	r2, {r6, fp}
   82b10:	ddf0      	ble.n	82af4 <_svfprintf_r+0xa00>
   82b12:	4620      	mov	r0, r4
   82b14:	4629      	mov	r1, r5
   82b16:	aa2b      	add	r2, sp, #172	; 0xac
   82b18:	f004 fa3a 	bl	86f90 <__ssprint_r>
   82b1c:	2800      	cmp	r0, #0
   82b1e:	f47f ac01 	bne.w	82324 <_svfprintf_r+0x230>
   82b22:	f1aa 0a10 	sub.w	sl, sl, #16
   82b26:	f1ba 0f10 	cmp.w	sl, #16
   82b2a:	992d      	ldr	r1, [sp, #180]	; 0xb4
   82b2c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82b2e:	aa38      	add	r2, sp, #224	; 0xe0
   82b30:	dce7      	bgt.n	82b02 <_svfprintf_r+0xa0e>
   82b32:	9c12      	ldr	r4, [sp, #72]	; 0x48
   82b34:	4635      	mov	r5, r6
   82b36:	468c      	mov	ip, r1
   82b38:	4616      	mov	r6, r2
   82b3a:	3301      	adds	r3, #1
   82b3c:	44d4      	add	ip, sl
   82b3e:	2b07      	cmp	r3, #7
   82b40:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82b44:	932c      	str	r3, [sp, #176]	; 0xb0
   82b46:	e886 0420 	stmia.w	r6, {r5, sl}
   82b4a:	f300 820f 	bgt.w	82f6c <_svfprintf_r+0xe78>
   82b4e:	3608      	adds	r6, #8
   82b50:	e4f0      	b.n	82534 <_svfprintf_r+0x440>
   82b52:	2d00      	cmp	r5, #0
   82b54:	bf08      	it	eq
   82b56:	2c0a      	cmpeq	r4, #10
   82b58:	f080 8138 	bcs.w	82dcc <_svfprintf_r+0xcd8>
   82b5c:	3430      	adds	r4, #48	; 0x30
   82b5e:	af48      	add	r7, sp, #288	; 0x120
   82b60:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82b64:	9d08      	ldr	r5, [sp, #32]
   82b66:	1bec      	subs	r4, r5, r7
   82b68:	e452      	b.n	82410 <_svfprintf_r+0x31c>
   82b6a:	9c11      	ldr	r4, [sp, #68]	; 0x44
   82b6c:	2c01      	cmp	r4, #1
   82b6e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   82b70:	f340 81d2 	ble.w	82f18 <_svfprintf_r+0xe24>
   82b74:	3401      	adds	r4, #1
   82b76:	f10c 0301 	add.w	r3, ip, #1
   82b7a:	2201      	movs	r2, #1
   82b7c:	2c07      	cmp	r4, #7
   82b7e:	932d      	str	r3, [sp, #180]	; 0xb4
   82b80:	6037      	str	r7, [r6, #0]
   82b82:	942c      	str	r4, [sp, #176]	; 0xb0
   82b84:	6072      	str	r2, [r6, #4]
   82b86:	f300 81d8 	bgt.w	82f3a <_svfprintf_r+0xe46>
   82b8a:	3608      	adds	r6, #8
   82b8c:	9d15      	ldr	r5, [sp, #84]	; 0x54
   82b8e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
   82b92:	3401      	adds	r4, #1
   82b94:	6035      	str	r5, [r6, #0]
   82b96:	9d18      	ldr	r5, [sp, #96]	; 0x60
   82b98:	4498      	add	r8, r3
   82b9a:	2c07      	cmp	r4, #7
   82b9c:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
   82ba0:	942c      	str	r4, [sp, #176]	; 0xb0
   82ba2:	6075      	str	r5, [r6, #4]
   82ba4:	f300 81d5 	bgt.w	82f52 <_svfprintf_r+0xe5e>
   82ba8:	3608      	adds	r6, #8
   82baa:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   82bae:	2200      	movs	r2, #0
   82bb0:	2300      	movs	r3, #0
   82bb2:	f005 f803 	bl	87bbc <__aeabi_dcmpeq>
   82bb6:	9d11      	ldr	r5, [sp, #68]	; 0x44
   82bb8:	2800      	cmp	r0, #0
   82bba:	f040 80b9 	bne.w	82d30 <_svfprintf_r+0xc3c>
   82bbe:	1e6b      	subs	r3, r5, #1
   82bc0:	3401      	adds	r4, #1
   82bc2:	3701      	adds	r7, #1
   82bc4:	4498      	add	r8, r3
   82bc6:	2c07      	cmp	r4, #7
   82bc8:	942c      	str	r4, [sp, #176]	; 0xb0
   82bca:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
   82bce:	6037      	str	r7, [r6, #0]
   82bd0:	6073      	str	r3, [r6, #4]
   82bd2:	f300 80e2 	bgt.w	82d9a <_svfprintf_r+0xca6>
   82bd6:	3608      	adds	r6, #8
   82bd8:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   82bdc:	3401      	adds	r4, #1
   82bde:	9d19      	ldr	r5, [sp, #100]	; 0x64
   82be0:	44c4      	add	ip, r8
   82be2:	ab27      	add	r3, sp, #156	; 0x9c
   82be4:	2c07      	cmp	r4, #7
   82be6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82bea:	942c      	str	r4, [sp, #176]	; 0xb0
   82bec:	e886 0028 	stmia.w	r6, {r3, r5}
   82bf0:	f77f acf1 	ble.w	825d6 <_svfprintf_r+0x4e2>
   82bf4:	980d      	ldr	r0, [sp, #52]	; 0x34
   82bf6:	990c      	ldr	r1, [sp, #48]	; 0x30
   82bf8:	aa2b      	add	r2, sp, #172	; 0xac
   82bfa:	f004 f9c9 	bl	86f90 <__ssprint_r>
   82bfe:	2800      	cmp	r0, #0
   82c00:	f47f ab90 	bne.w	82324 <_svfprintf_r+0x230>
   82c04:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82c08:	ae38      	add	r6, sp, #224	; 0xe0
   82c0a:	e4e5      	b.n	825d8 <_svfprintf_r+0x4e4>
   82c0c:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c0e:	990c      	ldr	r1, [sp, #48]	; 0x30
   82c10:	aa2b      	add	r2, sp, #172	; 0xac
   82c12:	f004 f9bd 	bl	86f90 <__ssprint_r>
   82c16:	2800      	cmp	r0, #0
   82c18:	f43f ad37 	beq.w	8268a <_svfprintf_r+0x596>
   82c1c:	f7ff bb82 	b.w	82324 <_svfprintf_r+0x230>
   82c20:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c22:	990c      	ldr	r1, [sp, #48]	; 0x30
   82c24:	aa2b      	add	r2, sp, #172	; 0xac
   82c26:	f004 f9b3 	bl	86f90 <__ssprint_r>
   82c2a:	2800      	cmp	r0, #0
   82c2c:	f47f ab7a 	bne.w	82324 <_svfprintf_r+0x230>
   82c30:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82c34:	ae38      	add	r6, sp, #224	; 0xe0
   82c36:	e4bf      	b.n	825b8 <_svfprintf_r+0x4c4>
   82c38:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c3a:	990c      	ldr	r1, [sp, #48]	; 0x30
   82c3c:	aa2b      	add	r2, sp, #172	; 0xac
   82c3e:	f004 f9a7 	bl	86f90 <__ssprint_r>
   82c42:	2800      	cmp	r0, #0
   82c44:	f47f ab6e 	bne.w	82324 <_svfprintf_r+0x230>
   82c48:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82c4c:	ae38      	add	r6, sp, #224	; 0xe0
   82c4e:	e46d      	b.n	8252c <_svfprintf_r+0x438>
   82c50:	980d      	ldr	r0, [sp, #52]	; 0x34
   82c52:	990c      	ldr	r1, [sp, #48]	; 0x30
   82c54:	aa2b      	add	r2, sp, #172	; 0xac
   82c56:	f004 f99b 	bl	86f90 <__ssprint_r>
   82c5a:	2800      	cmp	r0, #0
   82c5c:	f47f ab62 	bne.w	82324 <_svfprintf_r+0x230>
   82c60:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82c64:	ae38      	add	r6, sp, #224	; 0xe0
   82c66:	e450      	b.n	8250a <_svfprintf_r+0x416>
   82c68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   82c6a:	af38      	add	r7, sp, #224	; 0xe0
   82c6c:	f7ff bbd0 	b.w	82410 <_svfprintf_r+0x31c>
   82c70:	2302      	movs	r3, #2
   82c72:	f7ff bba9 	b.w	823c8 <_svfprintf_r+0x2d4>
   82c76:	9b25      	ldr	r3, [sp, #148]	; 0x94
   82c78:	2b00      	cmp	r3, #0
   82c7a:	f340 81dd 	ble.w	83038 <_svfprintf_r+0xf44>
   82c7e:	9c11      	ldr	r4, [sp, #68]	; 0x44
   82c80:	9d14      	ldr	r5, [sp, #80]	; 0x50
   82c82:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
   82c86:	42ac      	cmp	r4, r5
   82c88:	bfa8      	it	ge
   82c8a:	462c      	movge	r4, r5
   82c8c:	2c00      	cmp	r4, #0
   82c8e:	44ba      	add	sl, r7
   82c90:	dd0b      	ble.n	82caa <_svfprintf_r+0xbb6>
   82c92:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82c94:	44a4      	add	ip, r4
   82c96:	3301      	adds	r3, #1
   82c98:	2b07      	cmp	r3, #7
   82c9a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82c9e:	6037      	str	r7, [r6, #0]
   82ca0:	6074      	str	r4, [r6, #4]
   82ca2:	932c      	str	r3, [sp, #176]	; 0xb0
   82ca4:	f300 831e 	bgt.w	832e4 <_svfprintf_r+0x11f0>
   82ca8:	3608      	adds	r6, #8
   82caa:	9d14      	ldr	r5, [sp, #80]	; 0x50
   82cac:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
   82cb0:	1b2c      	subs	r4, r5, r4
   82cb2:	2c00      	cmp	r4, #0
   82cb4:	f340 80d7 	ble.w	82e66 <_svfprintf_r+0xd72>
   82cb8:	2c10      	cmp	r4, #16
   82cba:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82cbc:	4d07      	ldr	r5, [pc, #28]	; (82cdc <_svfprintf_r+0xbe8>)
   82cbe:	f340 81a3 	ble.w	83008 <_svfprintf_r+0xf14>
   82cc2:	970a      	str	r7, [sp, #40]	; 0x28
   82cc4:	f04f 0810 	mov.w	r8, #16
   82cc8:	462f      	mov	r7, r5
   82cca:	4662      	mov	r2, ip
   82ccc:	4625      	mov	r5, r4
   82cce:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
   82cd2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   82cd4:	e009      	b.n	82cea <_svfprintf_r+0xbf6>
   82cd6:	bf00      	nop
   82cd8:	000882f0 	.word	0x000882f0
   82cdc:	00088380 	.word	0x00088380
   82ce0:	3608      	adds	r6, #8
   82ce2:	3d10      	subs	r5, #16
   82ce4:	2d10      	cmp	r5, #16
   82ce6:	f340 818b 	ble.w	83000 <_svfprintf_r+0xf0c>
   82cea:	3301      	adds	r3, #1
   82cec:	3210      	adds	r2, #16
   82cee:	2b07      	cmp	r3, #7
   82cf0:	922d      	str	r2, [sp, #180]	; 0xb4
   82cf2:	932c      	str	r3, [sp, #176]	; 0xb0
   82cf4:	e886 0180 	stmia.w	r6, {r7, r8}
   82cf8:	ddf2      	ble.n	82ce0 <_svfprintf_r+0xbec>
   82cfa:	4658      	mov	r0, fp
   82cfc:	4621      	mov	r1, r4
   82cfe:	aa2b      	add	r2, sp, #172	; 0xac
   82d00:	f004 f946 	bl	86f90 <__ssprint_r>
   82d04:	2800      	cmp	r0, #0
   82d06:	f47f ab0d 	bne.w	82324 <_svfprintf_r+0x230>
   82d0a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   82d0c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82d0e:	ae38      	add	r6, sp, #224	; 0xe0
   82d10:	e7e7      	b.n	82ce2 <_svfprintf_r+0xbee>
   82d12:	980d      	ldr	r0, [sp, #52]	; 0x34
   82d14:	990c      	ldr	r1, [sp, #48]	; 0x30
   82d16:	aa2b      	add	r2, sp, #172	; 0xac
   82d18:	f004 f93a 	bl	86f90 <__ssprint_r>
   82d1c:	2800      	cmp	r0, #0
   82d1e:	f47f ab01 	bne.w	82324 <_svfprintf_r+0x230>
   82d22:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   82d26:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82d2a:	ae38      	add	r6, sp, #224	; 0xe0
   82d2c:	f7ff bbda 	b.w	824e4 <_svfprintf_r+0x3f0>
   82d30:	1e6f      	subs	r7, r5, #1
   82d32:	2f00      	cmp	r7, #0
   82d34:	f77f af50 	ble.w	82bd8 <_svfprintf_r+0xae4>
   82d38:	2f10      	cmp	r7, #16
   82d3a:	4dae      	ldr	r5, [pc, #696]	; (82ff4 <_svfprintf_r+0xf00>)
   82d3c:	dd23      	ble.n	82d86 <_svfprintf_r+0xc92>
   82d3e:	4643      	mov	r3, r8
   82d40:	f04f 0a10 	mov.w	sl, #16
   82d44:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   82d48:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   82d4c:	e004      	b.n	82d58 <_svfprintf_r+0xc64>
   82d4e:	3f10      	subs	r7, #16
   82d50:	2f10      	cmp	r7, #16
   82d52:	f106 0608 	add.w	r6, r6, #8
   82d56:	dd15      	ble.n	82d84 <_svfprintf_r+0xc90>
   82d58:	3401      	adds	r4, #1
   82d5a:	3310      	adds	r3, #16
   82d5c:	2c07      	cmp	r4, #7
   82d5e:	932d      	str	r3, [sp, #180]	; 0xb4
   82d60:	942c      	str	r4, [sp, #176]	; 0xb0
   82d62:	e886 0420 	stmia.w	r6, {r5, sl}
   82d66:	ddf2      	ble.n	82d4e <_svfprintf_r+0xc5a>
   82d68:	4640      	mov	r0, r8
   82d6a:	4659      	mov	r1, fp
   82d6c:	aa2b      	add	r2, sp, #172	; 0xac
   82d6e:	f004 f90f 	bl	86f90 <__ssprint_r>
   82d72:	2800      	cmp	r0, #0
   82d74:	f47f aad6 	bne.w	82324 <_svfprintf_r+0x230>
   82d78:	3f10      	subs	r7, #16
   82d7a:	2f10      	cmp	r7, #16
   82d7c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   82d7e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   82d80:	ae38      	add	r6, sp, #224	; 0xe0
   82d82:	dce9      	bgt.n	82d58 <_svfprintf_r+0xc64>
   82d84:	4698      	mov	r8, r3
   82d86:	3401      	adds	r4, #1
   82d88:	44b8      	add	r8, r7
   82d8a:	2c07      	cmp	r4, #7
   82d8c:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
   82d90:	942c      	str	r4, [sp, #176]	; 0xb0
   82d92:	e886 00a0 	stmia.w	r6, {r5, r7}
   82d96:	f77f af1e 	ble.w	82bd6 <_svfprintf_r+0xae2>
   82d9a:	980d      	ldr	r0, [sp, #52]	; 0x34
   82d9c:	990c      	ldr	r1, [sp, #48]	; 0x30
   82d9e:	aa2b      	add	r2, sp, #172	; 0xac
   82da0:	f004 f8f6 	bl	86f90 <__ssprint_r>
   82da4:	2800      	cmp	r0, #0
   82da6:	f47f aabd 	bne.w	82324 <_svfprintf_r+0x230>
   82daa:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
   82dae:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   82db0:	ae38      	add	r6, sp, #224	; 0xe0
   82db2:	e711      	b.n	82bd8 <_svfprintf_r+0xae4>
   82db4:	4694      	mov	ip, r2
   82db6:	3301      	adds	r3, #1
   82db8:	44a4      	add	ip, r4
   82dba:	2b07      	cmp	r3, #7
   82dbc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82dc0:	932c      	str	r3, [sp, #176]	; 0xb0
   82dc2:	6035      	str	r5, [r6, #0]
   82dc4:	6074      	str	r4, [r6, #4]
   82dc6:	f77f ac06 	ble.w	825d6 <_svfprintf_r+0x4e2>
   82dca:	e713      	b.n	82bf4 <_svfprintf_r+0xb00>
   82dcc:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
   82dd0:	4620      	mov	r0, r4
   82dd2:	4629      	mov	r1, r5
   82dd4:	220a      	movs	r2, #10
   82dd6:	2300      	movs	r3, #0
   82dd8:	f004 ff4a 	bl	87c70 <__aeabi_uldivmod>
   82ddc:	3230      	adds	r2, #48	; 0x30
   82dde:	f88b 2000 	strb.w	r2, [fp]
   82de2:	4620      	mov	r0, r4
   82de4:	4629      	mov	r1, r5
   82de6:	220a      	movs	r2, #10
   82de8:	2300      	movs	r3, #0
   82dea:	f004 ff41 	bl	87c70 <__aeabi_uldivmod>
   82dee:	4604      	mov	r4, r0
   82df0:	460d      	mov	r5, r1
   82df2:	ea54 0c05 	orrs.w	ip, r4, r5
   82df6:	465f      	mov	r7, fp
   82df8:	f10b 3bff 	add.w	fp, fp, #4294967295
   82dfc:	d1e8      	bne.n	82dd0 <_svfprintf_r+0xcdc>
   82dfe:	9d08      	ldr	r5, [sp, #32]
   82e00:	1bec      	subs	r4, r5, r7
   82e02:	f7ff bb05 	b.w	82410 <_svfprintf_r+0x31c>
   82e06:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82e08:	2301      	movs	r3, #1
   82e0a:	682c      	ldr	r4, [r5, #0]
   82e0c:	3504      	adds	r5, #4
   82e0e:	9510      	str	r5, [sp, #64]	; 0x40
   82e10:	2500      	movs	r5, #0
   82e12:	f7ff bad9 	b.w	823c8 <_svfprintf_r+0x2d4>
   82e16:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82e18:	682c      	ldr	r4, [r5, #0]
   82e1a:	3504      	adds	r5, #4
   82e1c:	9510      	str	r5, [sp, #64]	; 0x40
   82e1e:	2500      	movs	r5, #0
   82e20:	f7ff bad2 	b.w	823c8 <_svfprintf_r+0x2d4>
   82e24:	9d10      	ldr	r5, [sp, #64]	; 0x40
   82e26:	682c      	ldr	r4, [r5, #0]
   82e28:	3504      	adds	r5, #4
   82e2a:	9510      	str	r5, [sp, #64]	; 0x40
   82e2c:	17e5      	asrs	r5, r4, #31
   82e2e:	4622      	mov	r2, r4
   82e30:	462b      	mov	r3, r5
   82e32:	2a00      	cmp	r2, #0
   82e34:	f173 0c00 	sbcs.w	ip, r3, #0
   82e38:	f6bf ac6c 	bge.w	82714 <_svfprintf_r+0x620>
   82e3c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
   82e40:	4264      	negs	r4, r4
   82e42:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   82e46:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
   82e4a:	2301      	movs	r3, #1
   82e4c:	f7ff bac0 	b.w	823d0 <_svfprintf_r+0x2dc>
   82e50:	980d      	ldr	r0, [sp, #52]	; 0x34
   82e52:	990c      	ldr	r1, [sp, #48]	; 0x30
   82e54:	aa2b      	add	r2, sp, #172	; 0xac
   82e56:	f004 f89b 	bl	86f90 <__ssprint_r>
   82e5a:	2800      	cmp	r0, #0
   82e5c:	f47f aa62 	bne.w	82324 <_svfprintf_r+0x230>
   82e60:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82e64:	ae38      	add	r6, sp, #224	; 0xe0
   82e66:	9d14      	ldr	r5, [sp, #80]	; 0x50
   82e68:	9c25      	ldr	r4, [sp, #148]	; 0x94
   82e6a:	442f      	add	r7, r5
   82e6c:	9d11      	ldr	r5, [sp, #68]	; 0x44
   82e6e:	42ac      	cmp	r4, r5
   82e70:	db42      	blt.n	82ef8 <_svfprintf_r+0xe04>
   82e72:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82e74:	07e9      	lsls	r1, r5, #31
   82e76:	d43f      	bmi.n	82ef8 <_svfprintf_r+0xe04>
   82e78:	9811      	ldr	r0, [sp, #68]	; 0x44
   82e7a:	ebc7 050a 	rsb	r5, r7, sl
   82e7e:	1b04      	subs	r4, r0, r4
   82e80:	42ac      	cmp	r4, r5
   82e82:	bfb8      	it	lt
   82e84:	4625      	movlt	r5, r4
   82e86:	2d00      	cmp	r5, #0
   82e88:	dd0b      	ble.n	82ea2 <_svfprintf_r+0xdae>
   82e8a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82e8c:	44ac      	add	ip, r5
   82e8e:	3301      	adds	r3, #1
   82e90:	2b07      	cmp	r3, #7
   82e92:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82e96:	6037      	str	r7, [r6, #0]
   82e98:	6075      	str	r5, [r6, #4]
   82e9a:	932c      	str	r3, [sp, #176]	; 0xb0
   82e9c:	f300 824c 	bgt.w	83338 <_svfprintf_r+0x1244>
   82ea0:	3608      	adds	r6, #8
   82ea2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   82ea6:	1b64      	subs	r4, r4, r5
   82ea8:	2c00      	cmp	r4, #0
   82eaa:	f77f ab95 	ble.w	825d8 <_svfprintf_r+0x4e4>
   82eae:	2c10      	cmp	r4, #16
   82eb0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82eb2:	4d50      	ldr	r5, [pc, #320]	; (82ff4 <_svfprintf_r+0xf00>)
   82eb4:	f77f af7f 	ble.w	82db6 <_svfprintf_r+0xcc2>
   82eb8:	2710      	movs	r7, #16
   82eba:	4662      	mov	r2, ip
   82ebc:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   82ec0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   82ec4:	e004      	b.n	82ed0 <_svfprintf_r+0xddc>
   82ec6:	3608      	adds	r6, #8
   82ec8:	3c10      	subs	r4, #16
   82eca:	2c10      	cmp	r4, #16
   82ecc:	f77f af72 	ble.w	82db4 <_svfprintf_r+0xcc0>
   82ed0:	3301      	adds	r3, #1
   82ed2:	3210      	adds	r2, #16
   82ed4:	2b07      	cmp	r3, #7
   82ed6:	922d      	str	r2, [sp, #180]	; 0xb4
   82ed8:	932c      	str	r3, [sp, #176]	; 0xb0
   82eda:	e886 00a0 	stmia.w	r6, {r5, r7}
   82ede:	ddf2      	ble.n	82ec6 <_svfprintf_r+0xdd2>
   82ee0:	4640      	mov	r0, r8
   82ee2:	4651      	mov	r1, sl
   82ee4:	aa2b      	add	r2, sp, #172	; 0xac
   82ee6:	f004 f853 	bl	86f90 <__ssprint_r>
   82eea:	2800      	cmp	r0, #0
   82eec:	f47f aa1a 	bne.w	82324 <_svfprintf_r+0x230>
   82ef0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
   82ef2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82ef4:	ae38      	add	r6, sp, #224	; 0xe0
   82ef6:	e7e7      	b.n	82ec8 <_svfprintf_r+0xdd4>
   82ef8:	9d18      	ldr	r5, [sp, #96]	; 0x60
   82efa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   82efc:	44ac      	add	ip, r5
   82efe:	9d15      	ldr	r5, [sp, #84]	; 0x54
   82f00:	3301      	adds	r3, #1
   82f02:	6035      	str	r5, [r6, #0]
   82f04:	9d18      	ldr	r5, [sp, #96]	; 0x60
   82f06:	2b07      	cmp	r3, #7
   82f08:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   82f0c:	6075      	str	r5, [r6, #4]
   82f0e:	932c      	str	r3, [sp, #176]	; 0xb0
   82f10:	f300 81f4 	bgt.w	832fc <_svfprintf_r+0x1208>
   82f14:	3608      	adds	r6, #8
   82f16:	e7af      	b.n	82e78 <_svfprintf_r+0xd84>
   82f18:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82f1a:	07ea      	lsls	r2, r5, #31
   82f1c:	f53f ae2a 	bmi.w	82b74 <_svfprintf_r+0xa80>
   82f20:	3401      	adds	r4, #1
   82f22:	f10c 0801 	add.w	r8, ip, #1
   82f26:	2301      	movs	r3, #1
   82f28:	2c07      	cmp	r4, #7
   82f2a:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
   82f2e:	942c      	str	r4, [sp, #176]	; 0xb0
   82f30:	6037      	str	r7, [r6, #0]
   82f32:	6073      	str	r3, [r6, #4]
   82f34:	f77f ae4f 	ble.w	82bd6 <_svfprintf_r+0xae2>
   82f38:	e72f      	b.n	82d9a <_svfprintf_r+0xca6>
   82f3a:	980d      	ldr	r0, [sp, #52]	; 0x34
   82f3c:	990c      	ldr	r1, [sp, #48]	; 0x30
   82f3e:	aa2b      	add	r2, sp, #172	; 0xac
   82f40:	f004 f826 	bl	86f90 <__ssprint_r>
   82f44:	2800      	cmp	r0, #0
   82f46:	f47f a9ed 	bne.w	82324 <_svfprintf_r+0x230>
   82f4a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
   82f4c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   82f4e:	ae38      	add	r6, sp, #224	; 0xe0
   82f50:	e61c      	b.n	82b8c <_svfprintf_r+0xa98>
   82f52:	980d      	ldr	r0, [sp, #52]	; 0x34
   82f54:	990c      	ldr	r1, [sp, #48]	; 0x30
   82f56:	aa2b      	add	r2, sp, #172	; 0xac
   82f58:	f004 f81a 	bl	86f90 <__ssprint_r>
   82f5c:	2800      	cmp	r0, #0
   82f5e:	f47f a9e1 	bne.w	82324 <_svfprintf_r+0x230>
   82f62:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
   82f66:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
   82f68:	ae38      	add	r6, sp, #224	; 0xe0
   82f6a:	e61e      	b.n	82baa <_svfprintf_r+0xab6>
   82f6c:	980d      	ldr	r0, [sp, #52]	; 0x34
   82f6e:	990c      	ldr	r1, [sp, #48]	; 0x30
   82f70:	aa2b      	add	r2, sp, #172	; 0xac
   82f72:	f004 f80d 	bl	86f90 <__ssprint_r>
   82f76:	2800      	cmp	r0, #0
   82f78:	f47f a9d4 	bne.w	82324 <_svfprintf_r+0x230>
   82f7c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   82f80:	ae38      	add	r6, sp, #224	; 0xe0
   82f82:	f7ff bad7 	b.w	82534 <_svfprintf_r+0x440>
   82f86:	f003 ff87 	bl	86e98 <__fpclassifyd>
   82f8a:	2800      	cmp	r0, #0
   82f8c:	f040 80bb 	bne.w	83106 <_svfprintf_r+0x1012>
   82f90:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82f92:	4f19      	ldr	r7, [pc, #100]	; (82ff8 <_svfprintf_r+0xf04>)
   82f94:	4b19      	ldr	r3, [pc, #100]	; (82ffc <_svfprintf_r+0xf08>)
   82f96:	f04f 0c03 	mov.w	ip, #3
   82f9a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
   82f9e:	9409      	str	r4, [sp, #36]	; 0x24
   82fa0:	900a      	str	r0, [sp, #40]	; 0x28
   82fa2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   82fa6:	9014      	str	r0, [sp, #80]	; 0x50
   82fa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   82fac:	bfd8      	it	le
   82fae:	461f      	movle	r7, r3
   82fb0:	4664      	mov	r4, ip
   82fb2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   82fb6:	f7ff ba34 	b.w	82422 <_svfprintf_r+0x32e>
   82fba:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82fbc:	0664      	lsls	r4, r4, #25
   82fbe:	f140 8150 	bpl.w	83262 <_svfprintf_r+0x116e>
   82fc2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   82fc6:	2500      	movs	r5, #0
   82fc8:	f8bc 4000 	ldrh.w	r4, [ip]
   82fcc:	f10c 0c04 	add.w	ip, ip, #4
   82fd0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   82fd4:	f7ff b9e4 	b.w	823a0 <_svfprintf_r+0x2ac>
   82fd8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   82fdc:	f01c 0f10 	tst.w	ip, #16
   82fe0:	f000 8146 	beq.w	83270 <_svfprintf_r+0x117c>
   82fe4:	9c10      	ldr	r4, [sp, #64]	; 0x40
   82fe6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   82fe8:	6823      	ldr	r3, [r4, #0]
   82fea:	3404      	adds	r4, #4
   82fec:	9410      	str	r4, [sp, #64]	; 0x40
   82fee:	601d      	str	r5, [r3, #0]
   82ff0:	f7ff b8a6 	b.w	82140 <_svfprintf_r+0x4c>
   82ff4:	00088380 	.word	0x00088380
   82ff8:	0008839c 	.word	0x0008839c
   82ffc:	00088398 	.word	0x00088398
   83000:	462c      	mov	r4, r5
   83002:	463d      	mov	r5, r7
   83004:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   83006:	4694      	mov	ip, r2
   83008:	3301      	adds	r3, #1
   8300a:	44a4      	add	ip, r4
   8300c:	2b07      	cmp	r3, #7
   8300e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   83012:	932c      	str	r3, [sp, #176]	; 0xb0
   83014:	6035      	str	r5, [r6, #0]
   83016:	6074      	str	r4, [r6, #4]
   83018:	f73f af1a 	bgt.w	82e50 <_svfprintf_r+0xd5c>
   8301c:	3608      	adds	r6, #8
   8301e:	e722      	b.n	82e66 <_svfprintf_r+0xd72>
   83020:	980d      	ldr	r0, [sp, #52]	; 0x34
   83022:	990c      	ldr	r1, [sp, #48]	; 0x30
   83024:	aa2b      	add	r2, sp, #172	; 0xac
   83026:	f003 ffb3 	bl	86f90 <__ssprint_r>
   8302a:	2800      	cmp	r0, #0
   8302c:	f47f a97a 	bne.w	82324 <_svfprintf_r+0x230>
   83030:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   83034:	ae38      	add	r6, sp, #224	; 0xe0
   83036:	e507      	b.n	82a48 <_svfprintf_r+0x954>
   83038:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
   8303a:	49b7      	ldr	r1, [pc, #732]	; (83318 <_svfprintf_r+0x1224>)
   8303c:	3201      	adds	r2, #1
   8303e:	f10c 0c01 	add.w	ip, ip, #1
   83042:	2001      	movs	r0, #1
   83044:	2a07      	cmp	r2, #7
   83046:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   8304a:	922c      	str	r2, [sp, #176]	; 0xb0
   8304c:	6031      	str	r1, [r6, #0]
   8304e:	6070      	str	r0, [r6, #4]
   83050:	f300 80f7 	bgt.w	83242 <_svfprintf_r+0x114e>
   83054:	3608      	adds	r6, #8
   83056:	461c      	mov	r4, r3
   83058:	b92c      	cbnz	r4, 83066 <_svfprintf_r+0xf72>
   8305a:	9d11      	ldr	r5, [sp, #68]	; 0x44
   8305c:	b91d      	cbnz	r5, 83066 <_svfprintf_r+0xf72>
   8305e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83060:	07e8      	lsls	r0, r5, #31
   83062:	f57f aab9 	bpl.w	825d8 <_svfprintf_r+0x4e4>
   83066:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   83068:	9d15      	ldr	r5, [sp, #84]	; 0x54
   8306a:	9918      	ldr	r1, [sp, #96]	; 0x60
   8306c:	3301      	adds	r3, #1
   8306e:	6035      	str	r5, [r6, #0]
   83070:	9d18      	ldr	r5, [sp, #96]	; 0x60
   83072:	4461      	add	r1, ip
   83074:	2b07      	cmp	r3, #7
   83076:	912d      	str	r1, [sp, #180]	; 0xb4
   83078:	6075      	str	r5, [r6, #4]
   8307a:	932c      	str	r3, [sp, #176]	; 0xb0
   8307c:	f300 81de 	bgt.w	8343c <_svfprintf_r+0x1348>
   83080:	f106 0208 	add.w	r2, r6, #8
   83084:	4264      	negs	r4, r4
   83086:	2c00      	cmp	r4, #0
   83088:	f340 810b 	ble.w	832a2 <_svfprintf_r+0x11ae>
   8308c:	2c10      	cmp	r4, #16
   8308e:	4da3      	ldr	r5, [pc, #652]	; (8331c <_svfprintf_r+0x1228>)
   83090:	f340 8148 	ble.w	83324 <_svfprintf_r+0x1230>
   83094:	46a3      	mov	fp, r4
   83096:	2610      	movs	r6, #16
   83098:	460c      	mov	r4, r1
   8309a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   8309e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   830a2:	e006      	b.n	830b2 <_svfprintf_r+0xfbe>
   830a4:	3208      	adds	r2, #8
   830a6:	f1ab 0b10 	sub.w	fp, fp, #16
   830aa:	f1bb 0f10 	cmp.w	fp, #16
   830ae:	f340 8137 	ble.w	83320 <_svfprintf_r+0x122c>
   830b2:	3301      	adds	r3, #1
   830b4:	3410      	adds	r4, #16
   830b6:	2b07      	cmp	r3, #7
   830b8:	942d      	str	r4, [sp, #180]	; 0xb4
   830ba:	932c      	str	r3, [sp, #176]	; 0xb0
   830bc:	e882 0060 	stmia.w	r2, {r5, r6}
   830c0:	ddf0      	ble.n	830a4 <_svfprintf_r+0xfb0>
   830c2:	4640      	mov	r0, r8
   830c4:	4651      	mov	r1, sl
   830c6:	aa2b      	add	r2, sp, #172	; 0xac
   830c8:	f003 ff62 	bl	86f90 <__ssprint_r>
   830cc:	2800      	cmp	r0, #0
   830ce:	f47f a929 	bne.w	82324 <_svfprintf_r+0x230>
   830d2:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
   830d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   830d6:	aa38      	add	r2, sp, #224	; 0xe0
   830d8:	e7e5      	b.n	830a6 <_svfprintf_r+0xfb2>
   830da:	9c09      	ldr	r4, [sp, #36]	; 0x24
   830dc:	f109 0901 	add.w	r9, r9, #1
   830e0:	f044 0420 	orr.w	r4, r4, #32
   830e4:	9409      	str	r4, [sp, #36]	; 0x24
   830e6:	f893 8001 	ldrb.w	r8, [r3, #1]
   830ea:	f7ff b85f 	b.w	821ac <_svfprintf_r+0xb8>
   830ee:	980d      	ldr	r0, [sp, #52]	; 0x34
   830f0:	990c      	ldr	r1, [sp, #48]	; 0x30
   830f2:	aa2b      	add	r2, sp, #172	; 0xac
   830f4:	f003 ff4c 	bl	86f90 <__ssprint_r>
   830f8:	2800      	cmp	r0, #0
   830fa:	f47f a913 	bne.w	82324 <_svfprintf_r+0x230>
   830fe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   83102:	ae38      	add	r6, sp, #224	; 0xe0
   83104:	e4b6      	b.n	82a74 <_svfprintf_r+0x980>
   83106:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   83108:	f028 0a20 	bic.w	sl, r8, #32
   8310c:	3501      	adds	r5, #1
   8310e:	f000 80a5 	beq.w	8325c <_svfprintf_r+0x1168>
   83112:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   83116:	d104      	bne.n	83122 <_svfprintf_r+0x102e>
   83118:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8311a:	2d00      	cmp	r5, #0
   8311c:	bf08      	it	eq
   8311e:	2501      	moveq	r5, #1
   83120:	950a      	str	r5, [sp, #40]	; 0x28
   83122:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   83126:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   8312a:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
   8312e:	2b00      	cmp	r3, #0
   83130:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
   83134:	f2c0 819c 	blt.w	83470 <_svfprintf_r+0x137c>
   83138:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
   8313c:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
   83140:	f04f 0b00 	mov.w	fp, #0
   83144:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
   83148:	f000 819b 	beq.w	83482 <_svfprintf_r+0x138e>
   8314c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
   83150:	f000 81a9 	beq.w	834a6 <_svfprintf_r+0x13b2>
   83154:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   83158:	bf0a      	itet	eq
   8315a:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
   8315c:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   8315e:	1c65      	addeq	r5, r4, #1
   83160:	2002      	movs	r0, #2
   83162:	a925      	add	r1, sp, #148	; 0x94
   83164:	aa26      	add	r2, sp, #152	; 0x98
   83166:	ab29      	add	r3, sp, #164	; 0xa4
   83168:	e88d 0021 	stmia.w	sp, {r0, r5}
   8316c:	9203      	str	r2, [sp, #12]
   8316e:	9304      	str	r3, [sp, #16]
   83170:	9102      	str	r1, [sp, #8]
   83172:	980d      	ldr	r0, [sp, #52]	; 0x34
   83174:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
   83178:	f001 fa32 	bl	845e0 <_dtoa_r>
   8317c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
   83180:	4607      	mov	r7, r0
   83182:	d002      	beq.n	8318a <_svfprintf_r+0x1096>
   83184:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   83188:	d105      	bne.n	83196 <_svfprintf_r+0x10a2>
   8318a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   8318e:	f01c 0f01 	tst.w	ip, #1
   83192:	f000 819c 	beq.w	834ce <_svfprintf_r+0x13da>
   83196:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   8319a:	eb07 0405 	add.w	r4, r7, r5
   8319e:	f000 811c 	beq.w	833da <_svfprintf_r+0x12e6>
   831a2:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
   831a6:	2200      	movs	r2, #0
   831a8:	2300      	movs	r3, #0
   831aa:	f004 fd07 	bl	87bbc <__aeabi_dcmpeq>
   831ae:	2800      	cmp	r0, #0
   831b0:	f040 8105 	bne.w	833be <_svfprintf_r+0x12ca>
   831b4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   831b6:	429c      	cmp	r4, r3
   831b8:	d906      	bls.n	831c8 <_svfprintf_r+0x10d4>
   831ba:	2130      	movs	r1, #48	; 0x30
   831bc:	1c5a      	adds	r2, r3, #1
   831be:	9229      	str	r2, [sp, #164]	; 0xa4
   831c0:	7019      	strb	r1, [r3, #0]
   831c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   831c4:	429c      	cmp	r4, r3
   831c6:	d8f9      	bhi.n	831bc <_svfprintf_r+0x10c8>
   831c8:	1bdb      	subs	r3, r3, r7
   831ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   831ce:	9311      	str	r3, [sp, #68]	; 0x44
   831d0:	f000 80ed 	beq.w	833ae <_svfprintf_r+0x12ba>
   831d4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   831d8:	f340 81f2 	ble.w	835c0 <_svfprintf_r+0x14cc>
   831dc:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
   831e0:	f000 8168 	beq.w	834b4 <_svfprintf_r+0x13c0>
   831e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
   831e6:	9414      	str	r4, [sp, #80]	; 0x50
   831e8:	9c11      	ldr	r4, [sp, #68]	; 0x44
   831ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
   831ec:	42ac      	cmp	r4, r5
   831ee:	f300 8132 	bgt.w	83456 <_svfprintf_r+0x1362>
   831f2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   831f6:	f01c 0f01 	tst.w	ip, #1
   831fa:	f040 81ad 	bne.w	83558 <_svfprintf_r+0x1464>
   831fe:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
   83202:	462c      	mov	r4, r5
   83204:	f04f 0867 	mov.w	r8, #103	; 0x67
   83208:	f1bb 0f00 	cmp.w	fp, #0
   8320c:	f040 80b2 	bne.w	83374 <_svfprintf_r+0x1280>
   83210:	9d12      	ldr	r5, [sp, #72]	; 0x48
   83212:	930b      	str	r3, [sp, #44]	; 0x2c
   83214:	9509      	str	r5, [sp, #36]	; 0x24
   83216:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
   8321a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   8321e:	f7ff b900 	b.w	82422 <_svfprintf_r+0x32e>
   83222:	980d      	ldr	r0, [sp, #52]	; 0x34
   83224:	2140      	movs	r1, #64	; 0x40
   83226:	f002 fdfd 	bl	85e24 <_malloc_r>
   8322a:	6020      	str	r0, [r4, #0]
   8322c:	6120      	str	r0, [r4, #16]
   8322e:	2800      	cmp	r0, #0
   83230:	f000 81bf 	beq.w	835b2 <_svfprintf_r+0x14be>
   83234:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
   83238:	2340      	movs	r3, #64	; 0x40
   8323a:	f8cc 3014 	str.w	r3, [ip, #20]
   8323e:	f7fe bf6f 	b.w	82120 <_svfprintf_r+0x2c>
   83242:	980d      	ldr	r0, [sp, #52]	; 0x34
   83244:	990c      	ldr	r1, [sp, #48]	; 0x30
   83246:	aa2b      	add	r2, sp, #172	; 0xac
   83248:	f003 fea2 	bl	86f90 <__ssprint_r>
   8324c:	2800      	cmp	r0, #0
   8324e:	f47f a869 	bne.w	82324 <_svfprintf_r+0x230>
   83252:	9c25      	ldr	r4, [sp, #148]	; 0x94
   83254:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   83258:	ae38      	add	r6, sp, #224	; 0xe0
   8325a:	e6fd      	b.n	83058 <_svfprintf_r+0xf64>
   8325c:	2406      	movs	r4, #6
   8325e:	940a      	str	r4, [sp, #40]	; 0x28
   83260:	e75f      	b.n	83122 <_svfprintf_r+0x102e>
   83262:	9d10      	ldr	r5, [sp, #64]	; 0x40
   83264:	682c      	ldr	r4, [r5, #0]
   83266:	3504      	adds	r5, #4
   83268:	9510      	str	r5, [sp, #64]	; 0x40
   8326a:	2500      	movs	r5, #0
   8326c:	f7ff b898 	b.w	823a0 <_svfprintf_r+0x2ac>
   83270:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   83274:	f01c 0f40 	tst.w	ip, #64	; 0x40
   83278:	f000 8087 	beq.w	8338a <_svfprintf_r+0x1296>
   8327c:	9c10      	ldr	r4, [sp, #64]	; 0x40
   8327e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   83280:	6823      	ldr	r3, [r4, #0]
   83282:	3404      	adds	r4, #4
   83284:	9410      	str	r4, [sp, #64]	; 0x40
   83286:	801d      	strh	r5, [r3, #0]
   83288:	f7fe bf5a 	b.w	82140 <_svfprintf_r+0x4c>
   8328c:	980d      	ldr	r0, [sp, #52]	; 0x34
   8328e:	990c      	ldr	r1, [sp, #48]	; 0x30
   83290:	aa2b      	add	r2, sp, #172	; 0xac
   83292:	f003 fe7d 	bl	86f90 <__ssprint_r>
   83296:	2800      	cmp	r0, #0
   83298:	f47f a844 	bne.w	82324 <_svfprintf_r+0x230>
   8329c:	992d      	ldr	r1, [sp, #180]	; 0xb4
   8329e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   832a0:	aa38      	add	r2, sp, #224	; 0xe0
   832a2:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   832a6:	3301      	adds	r3, #1
   832a8:	9c11      	ldr	r4, [sp, #68]	; 0x44
   832aa:	448c      	add	ip, r1
   832ac:	2b07      	cmp	r3, #7
   832ae:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
   832b2:	932c      	str	r3, [sp, #176]	; 0xb0
   832b4:	6017      	str	r7, [r2, #0]
   832b6:	6054      	str	r4, [r2, #4]
   832b8:	f73f ac9c 	bgt.w	82bf4 <_svfprintf_r+0xb00>
   832bc:	f102 0608 	add.w	r6, r2, #8
   832c0:	f7ff b98a 	b.w	825d8 <_svfprintf_r+0x4e4>
   832c4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   832c8:	f7fe feb2 	bl	82030 <strlen>
   832cc:	9510      	str	r5, [sp, #64]	; 0x40
   832ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   832d0:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
   832d4:	4604      	mov	r4, r0
   832d6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   832da:	9514      	str	r5, [sp, #80]	; 0x50
   832dc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   832e0:	f7ff b89f 	b.w	82422 <_svfprintf_r+0x32e>
   832e4:	980d      	ldr	r0, [sp, #52]	; 0x34
   832e6:	990c      	ldr	r1, [sp, #48]	; 0x30
   832e8:	aa2b      	add	r2, sp, #172	; 0xac
   832ea:	f003 fe51 	bl	86f90 <__ssprint_r>
   832ee:	2800      	cmp	r0, #0
   832f0:	f47f a818 	bne.w	82324 <_svfprintf_r+0x230>
   832f4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   832f8:	ae38      	add	r6, sp, #224	; 0xe0
   832fa:	e4d6      	b.n	82caa <_svfprintf_r+0xbb6>
   832fc:	980d      	ldr	r0, [sp, #52]	; 0x34
   832fe:	990c      	ldr	r1, [sp, #48]	; 0x30
   83300:	aa2b      	add	r2, sp, #172	; 0xac
   83302:	f003 fe45 	bl	86f90 <__ssprint_r>
   83306:	2800      	cmp	r0, #0
   83308:	f47f a80c 	bne.w	82324 <_svfprintf_r+0x230>
   8330c:	9c25      	ldr	r4, [sp, #148]	; 0x94
   8330e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   83312:	ae38      	add	r6, sp, #224	; 0xe0
   83314:	e5b0      	b.n	82e78 <_svfprintf_r+0xd84>
   83316:	bf00      	nop
   83318:	000882f0 	.word	0x000882f0
   8331c:	00088380 	.word	0x00088380
   83320:	4621      	mov	r1, r4
   83322:	465c      	mov	r4, fp
   83324:	3301      	adds	r3, #1
   83326:	4421      	add	r1, r4
   83328:	2b07      	cmp	r3, #7
   8332a:	912d      	str	r1, [sp, #180]	; 0xb4
   8332c:	932c      	str	r3, [sp, #176]	; 0xb0
   8332e:	6015      	str	r5, [r2, #0]
   83330:	6054      	str	r4, [r2, #4]
   83332:	dcab      	bgt.n	8328c <_svfprintf_r+0x1198>
   83334:	3208      	adds	r2, #8
   83336:	e7b4      	b.n	832a2 <_svfprintf_r+0x11ae>
   83338:	980d      	ldr	r0, [sp, #52]	; 0x34
   8333a:	990c      	ldr	r1, [sp, #48]	; 0x30
   8333c:	aa2b      	add	r2, sp, #172	; 0xac
   8333e:	f003 fe27 	bl	86f90 <__ssprint_r>
   83342:	2800      	cmp	r0, #0
   83344:	f47e afee 	bne.w	82324 <_svfprintf_r+0x230>
   83348:	9c25      	ldr	r4, [sp, #148]	; 0x94
   8334a:	9911      	ldr	r1, [sp, #68]	; 0x44
   8334c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
   83350:	1b0c      	subs	r4, r1, r4
   83352:	ae38      	add	r6, sp, #224	; 0xe0
   83354:	e5a5      	b.n	82ea2 <_svfprintf_r+0xdae>
   83356:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   83358:	46ba      	mov	sl, r7
   8335a:	2c06      	cmp	r4, #6
   8335c:	bf28      	it	cs
   8335e:	2406      	movcs	r4, #6
   83360:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
   83364:	970a      	str	r7, [sp, #40]	; 0x28
   83366:	9714      	str	r7, [sp, #80]	; 0x50
   83368:	9510      	str	r5, [sp, #64]	; 0x40
   8336a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   8336e:	4f97      	ldr	r7, [pc, #604]	; (835cc <_svfprintf_r+0x14d8>)
   83370:	f7ff b857 	b.w	82422 <_svfprintf_r+0x32e>
   83374:	9d12      	ldr	r5, [sp, #72]	; 0x48
   83376:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
   8337a:	9509      	str	r5, [sp, #36]	; 0x24
   8337c:	2500      	movs	r5, #0
   8337e:	930b      	str	r3, [sp, #44]	; 0x2c
   83380:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
   83384:	950a      	str	r5, [sp, #40]	; 0x28
   83386:	f7ff b84f 	b.w	82428 <_svfprintf_r+0x334>
   8338a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   8338e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   83390:	f8dc 3000 	ldr.w	r3, [ip]
   83394:	f10c 0c04 	add.w	ip, ip, #4
   83398:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
   8339c:	601c      	str	r4, [r3, #0]
   8339e:	f7fe becf 	b.w	82140 <_svfprintf_r+0x4c>
   833a2:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
   833a6:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
   833aa:	f7ff ba99 	b.w	828e0 <_svfprintf_r+0x7ec>
   833ae:	9b25      	ldr	r3, [sp, #148]	; 0x94
   833b0:	1cdc      	adds	r4, r3, #3
   833b2:	db19      	blt.n	833e8 <_svfprintf_r+0x12f4>
   833b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   833b6:	429c      	cmp	r4, r3
   833b8:	db16      	blt.n	833e8 <_svfprintf_r+0x12f4>
   833ba:	9314      	str	r3, [sp, #80]	; 0x50
   833bc:	e714      	b.n	831e8 <_svfprintf_r+0x10f4>
   833be:	4623      	mov	r3, r4
   833c0:	e702      	b.n	831c8 <_svfprintf_r+0x10d4>
   833c2:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
   833c6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   833ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   833cc:	9510      	str	r5, [sp, #64]	; 0x40
   833ce:	900a      	str	r0, [sp, #40]	; 0x28
   833d0:	9014      	str	r0, [sp, #80]	; 0x50
   833d2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
   833d6:	f7ff b824 	b.w	82422 <_svfprintf_r+0x32e>
   833da:	783b      	ldrb	r3, [r7, #0]
   833dc:	2b30      	cmp	r3, #48	; 0x30
   833de:	f000 80ad 	beq.w	8353c <_svfprintf_r+0x1448>
   833e2:	9d25      	ldr	r5, [sp, #148]	; 0x94
   833e4:	442c      	add	r4, r5
   833e6:	e6dc      	b.n	831a2 <_svfprintf_r+0x10ae>
   833e8:	f1a8 0802 	sub.w	r8, r8, #2
   833ec:	1e59      	subs	r1, r3, #1
   833ee:	2900      	cmp	r1, #0
   833f0:	9125      	str	r1, [sp, #148]	; 0x94
   833f2:	bfba      	itte	lt
   833f4:	4249      	neglt	r1, r1
   833f6:	232d      	movlt	r3, #45	; 0x2d
   833f8:	232b      	movge	r3, #43	; 0x2b
   833fa:	2909      	cmp	r1, #9
   833fc:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
   83400:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
   83404:	dc65      	bgt.n	834d2 <_svfprintf_r+0x13de>
   83406:	2330      	movs	r3, #48	; 0x30
   83408:	3130      	adds	r1, #48	; 0x30
   8340a:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
   8340e:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
   83412:	ab28      	add	r3, sp, #160	; 0xa0
   83414:	9d11      	ldr	r5, [sp, #68]	; 0x44
   83416:	aa27      	add	r2, sp, #156	; 0x9c
   83418:	9c11      	ldr	r4, [sp, #68]	; 0x44
   8341a:	1a9a      	subs	r2, r3, r2
   8341c:	2d01      	cmp	r5, #1
   8341e:	9219      	str	r2, [sp, #100]	; 0x64
   83420:	4414      	add	r4, r2
   83422:	f340 80b7 	ble.w	83594 <_svfprintf_r+0x14a0>
   83426:	3401      	adds	r4, #1
   83428:	2500      	movs	r5, #0
   8342a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   8342e:	9514      	str	r5, [sp, #80]	; 0x50
   83430:	e6ea      	b.n	83208 <_svfprintf_r+0x1114>
   83432:	2400      	movs	r4, #0
   83434:	4681      	mov	r9, r0
   83436:	940a      	str	r4, [sp, #40]	; 0x28
   83438:	f7fe beba 	b.w	821b0 <_svfprintf_r+0xbc>
   8343c:	980d      	ldr	r0, [sp, #52]	; 0x34
   8343e:	990c      	ldr	r1, [sp, #48]	; 0x30
   83440:	aa2b      	add	r2, sp, #172	; 0xac
   83442:	f003 fda5 	bl	86f90 <__ssprint_r>
   83446:	2800      	cmp	r0, #0
   83448:	f47e af6c 	bne.w	82324 <_svfprintf_r+0x230>
   8344c:	9c25      	ldr	r4, [sp, #148]	; 0x94
   8344e:	992d      	ldr	r1, [sp, #180]	; 0xb4
   83450:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
   83452:	aa38      	add	r2, sp, #224	; 0xe0
   83454:	e616      	b.n	83084 <_svfprintf_r+0xf90>
   83456:	9c14      	ldr	r4, [sp, #80]	; 0x50
   83458:	9d11      	ldr	r5, [sp, #68]	; 0x44
   8345a:	2c00      	cmp	r4, #0
   8345c:	bfd4      	ite	le
   8345e:	f1c4 0402 	rsble	r4, r4, #2
   83462:	2401      	movgt	r4, #1
   83464:	442c      	add	r4, r5
   83466:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   8346a:	f04f 0867 	mov.w	r8, #103	; 0x67
   8346e:	e6cb      	b.n	83208 <_svfprintf_r+0x1114>
   83470:	9917      	ldr	r1, [sp, #92]	; 0x5c
   83472:	9816      	ldr	r0, [sp, #88]	; 0x58
   83474:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83478:	9020      	str	r0, [sp, #128]	; 0x80
   8347a:	9121      	str	r1, [sp, #132]	; 0x84
   8347c:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   83480:	e660      	b.n	83144 <_svfprintf_r+0x1050>
   83482:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   83484:	2003      	movs	r0, #3
   83486:	a925      	add	r1, sp, #148	; 0x94
   83488:	aa26      	add	r2, sp, #152	; 0x98
   8348a:	ab29      	add	r3, sp, #164	; 0xa4
   8348c:	9501      	str	r5, [sp, #4]
   8348e:	9000      	str	r0, [sp, #0]
   83490:	9203      	str	r2, [sp, #12]
   83492:	9304      	str	r3, [sp, #16]
   83494:	9102      	str	r1, [sp, #8]
   83496:	980d      	ldr	r0, [sp, #52]	; 0x34
   83498:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
   8349c:	f001 f8a0 	bl	845e0 <_dtoa_r>
   834a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   834a2:	4607      	mov	r7, r0
   834a4:	e677      	b.n	83196 <_svfprintf_r+0x10a2>
   834a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   834a8:	2003      	movs	r0, #3
   834aa:	a925      	add	r1, sp, #148	; 0x94
   834ac:	aa26      	add	r2, sp, #152	; 0x98
   834ae:	ab29      	add	r3, sp, #164	; 0xa4
   834b0:	9401      	str	r4, [sp, #4]
   834b2:	e7ec      	b.n	8348e <_svfprintf_r+0x139a>
   834b4:	9d25      	ldr	r5, [sp, #148]	; 0x94
   834b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   834b8:	2d00      	cmp	r5, #0
   834ba:	9514      	str	r5, [sp, #80]	; 0x50
   834bc:	dd63      	ble.n	83586 <_svfprintf_r+0x1492>
   834be:	bbb4      	cbnz	r4, 8352e <_svfprintf_r+0x143a>
   834c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
   834c2:	07e8      	lsls	r0, r5, #31
   834c4:	d433      	bmi.n	8352e <_svfprintf_r+0x143a>
   834c6:	9c14      	ldr	r4, [sp, #80]	; 0x50
   834c8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   834cc:	e69c      	b.n	83208 <_svfprintf_r+0x1114>
   834ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
   834d0:	e67a      	b.n	831c8 <_svfprintf_r+0x10d4>
   834d2:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
   834d6:	4d3e      	ldr	r5, [pc, #248]	; (835d0 <_svfprintf_r+0x14dc>)
   834d8:	17cb      	asrs	r3, r1, #31
   834da:	fb85 5001 	smull	r5, r0, r5, r1
   834de:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
   834e2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   834e6:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
   834ea:	2809      	cmp	r0, #9
   834ec:	4613      	mov	r3, r2
   834ee:	f101 0230 	add.w	r2, r1, #48	; 0x30
   834f2:	701a      	strb	r2, [r3, #0]
   834f4:	4601      	mov	r1, r0
   834f6:	f103 32ff 	add.w	r2, r3, #4294967295
   834fa:	dcec      	bgt.n	834d6 <_svfprintf_r+0x13e2>
   834fc:	f100 0130 	add.w	r1, r0, #48	; 0x30
   83500:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
   83504:	b2c9      	uxtb	r1, r1
   83506:	4294      	cmp	r4, r2
   83508:	f803 1c01 	strb.w	r1, [r3, #-1]
   8350c:	d95a      	bls.n	835c4 <_svfprintf_r+0x14d0>
   8350e:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
   83512:	461a      	mov	r2, r3
   83514:	e001      	b.n	8351a <_svfprintf_r+0x1426>
   83516:	f812 1b01 	ldrb.w	r1, [r2], #1
   8351a:	42a2      	cmp	r2, r4
   8351c:	f800 1f01 	strb.w	r1, [r0, #1]!
   83520:	d1f9      	bne.n	83516 <_svfprintf_r+0x1422>
   83522:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
   83526:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
   8352a:	3bf6      	subs	r3, #246	; 0xf6
   8352c:	e772      	b.n	83414 <_svfprintf_r+0x1320>
   8352e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   83530:	1c6c      	adds	r4, r5, #1
   83532:	9d14      	ldr	r5, [sp, #80]	; 0x50
   83534:	442c      	add	r4, r5
   83536:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   8353a:	e665      	b.n	83208 <_svfprintf_r+0x1114>
   8353c:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
   83540:	2200      	movs	r2, #0
   83542:	2300      	movs	r3, #0
   83544:	f004 fb3a 	bl	87bbc <__aeabi_dcmpeq>
   83548:	2800      	cmp	r0, #0
   8354a:	f47f af4a 	bne.w	833e2 <_svfprintf_r+0x12ee>
   8354e:	f1c5 0501 	rsb	r5, r5, #1
   83552:	9525      	str	r5, [sp, #148]	; 0x94
   83554:	442c      	add	r4, r5
   83556:	e624      	b.n	831a2 <_svfprintf_r+0x10ae>
   83558:	9d14      	ldr	r5, [sp, #80]	; 0x50
   8355a:	f04f 0867 	mov.w	r8, #103	; 0x67
   8355e:	1c6c      	adds	r4, r5, #1
   83560:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   83564:	e650      	b.n	83208 <_svfprintf_r+0x1114>
   83566:	9d10      	ldr	r5, [sp, #64]	; 0x40
   83568:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   8356c:	682d      	ldr	r5, [r5, #0]
   8356e:	f10c 0304 	add.w	r3, ip, #4
   83572:	2d00      	cmp	r5, #0
   83574:	f899 8001 	ldrb.w	r8, [r9, #1]
   83578:	950a      	str	r5, [sp, #40]	; 0x28
   8357a:	9310      	str	r3, [sp, #64]	; 0x40
   8357c:	4681      	mov	r9, r0
   8357e:	f6be ae15 	bge.w	821ac <_svfprintf_r+0xb8>
   83582:	f7fe be10 	b.w	821a6 <_svfprintf_r+0xb2>
   83586:	b97c      	cbnz	r4, 835a8 <_svfprintf_r+0x14b4>
   83588:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8358a:	07e9      	lsls	r1, r5, #31
   8358c:	d40c      	bmi.n	835a8 <_svfprintf_r+0x14b4>
   8358e:	2301      	movs	r3, #1
   83590:	461c      	mov	r4, r3
   83592:	e639      	b.n	83208 <_svfprintf_r+0x1114>
   83594:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
   83598:	f01c 0301 	ands.w	r3, ip, #1
   8359c:	f47f af43 	bne.w	83426 <_svfprintf_r+0x1332>
   835a0:	9314      	str	r3, [sp, #80]	; 0x50
   835a2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   835a6:	e62f      	b.n	83208 <_svfprintf_r+0x1114>
   835a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   835aa:	1cac      	adds	r4, r5, #2
   835ac:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
   835b0:	e62a      	b.n	83208 <_svfprintf_r+0x1114>
   835b2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   835b4:	230c      	movs	r3, #12
   835b6:	602b      	str	r3, [r5, #0]
   835b8:	f04f 30ff 	mov.w	r0, #4294967295
   835bc:	f7fe beba 	b.w	82334 <_svfprintf_r+0x240>
   835c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
   835c2:	e713      	b.n	833ec <_svfprintf_r+0x12f8>
   835c4:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
   835c8:	e724      	b.n	83414 <_svfprintf_r+0x1320>
   835ca:	bf00      	nop
   835cc:	000883c8 	.word	0x000883c8
   835d0:	66666667 	.word	0x66666667

000835d4 <__sprint_r.part.0>:
   835d4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   835d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   835da:	049c      	lsls	r4, r3, #18
   835dc:	460e      	mov	r6, r1
   835de:	4680      	mov	r8, r0
   835e0:	4691      	mov	r9, r2
   835e2:	d52a      	bpl.n	8363a <__sprint_r.part.0+0x66>
   835e4:	6893      	ldr	r3, [r2, #8]
   835e6:	6812      	ldr	r2, [r2, #0]
   835e8:	f102 0a08 	add.w	sl, r2, #8
   835ec:	b31b      	cbz	r3, 83636 <__sprint_r.part.0+0x62>
   835ee:	e91a 00a0 	ldmdb	sl, {r5, r7}
   835f2:	08bf      	lsrs	r7, r7, #2
   835f4:	d017      	beq.n	83626 <__sprint_r.part.0+0x52>
   835f6:	3d04      	subs	r5, #4
   835f8:	2400      	movs	r4, #0
   835fa:	e001      	b.n	83600 <__sprint_r.part.0+0x2c>
   835fc:	42a7      	cmp	r7, r4
   835fe:	d010      	beq.n	83622 <__sprint_r.part.0+0x4e>
   83600:	4640      	mov	r0, r8
   83602:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83606:	4632      	mov	r2, r6
   83608:	f002 f85c 	bl	856c4 <_fputwc_r>
   8360c:	1c43      	adds	r3, r0, #1
   8360e:	f104 0401 	add.w	r4, r4, #1
   83612:	d1f3      	bne.n	835fc <__sprint_r.part.0+0x28>
   83614:	2300      	movs	r3, #0
   83616:	f8c9 3008 	str.w	r3, [r9, #8]
   8361a:	f8c9 3004 	str.w	r3, [r9, #4]
   8361e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83622:	f8d9 3008 	ldr.w	r3, [r9, #8]
   83626:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8362a:	f8c9 3008 	str.w	r3, [r9, #8]
   8362e:	f10a 0a08 	add.w	sl, sl, #8
   83632:	2b00      	cmp	r3, #0
   83634:	d1db      	bne.n	835ee <__sprint_r.part.0+0x1a>
   83636:	2000      	movs	r0, #0
   83638:	e7ec      	b.n	83614 <__sprint_r.part.0+0x40>
   8363a:	f002 f9bd 	bl	859b8 <__sfvwrite_r>
   8363e:	2300      	movs	r3, #0
   83640:	f8c9 3008 	str.w	r3, [r9, #8]
   83644:	f8c9 3004 	str.w	r3, [r9, #4]
   83648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0008364c <_vfiprintf_r>:
   8364c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83650:	b0b1      	sub	sp, #196	; 0xc4
   83652:	461c      	mov	r4, r3
   83654:	9102      	str	r1, [sp, #8]
   83656:	4690      	mov	r8, r2
   83658:	9308      	str	r3, [sp, #32]
   8365a:	9006      	str	r0, [sp, #24]
   8365c:	b118      	cbz	r0, 83666 <_vfiprintf_r+0x1a>
   8365e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83660:	2b00      	cmp	r3, #0
   83662:	f000 80e8 	beq.w	83836 <_vfiprintf_r+0x1ea>
   83666:	9d02      	ldr	r5, [sp, #8]
   83668:	89ab      	ldrh	r3, [r5, #12]
   8366a:	b29a      	uxth	r2, r3
   8366c:	0490      	lsls	r0, r2, #18
   8366e:	d407      	bmi.n	83680 <_vfiprintf_r+0x34>
   83670:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83672:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83676:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   8367a:	81ab      	strh	r3, [r5, #12]
   8367c:	b29a      	uxth	r2, r3
   8367e:	6669      	str	r1, [r5, #100]	; 0x64
   83680:	0711      	lsls	r1, r2, #28
   83682:	f140 80b7 	bpl.w	837f4 <_vfiprintf_r+0x1a8>
   83686:	f8dd b008 	ldr.w	fp, [sp, #8]
   8368a:	f8db 3010 	ldr.w	r3, [fp, #16]
   8368e:	2b00      	cmp	r3, #0
   83690:	f000 80b0 	beq.w	837f4 <_vfiprintf_r+0x1a8>
   83694:	f002 021a 	and.w	r2, r2, #26
   83698:	2a0a      	cmp	r2, #10
   8369a:	f000 80b7 	beq.w	8380c <_vfiprintf_r+0x1c0>
   8369e:	2300      	movs	r3, #0
   836a0:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   836a4:	930a      	str	r3, [sp, #40]	; 0x28
   836a6:	9315      	str	r3, [sp, #84]	; 0x54
   836a8:	9314      	str	r3, [sp, #80]	; 0x50
   836aa:	9309      	str	r3, [sp, #36]	; 0x24
   836ac:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   836b0:	464e      	mov	r6, r9
   836b2:	f898 3000 	ldrb.w	r3, [r8]
   836b6:	2b00      	cmp	r3, #0
   836b8:	f000 84c8 	beq.w	8404c <_vfiprintf_r+0xa00>
   836bc:	2b25      	cmp	r3, #37	; 0x25
   836be:	f000 84c5 	beq.w	8404c <_vfiprintf_r+0xa00>
   836c2:	f108 0201 	add.w	r2, r8, #1
   836c6:	e001      	b.n	836cc <_vfiprintf_r+0x80>
   836c8:	2b25      	cmp	r3, #37	; 0x25
   836ca:	d004      	beq.n	836d6 <_vfiprintf_r+0x8a>
   836cc:	7813      	ldrb	r3, [r2, #0]
   836ce:	4614      	mov	r4, r2
   836d0:	3201      	adds	r2, #1
   836d2:	2b00      	cmp	r3, #0
   836d4:	d1f8      	bne.n	836c8 <_vfiprintf_r+0x7c>
   836d6:	ebc8 0504 	rsb	r5, r8, r4
   836da:	b195      	cbz	r5, 83702 <_vfiprintf_r+0xb6>
   836dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   836de:	9a15      	ldr	r2, [sp, #84]	; 0x54
   836e0:	3301      	adds	r3, #1
   836e2:	442a      	add	r2, r5
   836e4:	2b07      	cmp	r3, #7
   836e6:	f8c6 8000 	str.w	r8, [r6]
   836ea:	6075      	str	r5, [r6, #4]
   836ec:	9215      	str	r2, [sp, #84]	; 0x54
   836ee:	9314      	str	r3, [sp, #80]	; 0x50
   836f0:	dd7b      	ble.n	837ea <_vfiprintf_r+0x19e>
   836f2:	2a00      	cmp	r2, #0
   836f4:	f040 84d5 	bne.w	840a2 <_vfiprintf_r+0xa56>
   836f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   836fa:	9214      	str	r2, [sp, #80]	; 0x50
   836fc:	4428      	add	r0, r5
   836fe:	464e      	mov	r6, r9
   83700:	9009      	str	r0, [sp, #36]	; 0x24
   83702:	7823      	ldrb	r3, [r4, #0]
   83704:	2b00      	cmp	r3, #0
   83706:	f000 83ed 	beq.w	83ee4 <_vfiprintf_r+0x898>
   8370a:	2100      	movs	r1, #0
   8370c:	f04f 0200 	mov.w	r2, #0
   83710:	f04f 3cff 	mov.w	ip, #4294967295
   83714:	7863      	ldrb	r3, [r4, #1]
   83716:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   8371a:	9104      	str	r1, [sp, #16]
   8371c:	468a      	mov	sl, r1
   8371e:	f104 0801 	add.w	r8, r4, #1
   83722:	4608      	mov	r0, r1
   83724:	4665      	mov	r5, ip
   83726:	f108 0801 	add.w	r8, r8, #1
   8372a:	f1a3 0220 	sub.w	r2, r3, #32
   8372e:	2a58      	cmp	r2, #88	; 0x58
   83730:	f200 82d9 	bhi.w	83ce6 <_vfiprintf_r+0x69a>
   83734:	e8df f012 	tbh	[pc, r2, lsl #1]
   83738:	02d702cb 	.word	0x02d702cb
   8373c:	02d202d7 	.word	0x02d202d7
   83740:	02d702d7 	.word	0x02d702d7
   83744:	02d702d7 	.word	0x02d702d7
   83748:	02d702d7 	.word	0x02d702d7
   8374c:	028f0282 	.word	0x028f0282
   83750:	008402d7 	.word	0x008402d7
   83754:	02d70293 	.word	0x02d70293
   83758:	0196012b 	.word	0x0196012b
   8375c:	01960196 	.word	0x01960196
   83760:	01960196 	.word	0x01960196
   83764:	01960196 	.word	0x01960196
   83768:	01960196 	.word	0x01960196
   8376c:	02d702d7 	.word	0x02d702d7
   83770:	02d702d7 	.word	0x02d702d7
   83774:	02d702d7 	.word	0x02d702d7
   83778:	02d702d7 	.word	0x02d702d7
   8377c:	02d702d7 	.word	0x02d702d7
   83780:	02d70130 	.word	0x02d70130
   83784:	02d702d7 	.word	0x02d702d7
   83788:	02d702d7 	.word	0x02d702d7
   8378c:	02d702d7 	.word	0x02d702d7
   83790:	02d702d7 	.word	0x02d702d7
   83794:	017b02d7 	.word	0x017b02d7
   83798:	02d702d7 	.word	0x02d702d7
   8379c:	02d702d7 	.word	0x02d702d7
   837a0:	01a402d7 	.word	0x01a402d7
   837a4:	02d702d7 	.word	0x02d702d7
   837a8:	02d701bf 	.word	0x02d701bf
   837ac:	02d702d7 	.word	0x02d702d7
   837b0:	02d702d7 	.word	0x02d702d7
   837b4:	02d702d7 	.word	0x02d702d7
   837b8:	02d702d7 	.word	0x02d702d7
   837bc:	01e402d7 	.word	0x01e402d7
   837c0:	02d701fa 	.word	0x02d701fa
   837c4:	02d702d7 	.word	0x02d702d7
   837c8:	01fa0216 	.word	0x01fa0216
   837cc:	02d702d7 	.word	0x02d702d7
   837d0:	02d7021b 	.word	0x02d7021b
   837d4:	00890228 	.word	0x00890228
   837d8:	027d0266 	.word	0x027d0266
   837dc:	023a02d7 	.word	0x023a02d7
   837e0:	011902d7 	.word	0x011902d7
   837e4:	02d702d7 	.word	0x02d702d7
   837e8:	02af      	.short	0x02af
   837ea:	3608      	adds	r6, #8
   837ec:	9809      	ldr	r0, [sp, #36]	; 0x24
   837ee:	4428      	add	r0, r5
   837f0:	9009      	str	r0, [sp, #36]	; 0x24
   837f2:	e786      	b.n	83702 <_vfiprintf_r+0xb6>
   837f4:	9806      	ldr	r0, [sp, #24]
   837f6:	9902      	ldr	r1, [sp, #8]
   837f8:	f000 fde4 	bl	843c4 <__swsetup_r>
   837fc:	b9b0      	cbnz	r0, 8382c <_vfiprintf_r+0x1e0>
   837fe:	9d02      	ldr	r5, [sp, #8]
   83800:	89aa      	ldrh	r2, [r5, #12]
   83802:	f002 021a 	and.w	r2, r2, #26
   83806:	2a0a      	cmp	r2, #10
   83808:	f47f af49 	bne.w	8369e <_vfiprintf_r+0x52>
   8380c:	f8dd b008 	ldr.w	fp, [sp, #8]
   83810:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83814:	2b00      	cmp	r3, #0
   83816:	f6ff af42 	blt.w	8369e <_vfiprintf_r+0x52>
   8381a:	9806      	ldr	r0, [sp, #24]
   8381c:	4659      	mov	r1, fp
   8381e:	4642      	mov	r2, r8
   83820:	4623      	mov	r3, r4
   83822:	f000 fd3d 	bl	842a0 <__sbprintf>
   83826:	b031      	add	sp, #196	; 0xc4
   83828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8382c:	f04f 30ff 	mov.w	r0, #4294967295
   83830:	b031      	add	sp, #196	; 0xc4
   83832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83836:	f001 feaf 	bl	85598 <__sinit>
   8383a:	e714      	b.n	83666 <_vfiprintf_r+0x1a>
   8383c:	4240      	negs	r0, r0
   8383e:	9308      	str	r3, [sp, #32]
   83840:	f04a 0a04 	orr.w	sl, sl, #4
   83844:	f898 3000 	ldrb.w	r3, [r8]
   83848:	e76d      	b.n	83726 <_vfiprintf_r+0xda>
   8384a:	f01a 0320 	ands.w	r3, sl, #32
   8384e:	9004      	str	r0, [sp, #16]
   83850:	46ac      	mov	ip, r5
   83852:	f000 80f4 	beq.w	83a3e <_vfiprintf_r+0x3f2>
   83856:	f8dd b020 	ldr.w	fp, [sp, #32]
   8385a:	f10b 0307 	add.w	r3, fp, #7
   8385e:	f023 0307 	bic.w	r3, r3, #7
   83862:	f103 0408 	add.w	r4, r3, #8
   83866:	9408      	str	r4, [sp, #32]
   83868:	e9d3 4500 	ldrd	r4, r5, [r3]
   8386c:	2300      	movs	r3, #0
   8386e:	f04f 0000 	mov.w	r0, #0
   83872:	2100      	movs	r1, #0
   83874:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83878:	f8cd c014 	str.w	ip, [sp, #20]
   8387c:	9107      	str	r1, [sp, #28]
   8387e:	f1bc 0f00 	cmp.w	ip, #0
   83882:	bfa8      	it	ge
   83884:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83888:	ea54 0205 	orrs.w	r2, r4, r5
   8388c:	f040 80ad 	bne.w	839ea <_vfiprintf_r+0x39e>
   83890:	f1bc 0f00 	cmp.w	ip, #0
   83894:	f040 80a9 	bne.w	839ea <_vfiprintf_r+0x39e>
   83898:	2b00      	cmp	r3, #0
   8389a:	f040 83c0 	bne.w	8401e <_vfiprintf_r+0x9d2>
   8389e:	f01a 0f01 	tst.w	sl, #1
   838a2:	f000 83bc 	beq.w	8401e <_vfiprintf_r+0x9d2>
   838a6:	2330      	movs	r3, #48	; 0x30
   838a8:	af30      	add	r7, sp, #192	; 0xc0
   838aa:	f807 3d41 	strb.w	r3, [r7, #-65]!
   838ae:	ebc7 0409 	rsb	r4, r7, r9
   838b2:	9405      	str	r4, [sp, #20]
   838b4:	f8dd b014 	ldr.w	fp, [sp, #20]
   838b8:	9c07      	ldr	r4, [sp, #28]
   838ba:	45e3      	cmp	fp, ip
   838bc:	bfb8      	it	lt
   838be:	46e3      	movlt	fp, ip
   838c0:	f8cd b00c 	str.w	fp, [sp, #12]
   838c4:	b11c      	cbz	r4, 838ce <_vfiprintf_r+0x282>
   838c6:	f10b 0b01 	add.w	fp, fp, #1
   838ca:	f8cd b00c 	str.w	fp, [sp, #12]
   838ce:	f01a 0502 	ands.w	r5, sl, #2
   838d2:	9507      	str	r5, [sp, #28]
   838d4:	d005      	beq.n	838e2 <_vfiprintf_r+0x296>
   838d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838da:	f10b 0b02 	add.w	fp, fp, #2
   838de:	f8cd b00c 	str.w	fp, [sp, #12]
   838e2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   838e6:	930b      	str	r3, [sp, #44]	; 0x2c
   838e8:	f040 821b 	bne.w	83d22 <_vfiprintf_r+0x6d6>
   838ec:	9d04      	ldr	r5, [sp, #16]
   838ee:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838f2:	ebcb 0405 	rsb	r4, fp, r5
   838f6:	2c00      	cmp	r4, #0
   838f8:	f340 8213 	ble.w	83d22 <_vfiprintf_r+0x6d6>
   838fc:	2c10      	cmp	r4, #16
   838fe:	f340 8489 	ble.w	84214 <_vfiprintf_r+0xbc8>
   83902:	4dbe      	ldr	r5, [pc, #760]	; (83bfc <_vfiprintf_r+0x5b0>)
   83904:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83906:	462b      	mov	r3, r5
   83908:	9814      	ldr	r0, [sp, #80]	; 0x50
   8390a:	4625      	mov	r5, r4
   8390c:	f04f 0b10 	mov.w	fp, #16
   83910:	4664      	mov	r4, ip
   83912:	46b4      	mov	ip, r6
   83914:	461e      	mov	r6, r3
   83916:	e006      	b.n	83926 <_vfiprintf_r+0x2da>
   83918:	1c83      	adds	r3, r0, #2
   8391a:	f10c 0c08 	add.w	ip, ip, #8
   8391e:	4608      	mov	r0, r1
   83920:	3d10      	subs	r5, #16
   83922:	2d10      	cmp	r5, #16
   83924:	dd11      	ble.n	8394a <_vfiprintf_r+0x2fe>
   83926:	1c41      	adds	r1, r0, #1
   83928:	3210      	adds	r2, #16
   8392a:	2907      	cmp	r1, #7
   8392c:	9215      	str	r2, [sp, #84]	; 0x54
   8392e:	e88c 0840 	stmia.w	ip, {r6, fp}
   83932:	9114      	str	r1, [sp, #80]	; 0x50
   83934:	ddf0      	ble.n	83918 <_vfiprintf_r+0x2cc>
   83936:	2a00      	cmp	r2, #0
   83938:	f040 81e6 	bne.w	83d08 <_vfiprintf_r+0x6bc>
   8393c:	3d10      	subs	r5, #16
   8393e:	2d10      	cmp	r5, #16
   83940:	f04f 0301 	mov.w	r3, #1
   83944:	4610      	mov	r0, r2
   83946:	46cc      	mov	ip, r9
   83948:	dced      	bgt.n	83926 <_vfiprintf_r+0x2da>
   8394a:	4631      	mov	r1, r6
   8394c:	4666      	mov	r6, ip
   8394e:	46a4      	mov	ip, r4
   83950:	462c      	mov	r4, r5
   83952:	460d      	mov	r5, r1
   83954:	4422      	add	r2, r4
   83956:	2b07      	cmp	r3, #7
   83958:	9215      	str	r2, [sp, #84]	; 0x54
   8395a:	6035      	str	r5, [r6, #0]
   8395c:	6074      	str	r4, [r6, #4]
   8395e:	9314      	str	r3, [sp, #80]	; 0x50
   83960:	f300 836d 	bgt.w	8403e <_vfiprintf_r+0x9f2>
   83964:	3608      	adds	r6, #8
   83966:	1c59      	adds	r1, r3, #1
   83968:	e1de      	b.n	83d28 <_vfiprintf_r+0x6dc>
   8396a:	f01a 0f20 	tst.w	sl, #32
   8396e:	9004      	str	r0, [sp, #16]
   83970:	46ac      	mov	ip, r5
   83972:	f000 808d 	beq.w	83a90 <_vfiprintf_r+0x444>
   83976:	9d08      	ldr	r5, [sp, #32]
   83978:	1deb      	adds	r3, r5, #7
   8397a:	f023 0307 	bic.w	r3, r3, #7
   8397e:	f103 0b08 	add.w	fp, r3, #8
   83982:	e9d3 4500 	ldrd	r4, r5, [r3]
   83986:	f8cd b020 	str.w	fp, [sp, #32]
   8398a:	2301      	movs	r3, #1
   8398c:	e76f      	b.n	8386e <_vfiprintf_r+0x222>
   8398e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   83992:	f898 3000 	ldrb.w	r3, [r8]
   83996:	e6c6      	b.n	83726 <_vfiprintf_r+0xda>
   83998:	f04a 0a10 	orr.w	sl, sl, #16
   8399c:	f01a 0f20 	tst.w	sl, #32
   839a0:	9004      	str	r0, [sp, #16]
   839a2:	46ac      	mov	ip, r5
   839a4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   839a8:	f000 80c8 	beq.w	83b3c <_vfiprintf_r+0x4f0>
   839ac:	9c08      	ldr	r4, [sp, #32]
   839ae:	1de1      	adds	r1, r4, #7
   839b0:	f021 0107 	bic.w	r1, r1, #7
   839b4:	e9d1 2300 	ldrd	r2, r3, [r1]
   839b8:	3108      	adds	r1, #8
   839ba:	9108      	str	r1, [sp, #32]
   839bc:	4614      	mov	r4, r2
   839be:	461d      	mov	r5, r3
   839c0:	2a00      	cmp	r2, #0
   839c2:	f173 0b00 	sbcs.w	fp, r3, #0
   839c6:	f2c0 83ce 	blt.w	84166 <_vfiprintf_r+0xb1a>
   839ca:	f1bc 0f00 	cmp.w	ip, #0
   839ce:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   839d2:	bfa8      	it	ge
   839d4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   839d8:	ea54 0205 	orrs.w	r2, r4, r5
   839dc:	9007      	str	r0, [sp, #28]
   839de:	f8cd c014 	str.w	ip, [sp, #20]
   839e2:	f04f 0301 	mov.w	r3, #1
   839e6:	f43f af53 	beq.w	83890 <_vfiprintf_r+0x244>
   839ea:	2b01      	cmp	r3, #1
   839ec:	f000 8319 	beq.w	84022 <_vfiprintf_r+0x9d6>
   839f0:	2b02      	cmp	r3, #2
   839f2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   839f6:	f040 824c 	bne.w	83e92 <_vfiprintf_r+0x846>
   839fa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   839fe:	4619      	mov	r1, r3
   83a00:	f004 000f 	and.w	r0, r4, #15
   83a04:	0922      	lsrs	r2, r4, #4
   83a06:	f81b 0000 	ldrb.w	r0, [fp, r0]
   83a0a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   83a0e:	092b      	lsrs	r3, r5, #4
   83a10:	7008      	strb	r0, [r1, #0]
   83a12:	ea52 0003 	orrs.w	r0, r2, r3
   83a16:	460f      	mov	r7, r1
   83a18:	4614      	mov	r4, r2
   83a1a:	461d      	mov	r5, r3
   83a1c:	f101 31ff 	add.w	r1, r1, #4294967295
   83a20:	d1ee      	bne.n	83a00 <_vfiprintf_r+0x3b4>
   83a22:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   83a26:	ebc7 0309 	rsb	r3, r7, r9
   83a2a:	9305      	str	r3, [sp, #20]
   83a2c:	e742      	b.n	838b4 <_vfiprintf_r+0x268>
   83a2e:	f04a 0a10 	orr.w	sl, sl, #16
   83a32:	f01a 0320 	ands.w	r3, sl, #32
   83a36:	9004      	str	r0, [sp, #16]
   83a38:	46ac      	mov	ip, r5
   83a3a:	f47f af0c 	bne.w	83856 <_vfiprintf_r+0x20a>
   83a3e:	f01a 0210 	ands.w	r2, sl, #16
   83a42:	f040 8311 	bne.w	84068 <_vfiprintf_r+0xa1c>
   83a46:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   83a4a:	f000 830d 	beq.w	84068 <_vfiprintf_r+0xa1c>
   83a4e:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a52:	4613      	mov	r3, r2
   83a54:	f8bb 4000 	ldrh.w	r4, [fp]
   83a58:	f10b 0b04 	add.w	fp, fp, #4
   83a5c:	2500      	movs	r5, #0
   83a5e:	f8cd b020 	str.w	fp, [sp, #32]
   83a62:	e704      	b.n	8386e <_vfiprintf_r+0x222>
   83a64:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a68:	2000      	movs	r0, #0
   83a6a:	f818 3b01 	ldrb.w	r3, [r8], #1
   83a6e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83a72:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83a76:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a7a:	2a09      	cmp	r2, #9
   83a7c:	d9f5      	bls.n	83a6a <_vfiprintf_r+0x41e>
   83a7e:	e654      	b.n	8372a <_vfiprintf_r+0xde>
   83a80:	f04a 0a10 	orr.w	sl, sl, #16
   83a84:	f01a 0f20 	tst.w	sl, #32
   83a88:	9004      	str	r0, [sp, #16]
   83a8a:	46ac      	mov	ip, r5
   83a8c:	f47f af73 	bne.w	83976 <_vfiprintf_r+0x32a>
   83a90:	f01a 0f10 	tst.w	sl, #16
   83a94:	f040 82ef 	bne.w	84076 <_vfiprintf_r+0xa2a>
   83a98:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83a9c:	f000 82eb 	beq.w	84076 <_vfiprintf_r+0xa2a>
   83aa0:	f8dd b020 	ldr.w	fp, [sp, #32]
   83aa4:	2500      	movs	r5, #0
   83aa6:	f8bb 4000 	ldrh.w	r4, [fp]
   83aaa:	f10b 0b04 	add.w	fp, fp, #4
   83aae:	2301      	movs	r3, #1
   83ab0:	f8cd b020 	str.w	fp, [sp, #32]
   83ab4:	e6db      	b.n	8386e <_vfiprintf_r+0x222>
   83ab6:	46ac      	mov	ip, r5
   83ab8:	4d51      	ldr	r5, [pc, #324]	; (83c00 <_vfiprintf_r+0x5b4>)
   83aba:	f01a 0f20 	tst.w	sl, #32
   83abe:	9004      	str	r0, [sp, #16]
   83ac0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83ac4:	950a      	str	r5, [sp, #40]	; 0x28
   83ac6:	f000 80f0 	beq.w	83caa <_vfiprintf_r+0x65e>
   83aca:	9d08      	ldr	r5, [sp, #32]
   83acc:	1dea      	adds	r2, r5, #7
   83ace:	f022 0207 	bic.w	r2, r2, #7
   83ad2:	f102 0b08 	add.w	fp, r2, #8
   83ad6:	f8cd b020 	str.w	fp, [sp, #32]
   83ada:	e9d2 4500 	ldrd	r4, r5, [r2]
   83ade:	f01a 0f01 	tst.w	sl, #1
   83ae2:	f000 82aa 	beq.w	8403a <_vfiprintf_r+0x9ee>
   83ae6:	ea54 0b05 	orrs.w	fp, r4, r5
   83aea:	f000 82a6 	beq.w	8403a <_vfiprintf_r+0x9ee>
   83aee:	2230      	movs	r2, #48	; 0x30
   83af0:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83af4:	f04a 0a02 	orr.w	sl, sl, #2
   83af8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83afc:	2302      	movs	r3, #2
   83afe:	e6b6      	b.n	8386e <_vfiprintf_r+0x222>
   83b00:	9b08      	ldr	r3, [sp, #32]
   83b02:	f8dd b020 	ldr.w	fp, [sp, #32]
   83b06:	681b      	ldr	r3, [r3, #0]
   83b08:	2401      	movs	r4, #1
   83b0a:	f04f 0500 	mov.w	r5, #0
   83b0e:	f10b 0b04 	add.w	fp, fp, #4
   83b12:	9004      	str	r0, [sp, #16]
   83b14:	9403      	str	r4, [sp, #12]
   83b16:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83b1a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83b1e:	f8cd b020 	str.w	fp, [sp, #32]
   83b22:	9405      	str	r4, [sp, #20]
   83b24:	af16      	add	r7, sp, #88	; 0x58
   83b26:	f04f 0c00 	mov.w	ip, #0
   83b2a:	e6d0      	b.n	838ce <_vfiprintf_r+0x282>
   83b2c:	f01a 0f20 	tst.w	sl, #32
   83b30:	9004      	str	r0, [sp, #16]
   83b32:	46ac      	mov	ip, r5
   83b34:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83b38:	f47f af38 	bne.w	839ac <_vfiprintf_r+0x360>
   83b3c:	f01a 0f10 	tst.w	sl, #16
   83b40:	f040 82a7 	bne.w	84092 <_vfiprintf_r+0xa46>
   83b44:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83b48:	f000 82a3 	beq.w	84092 <_vfiprintf_r+0xa46>
   83b4c:	f8dd b020 	ldr.w	fp, [sp, #32]
   83b50:	f9bb 4000 	ldrsh.w	r4, [fp]
   83b54:	f10b 0b04 	add.w	fp, fp, #4
   83b58:	17e5      	asrs	r5, r4, #31
   83b5a:	4622      	mov	r2, r4
   83b5c:	462b      	mov	r3, r5
   83b5e:	f8cd b020 	str.w	fp, [sp, #32]
   83b62:	e72d      	b.n	839c0 <_vfiprintf_r+0x374>
   83b64:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83b68:	f898 3000 	ldrb.w	r3, [r8]
   83b6c:	e5db      	b.n	83726 <_vfiprintf_r+0xda>
   83b6e:	f898 3000 	ldrb.w	r3, [r8]
   83b72:	4642      	mov	r2, r8
   83b74:	2b6c      	cmp	r3, #108	; 0x6c
   83b76:	bf03      	ittte	eq
   83b78:	f108 0801 	addeq.w	r8, r8, #1
   83b7c:	f04a 0a20 	orreq.w	sl, sl, #32
   83b80:	7853      	ldrbeq	r3, [r2, #1]
   83b82:	f04a 0a10 	orrne.w	sl, sl, #16
   83b86:	e5ce      	b.n	83726 <_vfiprintf_r+0xda>
   83b88:	f01a 0f20 	tst.w	sl, #32
   83b8c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83b90:	f000 82f7 	beq.w	84182 <_vfiprintf_r+0xb36>
   83b94:	9c08      	ldr	r4, [sp, #32]
   83b96:	6821      	ldr	r1, [r4, #0]
   83b98:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83b9a:	17e5      	asrs	r5, r4, #31
   83b9c:	462b      	mov	r3, r5
   83b9e:	9d08      	ldr	r5, [sp, #32]
   83ba0:	4622      	mov	r2, r4
   83ba2:	3504      	adds	r5, #4
   83ba4:	9508      	str	r5, [sp, #32]
   83ba6:	e9c1 2300 	strd	r2, r3, [r1]
   83baa:	e582      	b.n	836b2 <_vfiprintf_r+0x66>
   83bac:	9c08      	ldr	r4, [sp, #32]
   83bae:	46ac      	mov	ip, r5
   83bb0:	6827      	ldr	r7, [r4, #0]
   83bb2:	f04f 0500 	mov.w	r5, #0
   83bb6:	9004      	str	r0, [sp, #16]
   83bb8:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83bbc:	3404      	adds	r4, #4
   83bbe:	2f00      	cmp	r7, #0
   83bc0:	f000 8332 	beq.w	84228 <_vfiprintf_r+0xbdc>
   83bc4:	f1bc 0f00 	cmp.w	ip, #0
   83bc8:	4638      	mov	r0, r7
   83bca:	f2c0 8307 	blt.w	841dc <_vfiprintf_r+0xb90>
   83bce:	4662      	mov	r2, ip
   83bd0:	2100      	movs	r1, #0
   83bd2:	f8cd c004 	str.w	ip, [sp, #4]
   83bd6:	f002 fbc1 	bl	8635c <memchr>
   83bda:	f8dd c004 	ldr.w	ip, [sp, #4]
   83bde:	2800      	cmp	r0, #0
   83be0:	f000 833a 	beq.w	84258 <_vfiprintf_r+0xc0c>
   83be4:	1bc0      	subs	r0, r0, r7
   83be6:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83bea:	4560      	cmp	r0, ip
   83bec:	bfa8      	it	ge
   83bee:	4660      	movge	r0, ip
   83bf0:	9005      	str	r0, [sp, #20]
   83bf2:	9408      	str	r4, [sp, #32]
   83bf4:	9507      	str	r5, [sp, #28]
   83bf6:	f04f 0c00 	mov.w	ip, #0
   83bfa:	e65b      	b.n	838b4 <_vfiprintf_r+0x268>
   83bfc:	000883f0 	.word	0x000883f0
   83c00:	000883a0 	.word	0x000883a0
   83c04:	9b08      	ldr	r3, [sp, #32]
   83c06:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c0a:	9004      	str	r0, [sp, #16]
   83c0c:	48b2      	ldr	r0, [pc, #712]	; (83ed8 <_vfiprintf_r+0x88c>)
   83c0e:	681c      	ldr	r4, [r3, #0]
   83c10:	2230      	movs	r2, #48	; 0x30
   83c12:	2378      	movs	r3, #120	; 0x78
   83c14:	f10b 0b04 	add.w	fp, fp, #4
   83c18:	46ac      	mov	ip, r5
   83c1a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83c1e:	f04a 0a02 	orr.w	sl, sl, #2
   83c22:	f8cd b020 	str.w	fp, [sp, #32]
   83c26:	2500      	movs	r5, #0
   83c28:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83c2c:	900a      	str	r0, [sp, #40]	; 0x28
   83c2e:	2302      	movs	r3, #2
   83c30:	e61d      	b.n	8386e <_vfiprintf_r+0x222>
   83c32:	f04a 0a20 	orr.w	sl, sl, #32
   83c36:	f898 3000 	ldrb.w	r3, [r8]
   83c3a:	e574      	b.n	83726 <_vfiprintf_r+0xda>
   83c3c:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c40:	f8db 0000 	ldr.w	r0, [fp]
   83c44:	f10b 0304 	add.w	r3, fp, #4
   83c48:	2800      	cmp	r0, #0
   83c4a:	f6ff adf7 	blt.w	8383c <_vfiprintf_r+0x1f0>
   83c4e:	9308      	str	r3, [sp, #32]
   83c50:	f898 3000 	ldrb.w	r3, [r8]
   83c54:	e567      	b.n	83726 <_vfiprintf_r+0xda>
   83c56:	f898 3000 	ldrb.w	r3, [r8]
   83c5a:	212b      	movs	r1, #43	; 0x2b
   83c5c:	e563      	b.n	83726 <_vfiprintf_r+0xda>
   83c5e:	f898 3000 	ldrb.w	r3, [r8]
   83c62:	f108 0401 	add.w	r4, r8, #1
   83c66:	2b2a      	cmp	r3, #42	; 0x2a
   83c68:	f000 8305 	beq.w	84276 <_vfiprintf_r+0xc2a>
   83c6c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c70:	2a09      	cmp	r2, #9
   83c72:	bf98      	it	ls
   83c74:	2500      	movls	r5, #0
   83c76:	f200 82fa 	bhi.w	8426e <_vfiprintf_r+0xc22>
   83c7a:	f814 3b01 	ldrb.w	r3, [r4], #1
   83c7e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83c82:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83c86:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c8a:	2a09      	cmp	r2, #9
   83c8c:	d9f5      	bls.n	83c7a <_vfiprintf_r+0x62e>
   83c8e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83c92:	46a0      	mov	r8, r4
   83c94:	e549      	b.n	8372a <_vfiprintf_r+0xde>
   83c96:	4c90      	ldr	r4, [pc, #576]	; (83ed8 <_vfiprintf_r+0x88c>)
   83c98:	f01a 0f20 	tst.w	sl, #32
   83c9c:	9004      	str	r0, [sp, #16]
   83c9e:	46ac      	mov	ip, r5
   83ca0:	940a      	str	r4, [sp, #40]	; 0x28
   83ca2:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83ca6:	f47f af10 	bne.w	83aca <_vfiprintf_r+0x47e>
   83caa:	f01a 0f10 	tst.w	sl, #16
   83cae:	f040 81ea 	bne.w	84086 <_vfiprintf_r+0xa3a>
   83cb2:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83cb6:	f000 81e6 	beq.w	84086 <_vfiprintf_r+0xa3a>
   83cba:	f8dd b020 	ldr.w	fp, [sp, #32]
   83cbe:	2500      	movs	r5, #0
   83cc0:	f8bb 4000 	ldrh.w	r4, [fp]
   83cc4:	f10b 0b04 	add.w	fp, fp, #4
   83cc8:	f8cd b020 	str.w	fp, [sp, #32]
   83ccc:	e707      	b.n	83ade <_vfiprintf_r+0x492>
   83cce:	f898 3000 	ldrb.w	r3, [r8]
   83cd2:	2900      	cmp	r1, #0
   83cd4:	f47f ad27 	bne.w	83726 <_vfiprintf_r+0xda>
   83cd8:	2120      	movs	r1, #32
   83cda:	e524      	b.n	83726 <_vfiprintf_r+0xda>
   83cdc:	f04a 0a01 	orr.w	sl, sl, #1
   83ce0:	f898 3000 	ldrb.w	r3, [r8]
   83ce4:	e51f      	b.n	83726 <_vfiprintf_r+0xda>
   83ce6:	9004      	str	r0, [sp, #16]
   83ce8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83cec:	2b00      	cmp	r3, #0
   83cee:	f000 80f9 	beq.w	83ee4 <_vfiprintf_r+0x898>
   83cf2:	2501      	movs	r5, #1
   83cf4:	f04f 0b00 	mov.w	fp, #0
   83cf8:	9503      	str	r5, [sp, #12]
   83cfa:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83cfe:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83d02:	9505      	str	r5, [sp, #20]
   83d04:	af16      	add	r7, sp, #88	; 0x58
   83d06:	e70e      	b.n	83b26 <_vfiprintf_r+0x4da>
   83d08:	9806      	ldr	r0, [sp, #24]
   83d0a:	9902      	ldr	r1, [sp, #8]
   83d0c:	aa13      	add	r2, sp, #76	; 0x4c
   83d0e:	f7ff fc61 	bl	835d4 <__sprint_r.part.0>
   83d12:	2800      	cmp	r0, #0
   83d14:	f040 80ed 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   83d18:	9814      	ldr	r0, [sp, #80]	; 0x50
   83d1a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83d1c:	1c43      	adds	r3, r0, #1
   83d1e:	46cc      	mov	ip, r9
   83d20:	e5fe      	b.n	83920 <_vfiprintf_r+0x2d4>
   83d22:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d24:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83d26:	1c59      	adds	r1, r3, #1
   83d28:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83d2c:	b168      	cbz	r0, 83d4a <_vfiprintf_r+0x6fe>
   83d2e:	3201      	adds	r2, #1
   83d30:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83d34:	2301      	movs	r3, #1
   83d36:	2907      	cmp	r1, #7
   83d38:	9215      	str	r2, [sp, #84]	; 0x54
   83d3a:	9114      	str	r1, [sp, #80]	; 0x50
   83d3c:	e886 0009 	stmia.w	r6, {r0, r3}
   83d40:	f300 8160 	bgt.w	84004 <_vfiprintf_r+0x9b8>
   83d44:	460b      	mov	r3, r1
   83d46:	3608      	adds	r6, #8
   83d48:	3101      	adds	r1, #1
   83d4a:	9c07      	ldr	r4, [sp, #28]
   83d4c:	b164      	cbz	r4, 83d68 <_vfiprintf_r+0x71c>
   83d4e:	3202      	adds	r2, #2
   83d50:	a812      	add	r0, sp, #72	; 0x48
   83d52:	2302      	movs	r3, #2
   83d54:	2907      	cmp	r1, #7
   83d56:	9215      	str	r2, [sp, #84]	; 0x54
   83d58:	9114      	str	r1, [sp, #80]	; 0x50
   83d5a:	e886 0009 	stmia.w	r6, {r0, r3}
   83d5e:	f300 8157 	bgt.w	84010 <_vfiprintf_r+0x9c4>
   83d62:	460b      	mov	r3, r1
   83d64:	3608      	adds	r6, #8
   83d66:	3101      	adds	r1, #1
   83d68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83d6a:	2d80      	cmp	r5, #128	; 0x80
   83d6c:	f000 8101 	beq.w	83f72 <_vfiprintf_r+0x926>
   83d70:	9d05      	ldr	r5, [sp, #20]
   83d72:	ebc5 040c 	rsb	r4, r5, ip
   83d76:	2c00      	cmp	r4, #0
   83d78:	dd2f      	ble.n	83dda <_vfiprintf_r+0x78e>
   83d7a:	2c10      	cmp	r4, #16
   83d7c:	4d57      	ldr	r5, [pc, #348]	; (83edc <_vfiprintf_r+0x890>)
   83d7e:	dd22      	ble.n	83dc6 <_vfiprintf_r+0x77a>
   83d80:	4630      	mov	r0, r6
   83d82:	f04f 0b10 	mov.w	fp, #16
   83d86:	462e      	mov	r6, r5
   83d88:	4625      	mov	r5, r4
   83d8a:	9c06      	ldr	r4, [sp, #24]
   83d8c:	e006      	b.n	83d9c <_vfiprintf_r+0x750>
   83d8e:	f103 0c02 	add.w	ip, r3, #2
   83d92:	3008      	adds	r0, #8
   83d94:	460b      	mov	r3, r1
   83d96:	3d10      	subs	r5, #16
   83d98:	2d10      	cmp	r5, #16
   83d9a:	dd10      	ble.n	83dbe <_vfiprintf_r+0x772>
   83d9c:	1c59      	adds	r1, r3, #1
   83d9e:	3210      	adds	r2, #16
   83da0:	2907      	cmp	r1, #7
   83da2:	9215      	str	r2, [sp, #84]	; 0x54
   83da4:	e880 0840 	stmia.w	r0, {r6, fp}
   83da8:	9114      	str	r1, [sp, #80]	; 0x50
   83daa:	ddf0      	ble.n	83d8e <_vfiprintf_r+0x742>
   83dac:	2a00      	cmp	r2, #0
   83dae:	d163      	bne.n	83e78 <_vfiprintf_r+0x82c>
   83db0:	3d10      	subs	r5, #16
   83db2:	2d10      	cmp	r5, #16
   83db4:	f04f 0c01 	mov.w	ip, #1
   83db8:	4613      	mov	r3, r2
   83dba:	4648      	mov	r0, r9
   83dbc:	dcee      	bgt.n	83d9c <_vfiprintf_r+0x750>
   83dbe:	462c      	mov	r4, r5
   83dc0:	4661      	mov	r1, ip
   83dc2:	4635      	mov	r5, r6
   83dc4:	4606      	mov	r6, r0
   83dc6:	4422      	add	r2, r4
   83dc8:	2907      	cmp	r1, #7
   83dca:	9215      	str	r2, [sp, #84]	; 0x54
   83dcc:	6035      	str	r5, [r6, #0]
   83dce:	6074      	str	r4, [r6, #4]
   83dd0:	9114      	str	r1, [sp, #80]	; 0x50
   83dd2:	f300 80c1 	bgt.w	83f58 <_vfiprintf_r+0x90c>
   83dd6:	3608      	adds	r6, #8
   83dd8:	3101      	adds	r1, #1
   83dda:	9d05      	ldr	r5, [sp, #20]
   83ddc:	2907      	cmp	r1, #7
   83dde:	442a      	add	r2, r5
   83de0:	9215      	str	r2, [sp, #84]	; 0x54
   83de2:	6037      	str	r7, [r6, #0]
   83de4:	6075      	str	r5, [r6, #4]
   83de6:	9114      	str	r1, [sp, #80]	; 0x50
   83de8:	f340 80c1 	ble.w	83f6e <_vfiprintf_r+0x922>
   83dec:	2a00      	cmp	r2, #0
   83dee:	f040 8130 	bne.w	84052 <_vfiprintf_r+0xa06>
   83df2:	9214      	str	r2, [sp, #80]	; 0x50
   83df4:	464e      	mov	r6, r9
   83df6:	f01a 0f04 	tst.w	sl, #4
   83dfa:	f000 808b 	beq.w	83f14 <_vfiprintf_r+0x8c8>
   83dfe:	9d04      	ldr	r5, [sp, #16]
   83e00:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83e04:	ebcb 0405 	rsb	r4, fp, r5
   83e08:	2c00      	cmp	r4, #0
   83e0a:	f340 8083 	ble.w	83f14 <_vfiprintf_r+0x8c8>
   83e0e:	2c10      	cmp	r4, #16
   83e10:	f340 821e 	ble.w	84250 <_vfiprintf_r+0xc04>
   83e14:	9914      	ldr	r1, [sp, #80]	; 0x50
   83e16:	4d32      	ldr	r5, [pc, #200]	; (83ee0 <_vfiprintf_r+0x894>)
   83e18:	2710      	movs	r7, #16
   83e1a:	f8dd a018 	ldr.w	sl, [sp, #24]
   83e1e:	f8dd b008 	ldr.w	fp, [sp, #8]
   83e22:	e005      	b.n	83e30 <_vfiprintf_r+0x7e4>
   83e24:	1c88      	adds	r0, r1, #2
   83e26:	3608      	adds	r6, #8
   83e28:	4619      	mov	r1, r3
   83e2a:	3c10      	subs	r4, #16
   83e2c:	2c10      	cmp	r4, #16
   83e2e:	dd10      	ble.n	83e52 <_vfiprintf_r+0x806>
   83e30:	1c4b      	adds	r3, r1, #1
   83e32:	3210      	adds	r2, #16
   83e34:	2b07      	cmp	r3, #7
   83e36:	9215      	str	r2, [sp, #84]	; 0x54
   83e38:	e886 00a0 	stmia.w	r6, {r5, r7}
   83e3c:	9314      	str	r3, [sp, #80]	; 0x50
   83e3e:	ddf1      	ble.n	83e24 <_vfiprintf_r+0x7d8>
   83e40:	2a00      	cmp	r2, #0
   83e42:	d17d      	bne.n	83f40 <_vfiprintf_r+0x8f4>
   83e44:	3c10      	subs	r4, #16
   83e46:	2c10      	cmp	r4, #16
   83e48:	f04f 0001 	mov.w	r0, #1
   83e4c:	4611      	mov	r1, r2
   83e4e:	464e      	mov	r6, r9
   83e50:	dcee      	bgt.n	83e30 <_vfiprintf_r+0x7e4>
   83e52:	4422      	add	r2, r4
   83e54:	2807      	cmp	r0, #7
   83e56:	9215      	str	r2, [sp, #84]	; 0x54
   83e58:	6035      	str	r5, [r6, #0]
   83e5a:	6074      	str	r4, [r6, #4]
   83e5c:	9014      	str	r0, [sp, #80]	; 0x50
   83e5e:	dd59      	ble.n	83f14 <_vfiprintf_r+0x8c8>
   83e60:	2a00      	cmp	r2, #0
   83e62:	d14f      	bne.n	83f04 <_vfiprintf_r+0x8b8>
   83e64:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83e66:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83e6a:	9d04      	ldr	r5, [sp, #16]
   83e6c:	45ab      	cmp	fp, r5
   83e6e:	bfac      	ite	ge
   83e70:	445c      	addge	r4, fp
   83e72:	1964      	addlt	r4, r4, r5
   83e74:	9409      	str	r4, [sp, #36]	; 0x24
   83e76:	e05e      	b.n	83f36 <_vfiprintf_r+0x8ea>
   83e78:	4620      	mov	r0, r4
   83e7a:	9902      	ldr	r1, [sp, #8]
   83e7c:	aa13      	add	r2, sp, #76	; 0x4c
   83e7e:	f7ff fba9 	bl	835d4 <__sprint_r.part.0>
   83e82:	2800      	cmp	r0, #0
   83e84:	d135      	bne.n	83ef2 <_vfiprintf_r+0x8a6>
   83e86:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83e88:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83e8a:	f103 0c01 	add.w	ip, r3, #1
   83e8e:	4648      	mov	r0, r9
   83e90:	e781      	b.n	83d96 <_vfiprintf_r+0x74a>
   83e92:	08e0      	lsrs	r0, r4, #3
   83e94:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83e98:	f004 0207 	and.w	r2, r4, #7
   83e9c:	08e9      	lsrs	r1, r5, #3
   83e9e:	3230      	adds	r2, #48	; 0x30
   83ea0:	ea50 0b01 	orrs.w	fp, r0, r1
   83ea4:	461f      	mov	r7, r3
   83ea6:	701a      	strb	r2, [r3, #0]
   83ea8:	4604      	mov	r4, r0
   83eaa:	460d      	mov	r5, r1
   83eac:	f103 33ff 	add.w	r3, r3, #4294967295
   83eb0:	d1ef      	bne.n	83e92 <_vfiprintf_r+0x846>
   83eb2:	f01a 0f01 	tst.w	sl, #1
   83eb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   83eba:	4639      	mov	r1, r7
   83ebc:	f000 80b9 	beq.w	84032 <_vfiprintf_r+0x9e6>
   83ec0:	2a30      	cmp	r2, #48	; 0x30
   83ec2:	f43f acf4 	beq.w	838ae <_vfiprintf_r+0x262>
   83ec6:	461f      	mov	r7, r3
   83ec8:	ebc7 0509 	rsb	r5, r7, r9
   83ecc:	2330      	movs	r3, #48	; 0x30
   83ece:	9505      	str	r5, [sp, #20]
   83ed0:	f801 3c01 	strb.w	r3, [r1, #-1]
   83ed4:	e4ee      	b.n	838b4 <_vfiprintf_r+0x268>
   83ed6:	bf00      	nop
   83ed8:	000883b4 	.word	0x000883b4
   83edc:	000883e0 	.word	0x000883e0
   83ee0:	000883f0 	.word	0x000883f0
   83ee4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83ee6:	b123      	cbz	r3, 83ef2 <_vfiprintf_r+0x8a6>
   83ee8:	9806      	ldr	r0, [sp, #24]
   83eea:	9902      	ldr	r1, [sp, #8]
   83eec:	aa13      	add	r2, sp, #76	; 0x4c
   83eee:	f7ff fb71 	bl	835d4 <__sprint_r.part.0>
   83ef2:	9c02      	ldr	r4, [sp, #8]
   83ef4:	89a3      	ldrh	r3, [r4, #12]
   83ef6:	065b      	lsls	r3, r3, #25
   83ef8:	f53f ac98 	bmi.w	8382c <_vfiprintf_r+0x1e0>
   83efc:	9809      	ldr	r0, [sp, #36]	; 0x24
   83efe:	b031      	add	sp, #196	; 0xc4
   83f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f04:	9806      	ldr	r0, [sp, #24]
   83f06:	9902      	ldr	r1, [sp, #8]
   83f08:	aa13      	add	r2, sp, #76	; 0x4c
   83f0a:	f7ff fb63 	bl	835d4 <__sprint_r.part.0>
   83f0e:	2800      	cmp	r0, #0
   83f10:	d1ef      	bne.n	83ef2 <_vfiprintf_r+0x8a6>
   83f12:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83f14:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83f16:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f1a:	9d04      	ldr	r5, [sp, #16]
   83f1c:	45ab      	cmp	fp, r5
   83f1e:	bfac      	ite	ge
   83f20:	445c      	addge	r4, fp
   83f22:	1964      	addlt	r4, r4, r5
   83f24:	9409      	str	r4, [sp, #36]	; 0x24
   83f26:	b132      	cbz	r2, 83f36 <_vfiprintf_r+0x8ea>
   83f28:	9806      	ldr	r0, [sp, #24]
   83f2a:	9902      	ldr	r1, [sp, #8]
   83f2c:	aa13      	add	r2, sp, #76	; 0x4c
   83f2e:	f7ff fb51 	bl	835d4 <__sprint_r.part.0>
   83f32:	2800      	cmp	r0, #0
   83f34:	d1dd      	bne.n	83ef2 <_vfiprintf_r+0x8a6>
   83f36:	2000      	movs	r0, #0
   83f38:	9014      	str	r0, [sp, #80]	; 0x50
   83f3a:	464e      	mov	r6, r9
   83f3c:	f7ff bbb9 	b.w	836b2 <_vfiprintf_r+0x66>
   83f40:	4650      	mov	r0, sl
   83f42:	4659      	mov	r1, fp
   83f44:	aa13      	add	r2, sp, #76	; 0x4c
   83f46:	f7ff fb45 	bl	835d4 <__sprint_r.part.0>
   83f4a:	2800      	cmp	r0, #0
   83f4c:	d1d1      	bne.n	83ef2 <_vfiprintf_r+0x8a6>
   83f4e:	9914      	ldr	r1, [sp, #80]	; 0x50
   83f50:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83f52:	1c48      	adds	r0, r1, #1
   83f54:	464e      	mov	r6, r9
   83f56:	e768      	b.n	83e2a <_vfiprintf_r+0x7de>
   83f58:	2a00      	cmp	r2, #0
   83f5a:	f040 80f7 	bne.w	8414c <_vfiprintf_r+0xb00>
   83f5e:	9c05      	ldr	r4, [sp, #20]
   83f60:	2301      	movs	r3, #1
   83f62:	9720      	str	r7, [sp, #128]	; 0x80
   83f64:	9421      	str	r4, [sp, #132]	; 0x84
   83f66:	9415      	str	r4, [sp, #84]	; 0x54
   83f68:	4622      	mov	r2, r4
   83f6a:	9314      	str	r3, [sp, #80]	; 0x50
   83f6c:	464e      	mov	r6, r9
   83f6e:	3608      	adds	r6, #8
   83f70:	e741      	b.n	83df6 <_vfiprintf_r+0x7aa>
   83f72:	9d04      	ldr	r5, [sp, #16]
   83f74:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f78:	ebcb 0405 	rsb	r4, fp, r5
   83f7c:	2c00      	cmp	r4, #0
   83f7e:	f77f aef7 	ble.w	83d70 <_vfiprintf_r+0x724>
   83f82:	2c10      	cmp	r4, #16
   83f84:	4da6      	ldr	r5, [pc, #664]	; (84220 <_vfiprintf_r+0xbd4>)
   83f86:	f340 8170 	ble.w	8426a <_vfiprintf_r+0xc1e>
   83f8a:	4629      	mov	r1, r5
   83f8c:	f04f 0b10 	mov.w	fp, #16
   83f90:	4625      	mov	r5, r4
   83f92:	4664      	mov	r4, ip
   83f94:	46b4      	mov	ip, r6
   83f96:	460e      	mov	r6, r1
   83f98:	e006      	b.n	83fa8 <_vfiprintf_r+0x95c>
   83f9a:	1c98      	adds	r0, r3, #2
   83f9c:	f10c 0c08 	add.w	ip, ip, #8
   83fa0:	460b      	mov	r3, r1
   83fa2:	3d10      	subs	r5, #16
   83fa4:	2d10      	cmp	r5, #16
   83fa6:	dd0f      	ble.n	83fc8 <_vfiprintf_r+0x97c>
   83fa8:	1c59      	adds	r1, r3, #1
   83faa:	3210      	adds	r2, #16
   83fac:	2907      	cmp	r1, #7
   83fae:	9215      	str	r2, [sp, #84]	; 0x54
   83fb0:	e88c 0840 	stmia.w	ip, {r6, fp}
   83fb4:	9114      	str	r1, [sp, #80]	; 0x50
   83fb6:	ddf0      	ble.n	83f9a <_vfiprintf_r+0x94e>
   83fb8:	b9ba      	cbnz	r2, 83fea <_vfiprintf_r+0x99e>
   83fba:	3d10      	subs	r5, #16
   83fbc:	2d10      	cmp	r5, #16
   83fbe:	f04f 0001 	mov.w	r0, #1
   83fc2:	4613      	mov	r3, r2
   83fc4:	46cc      	mov	ip, r9
   83fc6:	dcef      	bgt.n	83fa8 <_vfiprintf_r+0x95c>
   83fc8:	4633      	mov	r3, r6
   83fca:	4666      	mov	r6, ip
   83fcc:	46a4      	mov	ip, r4
   83fce:	462c      	mov	r4, r5
   83fd0:	461d      	mov	r5, r3
   83fd2:	4422      	add	r2, r4
   83fd4:	2807      	cmp	r0, #7
   83fd6:	9215      	str	r2, [sp, #84]	; 0x54
   83fd8:	6035      	str	r5, [r6, #0]
   83fda:	6074      	str	r4, [r6, #4]
   83fdc:	9014      	str	r0, [sp, #80]	; 0x50
   83fde:	f300 80af 	bgt.w	84140 <_vfiprintf_r+0xaf4>
   83fe2:	3608      	adds	r6, #8
   83fe4:	1c41      	adds	r1, r0, #1
   83fe6:	4603      	mov	r3, r0
   83fe8:	e6c2      	b.n	83d70 <_vfiprintf_r+0x724>
   83fea:	9806      	ldr	r0, [sp, #24]
   83fec:	9902      	ldr	r1, [sp, #8]
   83fee:	aa13      	add	r2, sp, #76	; 0x4c
   83ff0:	f7ff faf0 	bl	835d4 <__sprint_r.part.0>
   83ff4:	2800      	cmp	r0, #0
   83ff6:	f47f af7c 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   83ffa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83ffc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83ffe:	1c58      	adds	r0, r3, #1
   84000:	46cc      	mov	ip, r9
   84002:	e7ce      	b.n	83fa2 <_vfiprintf_r+0x956>
   84004:	2a00      	cmp	r2, #0
   84006:	d179      	bne.n	840fc <_vfiprintf_r+0xab0>
   84008:	4619      	mov	r1, r3
   8400a:	464e      	mov	r6, r9
   8400c:	4613      	mov	r3, r2
   8400e:	e69c      	b.n	83d4a <_vfiprintf_r+0x6fe>
   84010:	2a00      	cmp	r2, #0
   84012:	f040 8084 	bne.w	8411e <_vfiprintf_r+0xad2>
   84016:	2101      	movs	r1, #1
   84018:	4613      	mov	r3, r2
   8401a:	464e      	mov	r6, r9
   8401c:	e6a4      	b.n	83d68 <_vfiprintf_r+0x71c>
   8401e:	464f      	mov	r7, r9
   84020:	e448      	b.n	838b4 <_vfiprintf_r+0x268>
   84022:	2d00      	cmp	r5, #0
   84024:	bf08      	it	eq
   84026:	2c0a      	cmpeq	r4, #10
   84028:	d246      	bcs.n	840b8 <_vfiprintf_r+0xa6c>
   8402a:	3430      	adds	r4, #48	; 0x30
   8402c:	af30      	add	r7, sp, #192	; 0xc0
   8402e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   84032:	ebc7 0309 	rsb	r3, r7, r9
   84036:	9305      	str	r3, [sp, #20]
   84038:	e43c      	b.n	838b4 <_vfiprintf_r+0x268>
   8403a:	2302      	movs	r3, #2
   8403c:	e417      	b.n	8386e <_vfiprintf_r+0x222>
   8403e:	2a00      	cmp	r2, #0
   84040:	f040 80af 	bne.w	841a2 <_vfiprintf_r+0xb56>
   84044:	4613      	mov	r3, r2
   84046:	2101      	movs	r1, #1
   84048:	464e      	mov	r6, r9
   8404a:	e66d      	b.n	83d28 <_vfiprintf_r+0x6dc>
   8404c:	4644      	mov	r4, r8
   8404e:	f7ff bb58 	b.w	83702 <_vfiprintf_r+0xb6>
   84052:	9806      	ldr	r0, [sp, #24]
   84054:	9902      	ldr	r1, [sp, #8]
   84056:	aa13      	add	r2, sp, #76	; 0x4c
   84058:	f7ff fabc 	bl	835d4 <__sprint_r.part.0>
   8405c:	2800      	cmp	r0, #0
   8405e:	f47f af48 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   84062:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84064:	464e      	mov	r6, r9
   84066:	e6c6      	b.n	83df6 <_vfiprintf_r+0x7aa>
   84068:	9d08      	ldr	r5, [sp, #32]
   8406a:	682c      	ldr	r4, [r5, #0]
   8406c:	3504      	adds	r5, #4
   8406e:	9508      	str	r5, [sp, #32]
   84070:	2500      	movs	r5, #0
   84072:	f7ff bbfc 	b.w	8386e <_vfiprintf_r+0x222>
   84076:	9d08      	ldr	r5, [sp, #32]
   84078:	2301      	movs	r3, #1
   8407a:	682c      	ldr	r4, [r5, #0]
   8407c:	3504      	adds	r5, #4
   8407e:	9508      	str	r5, [sp, #32]
   84080:	2500      	movs	r5, #0
   84082:	f7ff bbf4 	b.w	8386e <_vfiprintf_r+0x222>
   84086:	9d08      	ldr	r5, [sp, #32]
   84088:	682c      	ldr	r4, [r5, #0]
   8408a:	3504      	adds	r5, #4
   8408c:	9508      	str	r5, [sp, #32]
   8408e:	2500      	movs	r5, #0
   84090:	e525      	b.n	83ade <_vfiprintf_r+0x492>
   84092:	9d08      	ldr	r5, [sp, #32]
   84094:	682c      	ldr	r4, [r5, #0]
   84096:	3504      	adds	r5, #4
   84098:	9508      	str	r5, [sp, #32]
   8409a:	17e5      	asrs	r5, r4, #31
   8409c:	4622      	mov	r2, r4
   8409e:	462b      	mov	r3, r5
   840a0:	e48e      	b.n	839c0 <_vfiprintf_r+0x374>
   840a2:	9806      	ldr	r0, [sp, #24]
   840a4:	9902      	ldr	r1, [sp, #8]
   840a6:	aa13      	add	r2, sp, #76	; 0x4c
   840a8:	f7ff fa94 	bl	835d4 <__sprint_r.part.0>
   840ac:	2800      	cmp	r0, #0
   840ae:	f47f af20 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   840b2:	464e      	mov	r6, r9
   840b4:	f7ff bb9a 	b.w	837ec <_vfiprintf_r+0x1a0>
   840b8:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   840bc:	9603      	str	r6, [sp, #12]
   840be:	465e      	mov	r6, fp
   840c0:	46e3      	mov	fp, ip
   840c2:	4620      	mov	r0, r4
   840c4:	4629      	mov	r1, r5
   840c6:	220a      	movs	r2, #10
   840c8:	2300      	movs	r3, #0
   840ca:	f003 fdd1 	bl	87c70 <__aeabi_uldivmod>
   840ce:	3230      	adds	r2, #48	; 0x30
   840d0:	7032      	strb	r2, [r6, #0]
   840d2:	4620      	mov	r0, r4
   840d4:	4629      	mov	r1, r5
   840d6:	220a      	movs	r2, #10
   840d8:	2300      	movs	r3, #0
   840da:	f003 fdc9 	bl	87c70 <__aeabi_uldivmod>
   840de:	4604      	mov	r4, r0
   840e0:	460d      	mov	r5, r1
   840e2:	ea54 0005 	orrs.w	r0, r4, r5
   840e6:	4637      	mov	r7, r6
   840e8:	f106 36ff 	add.w	r6, r6, #4294967295
   840ec:	d1e9      	bne.n	840c2 <_vfiprintf_r+0xa76>
   840ee:	ebc7 0309 	rsb	r3, r7, r9
   840f2:	46dc      	mov	ip, fp
   840f4:	9e03      	ldr	r6, [sp, #12]
   840f6:	9305      	str	r3, [sp, #20]
   840f8:	f7ff bbdc 	b.w	838b4 <_vfiprintf_r+0x268>
   840fc:	9806      	ldr	r0, [sp, #24]
   840fe:	9902      	ldr	r1, [sp, #8]
   84100:	aa13      	add	r2, sp, #76	; 0x4c
   84102:	f8cd c004 	str.w	ip, [sp, #4]
   84106:	f7ff fa65 	bl	835d4 <__sprint_r.part.0>
   8410a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8410e:	2800      	cmp	r0, #0
   84110:	f47f aeef 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   84114:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84116:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84118:	1c59      	adds	r1, r3, #1
   8411a:	464e      	mov	r6, r9
   8411c:	e615      	b.n	83d4a <_vfiprintf_r+0x6fe>
   8411e:	9806      	ldr	r0, [sp, #24]
   84120:	9902      	ldr	r1, [sp, #8]
   84122:	aa13      	add	r2, sp, #76	; 0x4c
   84124:	f8cd c004 	str.w	ip, [sp, #4]
   84128:	f7ff fa54 	bl	835d4 <__sprint_r.part.0>
   8412c:	f8dd c004 	ldr.w	ip, [sp, #4]
   84130:	2800      	cmp	r0, #0
   84132:	f47f aede 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   84136:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84138:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8413a:	1c59      	adds	r1, r3, #1
   8413c:	464e      	mov	r6, r9
   8413e:	e613      	b.n	83d68 <_vfiprintf_r+0x71c>
   84140:	2a00      	cmp	r2, #0
   84142:	d156      	bne.n	841f2 <_vfiprintf_r+0xba6>
   84144:	2101      	movs	r1, #1
   84146:	4613      	mov	r3, r2
   84148:	464e      	mov	r6, r9
   8414a:	e611      	b.n	83d70 <_vfiprintf_r+0x724>
   8414c:	9806      	ldr	r0, [sp, #24]
   8414e:	9902      	ldr	r1, [sp, #8]
   84150:	aa13      	add	r2, sp, #76	; 0x4c
   84152:	f7ff fa3f 	bl	835d4 <__sprint_r.part.0>
   84156:	2800      	cmp	r0, #0
   84158:	f47f aecb 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   8415c:	9914      	ldr	r1, [sp, #80]	; 0x50
   8415e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84160:	3101      	adds	r1, #1
   84162:	464e      	mov	r6, r9
   84164:	e639      	b.n	83dda <_vfiprintf_r+0x78e>
   84166:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8416a:	4264      	negs	r4, r4
   8416c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84170:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84174:	f8cd b01c 	str.w	fp, [sp, #28]
   84178:	f8cd c014 	str.w	ip, [sp, #20]
   8417c:	2301      	movs	r3, #1
   8417e:	f7ff bb7e 	b.w	8387e <_vfiprintf_r+0x232>
   84182:	f01a 0f10 	tst.w	sl, #16
   84186:	d11d      	bne.n	841c4 <_vfiprintf_r+0xb78>
   84188:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8418c:	d058      	beq.n	84240 <_vfiprintf_r+0xbf4>
   8418e:	9d08      	ldr	r5, [sp, #32]
   84190:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84194:	682b      	ldr	r3, [r5, #0]
   84196:	3504      	adds	r5, #4
   84198:	9508      	str	r5, [sp, #32]
   8419a:	f8a3 b000 	strh.w	fp, [r3]
   8419e:	f7ff ba88 	b.w	836b2 <_vfiprintf_r+0x66>
   841a2:	9806      	ldr	r0, [sp, #24]
   841a4:	9902      	ldr	r1, [sp, #8]
   841a6:	aa13      	add	r2, sp, #76	; 0x4c
   841a8:	f8cd c004 	str.w	ip, [sp, #4]
   841ac:	f7ff fa12 	bl	835d4 <__sprint_r.part.0>
   841b0:	f8dd c004 	ldr.w	ip, [sp, #4]
   841b4:	2800      	cmp	r0, #0
   841b6:	f47f ae9c 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   841ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841be:	1c59      	adds	r1, r3, #1
   841c0:	464e      	mov	r6, r9
   841c2:	e5b1      	b.n	83d28 <_vfiprintf_r+0x6dc>
   841c4:	f8dd b020 	ldr.w	fp, [sp, #32]
   841c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   841ca:	f8db 3000 	ldr.w	r3, [fp]
   841ce:	f10b 0b04 	add.w	fp, fp, #4
   841d2:	f8cd b020 	str.w	fp, [sp, #32]
   841d6:	601c      	str	r4, [r3, #0]
   841d8:	f7ff ba6b 	b.w	836b2 <_vfiprintf_r+0x66>
   841dc:	9408      	str	r4, [sp, #32]
   841de:	f7fd ff27 	bl	82030 <strlen>
   841e2:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   841e6:	9005      	str	r0, [sp, #20]
   841e8:	9407      	str	r4, [sp, #28]
   841ea:	f04f 0c00 	mov.w	ip, #0
   841ee:	f7ff bb61 	b.w	838b4 <_vfiprintf_r+0x268>
   841f2:	9806      	ldr	r0, [sp, #24]
   841f4:	9902      	ldr	r1, [sp, #8]
   841f6:	aa13      	add	r2, sp, #76	; 0x4c
   841f8:	f8cd c004 	str.w	ip, [sp, #4]
   841fc:	f7ff f9ea 	bl	835d4 <__sprint_r.part.0>
   84200:	f8dd c004 	ldr.w	ip, [sp, #4]
   84204:	2800      	cmp	r0, #0
   84206:	f47f ae74 	bne.w	83ef2 <_vfiprintf_r+0x8a6>
   8420a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8420c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8420e:	1c59      	adds	r1, r3, #1
   84210:	464e      	mov	r6, r9
   84212:	e5ad      	b.n	83d70 <_vfiprintf_r+0x724>
   84214:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84216:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84218:	3301      	adds	r3, #1
   8421a:	4d02      	ldr	r5, [pc, #8]	; (84224 <_vfiprintf_r+0xbd8>)
   8421c:	f7ff bb9a 	b.w	83954 <_vfiprintf_r+0x308>
   84220:	000883e0 	.word	0x000883e0
   84224:	000883f0 	.word	0x000883f0
   84228:	f1bc 0f06 	cmp.w	ip, #6
   8422c:	bf34      	ite	cc
   8422e:	4663      	movcc	r3, ip
   84230:	2306      	movcs	r3, #6
   84232:	9408      	str	r4, [sp, #32]
   84234:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   84238:	9305      	str	r3, [sp, #20]
   8423a:	9403      	str	r4, [sp, #12]
   8423c:	4f16      	ldr	r7, [pc, #88]	; (84298 <_vfiprintf_r+0xc4c>)
   8423e:	e472      	b.n	83b26 <_vfiprintf_r+0x4da>
   84240:	9c08      	ldr	r4, [sp, #32]
   84242:	9d09      	ldr	r5, [sp, #36]	; 0x24
   84244:	6823      	ldr	r3, [r4, #0]
   84246:	3404      	adds	r4, #4
   84248:	9408      	str	r4, [sp, #32]
   8424a:	601d      	str	r5, [r3, #0]
   8424c:	f7ff ba31 	b.w	836b2 <_vfiprintf_r+0x66>
   84250:	9814      	ldr	r0, [sp, #80]	; 0x50
   84252:	4d12      	ldr	r5, [pc, #72]	; (8429c <_vfiprintf_r+0xc50>)
   84254:	3001      	adds	r0, #1
   84256:	e5fc      	b.n	83e52 <_vfiprintf_r+0x806>
   84258:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8425c:	f8cd c014 	str.w	ip, [sp, #20]
   84260:	9507      	str	r5, [sp, #28]
   84262:	9408      	str	r4, [sp, #32]
   84264:	4684      	mov	ip, r0
   84266:	f7ff bb25 	b.w	838b4 <_vfiprintf_r+0x268>
   8426a:	4608      	mov	r0, r1
   8426c:	e6b1      	b.n	83fd2 <_vfiprintf_r+0x986>
   8426e:	46a0      	mov	r8, r4
   84270:	2500      	movs	r5, #0
   84272:	f7ff ba5a 	b.w	8372a <_vfiprintf_r+0xde>
   84276:	f8dd b020 	ldr.w	fp, [sp, #32]
   8427a:	f898 3001 	ldrb.w	r3, [r8, #1]
   8427e:	f8db 5000 	ldr.w	r5, [fp]
   84282:	f10b 0204 	add.w	r2, fp, #4
   84286:	2d00      	cmp	r5, #0
   84288:	9208      	str	r2, [sp, #32]
   8428a:	46a0      	mov	r8, r4
   8428c:	f6bf aa4b 	bge.w	83726 <_vfiprintf_r+0xda>
   84290:	f04f 35ff 	mov.w	r5, #4294967295
   84294:	f7ff ba47 	b.w	83726 <_vfiprintf_r+0xda>
   84298:	000883c8 	.word	0x000883c8
   8429c:	000883f0 	.word	0x000883f0

000842a0 <__sbprintf>:
   842a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   842a4:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   842a6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   842aa:	4688      	mov	r8, r1
   842ac:	9719      	str	r7, [sp, #100]	; 0x64
   842ae:	f8d8 701c 	ldr.w	r7, [r8, #28]
   842b2:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   842b6:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   842ba:	9707      	str	r7, [sp, #28]
   842bc:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   842c0:	ac1a      	add	r4, sp, #104	; 0x68
   842c2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   842c6:	f02a 0a02 	bic.w	sl, sl, #2
   842ca:	2600      	movs	r6, #0
   842cc:	4669      	mov	r1, sp
   842ce:	9400      	str	r4, [sp, #0]
   842d0:	9404      	str	r4, [sp, #16]
   842d2:	9502      	str	r5, [sp, #8]
   842d4:	9505      	str	r5, [sp, #20]
   842d6:	f8ad a00c 	strh.w	sl, [sp, #12]
   842da:	f8ad 900e 	strh.w	r9, [sp, #14]
   842de:	9709      	str	r7, [sp, #36]	; 0x24
   842e0:	9606      	str	r6, [sp, #24]
   842e2:	4605      	mov	r5, r0
   842e4:	f7ff f9b2 	bl	8364c <_vfiprintf_r>
   842e8:	1e04      	subs	r4, r0, #0
   842ea:	db07      	blt.n	842fc <__sbprintf+0x5c>
   842ec:	4628      	mov	r0, r5
   842ee:	4669      	mov	r1, sp
   842f0:	f001 f936 	bl	85560 <_fflush_r>
   842f4:	42b0      	cmp	r0, r6
   842f6:	bf18      	it	ne
   842f8:	f04f 34ff 	movne.w	r4, #4294967295
   842fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84300:	065b      	lsls	r3, r3, #25
   84302:	d505      	bpl.n	84310 <__sbprintf+0x70>
   84304:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8430c:	f8a8 300c 	strh.w	r3, [r8, #12]
   84310:	4620      	mov	r0, r4
   84312:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   84316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8431a:	bf00      	nop

0008431c <__swbuf_r>:
   8431c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8431e:	460d      	mov	r5, r1
   84320:	4614      	mov	r4, r2
   84322:	4607      	mov	r7, r0
   84324:	b110      	cbz	r0, 8432c <__swbuf_r+0x10>
   84326:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84328:	2b00      	cmp	r3, #0
   8432a:	d048      	beq.n	843be <__swbuf_r+0xa2>
   8432c:	89a2      	ldrh	r2, [r4, #12]
   8432e:	69a0      	ldr	r0, [r4, #24]
   84330:	b293      	uxth	r3, r2
   84332:	60a0      	str	r0, [r4, #8]
   84334:	0718      	lsls	r0, r3, #28
   84336:	d538      	bpl.n	843aa <__swbuf_r+0x8e>
   84338:	6926      	ldr	r6, [r4, #16]
   8433a:	2e00      	cmp	r6, #0
   8433c:	d035      	beq.n	843aa <__swbuf_r+0x8e>
   8433e:	0499      	lsls	r1, r3, #18
   84340:	b2ed      	uxtb	r5, r5
   84342:	d515      	bpl.n	84370 <__swbuf_r+0x54>
   84344:	6823      	ldr	r3, [r4, #0]
   84346:	6962      	ldr	r2, [r4, #20]
   84348:	1b9e      	subs	r6, r3, r6
   8434a:	4296      	cmp	r6, r2
   8434c:	da1c      	bge.n	84388 <__swbuf_r+0x6c>
   8434e:	3601      	adds	r6, #1
   84350:	68a2      	ldr	r2, [r4, #8]
   84352:	1c59      	adds	r1, r3, #1
   84354:	3a01      	subs	r2, #1
   84356:	60a2      	str	r2, [r4, #8]
   84358:	6021      	str	r1, [r4, #0]
   8435a:	701d      	strb	r5, [r3, #0]
   8435c:	6963      	ldr	r3, [r4, #20]
   8435e:	42b3      	cmp	r3, r6
   84360:	d01a      	beq.n	84398 <__swbuf_r+0x7c>
   84362:	89a3      	ldrh	r3, [r4, #12]
   84364:	07db      	lsls	r3, r3, #31
   84366:	d501      	bpl.n	8436c <__swbuf_r+0x50>
   84368:	2d0a      	cmp	r5, #10
   8436a:	d015      	beq.n	84398 <__swbuf_r+0x7c>
   8436c:	4628      	mov	r0, r5
   8436e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84370:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84372:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84376:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8437a:	6663      	str	r3, [r4, #100]	; 0x64
   8437c:	6823      	ldr	r3, [r4, #0]
   8437e:	81a2      	strh	r2, [r4, #12]
   84380:	6962      	ldr	r2, [r4, #20]
   84382:	1b9e      	subs	r6, r3, r6
   84384:	4296      	cmp	r6, r2
   84386:	dbe2      	blt.n	8434e <__swbuf_r+0x32>
   84388:	4638      	mov	r0, r7
   8438a:	4621      	mov	r1, r4
   8438c:	f001 f8e8 	bl	85560 <_fflush_r>
   84390:	b940      	cbnz	r0, 843a4 <__swbuf_r+0x88>
   84392:	6823      	ldr	r3, [r4, #0]
   84394:	2601      	movs	r6, #1
   84396:	e7db      	b.n	84350 <__swbuf_r+0x34>
   84398:	4638      	mov	r0, r7
   8439a:	4621      	mov	r1, r4
   8439c:	f001 f8e0 	bl	85560 <_fflush_r>
   843a0:	2800      	cmp	r0, #0
   843a2:	d0e3      	beq.n	8436c <__swbuf_r+0x50>
   843a4:	f04f 30ff 	mov.w	r0, #4294967295
   843a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   843aa:	4638      	mov	r0, r7
   843ac:	4621      	mov	r1, r4
   843ae:	f000 f809 	bl	843c4 <__swsetup_r>
   843b2:	2800      	cmp	r0, #0
   843b4:	d1f6      	bne.n	843a4 <__swbuf_r+0x88>
   843b6:	89a2      	ldrh	r2, [r4, #12]
   843b8:	6926      	ldr	r6, [r4, #16]
   843ba:	b293      	uxth	r3, r2
   843bc:	e7bf      	b.n	8433e <__swbuf_r+0x22>
   843be:	f001 f8eb 	bl	85598 <__sinit>
   843c2:	e7b3      	b.n	8432c <__swbuf_r+0x10>

000843c4 <__swsetup_r>:
   843c4:	4b2f      	ldr	r3, [pc, #188]	; (84484 <__swsetup_r+0xc0>)
   843c6:	b570      	push	{r4, r5, r6, lr}
   843c8:	4606      	mov	r6, r0
   843ca:	6818      	ldr	r0, [r3, #0]
   843cc:	460c      	mov	r4, r1
   843ce:	b110      	cbz	r0, 843d6 <__swsetup_r+0x12>
   843d0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   843d2:	2a00      	cmp	r2, #0
   843d4:	d036      	beq.n	84444 <__swsetup_r+0x80>
   843d6:	89a5      	ldrh	r5, [r4, #12]
   843d8:	b2ab      	uxth	r3, r5
   843da:	0719      	lsls	r1, r3, #28
   843dc:	d50c      	bpl.n	843f8 <__swsetup_r+0x34>
   843de:	6922      	ldr	r2, [r4, #16]
   843e0:	b1aa      	cbz	r2, 8440e <__swsetup_r+0x4a>
   843e2:	f013 0101 	ands.w	r1, r3, #1
   843e6:	d01e      	beq.n	84426 <__swsetup_r+0x62>
   843e8:	6963      	ldr	r3, [r4, #20]
   843ea:	2100      	movs	r1, #0
   843ec:	425b      	negs	r3, r3
   843ee:	61a3      	str	r3, [r4, #24]
   843f0:	60a1      	str	r1, [r4, #8]
   843f2:	b1f2      	cbz	r2, 84432 <__swsetup_r+0x6e>
   843f4:	2000      	movs	r0, #0
   843f6:	bd70      	pop	{r4, r5, r6, pc}
   843f8:	06da      	lsls	r2, r3, #27
   843fa:	d53a      	bpl.n	84472 <__swsetup_r+0xae>
   843fc:	075b      	lsls	r3, r3, #29
   843fe:	d424      	bmi.n	8444a <__swsetup_r+0x86>
   84400:	6922      	ldr	r2, [r4, #16]
   84402:	f045 0308 	orr.w	r3, r5, #8
   84406:	81a3      	strh	r3, [r4, #12]
   84408:	b29b      	uxth	r3, r3
   8440a:	2a00      	cmp	r2, #0
   8440c:	d1e9      	bne.n	843e2 <__swsetup_r+0x1e>
   8440e:	f403 7120 	and.w	r1, r3, #640	; 0x280
   84412:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84416:	d0e4      	beq.n	843e2 <__swsetup_r+0x1e>
   84418:	4630      	mov	r0, r6
   8441a:	4621      	mov	r1, r4
   8441c:	f001 fc8a 	bl	85d34 <__smakebuf_r>
   84420:	89a3      	ldrh	r3, [r4, #12]
   84422:	6922      	ldr	r2, [r4, #16]
   84424:	e7dd      	b.n	843e2 <__swsetup_r+0x1e>
   84426:	0798      	lsls	r0, r3, #30
   84428:	bf58      	it	pl
   8442a:	6961      	ldrpl	r1, [r4, #20]
   8442c:	60a1      	str	r1, [r4, #8]
   8442e:	2a00      	cmp	r2, #0
   84430:	d1e0      	bne.n	843f4 <__swsetup_r+0x30>
   84432:	89a3      	ldrh	r3, [r4, #12]
   84434:	061a      	lsls	r2, r3, #24
   84436:	d5dd      	bpl.n	843f4 <__swsetup_r+0x30>
   84438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8443c:	81a3      	strh	r3, [r4, #12]
   8443e:	f04f 30ff 	mov.w	r0, #4294967295
   84442:	bd70      	pop	{r4, r5, r6, pc}
   84444:	f001 f8a8 	bl	85598 <__sinit>
   84448:	e7c5      	b.n	843d6 <__swsetup_r+0x12>
   8444a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8444c:	b149      	cbz	r1, 84462 <__swsetup_r+0x9e>
   8444e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84452:	4299      	cmp	r1, r3
   84454:	d003      	beq.n	8445e <__swsetup_r+0x9a>
   84456:	4630      	mov	r0, r6
   84458:	f001 f9e2 	bl	85820 <_free_r>
   8445c:	89a5      	ldrh	r5, [r4, #12]
   8445e:	2300      	movs	r3, #0
   84460:	6323      	str	r3, [r4, #48]	; 0x30
   84462:	6922      	ldr	r2, [r4, #16]
   84464:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84468:	2100      	movs	r1, #0
   8446a:	b2ad      	uxth	r5, r5
   8446c:	6022      	str	r2, [r4, #0]
   8446e:	6061      	str	r1, [r4, #4]
   84470:	e7c7      	b.n	84402 <__swsetup_r+0x3e>
   84472:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   84476:	2309      	movs	r3, #9
   84478:	6033      	str	r3, [r6, #0]
   8447a:	f04f 30ff 	mov.w	r0, #4294967295
   8447e:	81a5      	strh	r5, [r4, #12]
   84480:	bd70      	pop	{r4, r5, r6, pc}
   84482:	bf00      	nop
   84484:	200705c8 	.word	0x200705c8

00084488 <register_fini>:
   84488:	4b02      	ldr	r3, [pc, #8]	; (84494 <register_fini+0xc>)
   8448a:	b113      	cbz	r3, 84492 <register_fini+0xa>
   8448c:	4802      	ldr	r0, [pc, #8]	; (84498 <register_fini+0x10>)
   8448e:	f000 b805 	b.w	8449c <atexit>
   84492:	4770      	bx	lr
   84494:	00000000 	.word	0x00000000
   84498:	00085695 	.word	0x00085695

0008449c <atexit>:
   8449c:	4601      	mov	r1, r0
   8449e:	2000      	movs	r0, #0
   844a0:	4602      	mov	r2, r0
   844a2:	4603      	mov	r3, r0
   844a4:	f002 be3e 	b.w	87124 <__register_exitproc>

000844a8 <quorem>:
   844a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   844ac:	6903      	ldr	r3, [r0, #16]
   844ae:	690d      	ldr	r5, [r1, #16]
   844b0:	b083      	sub	sp, #12
   844b2:	429d      	cmp	r5, r3
   844b4:	4683      	mov	fp, r0
   844b6:	f300 808c 	bgt.w	845d2 <quorem+0x12a>
   844ba:	3d01      	subs	r5, #1
   844bc:	f101 0414 	add.w	r4, r1, #20
   844c0:	f100 0a14 	add.w	sl, r0, #20
   844c4:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
   844c8:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
   844cc:	3201      	adds	r2, #1
   844ce:	fbb3 f8f2 	udiv	r8, r3, r2
   844d2:	00aa      	lsls	r2, r5, #2
   844d4:	4691      	mov	r9, r2
   844d6:	9200      	str	r2, [sp, #0]
   844d8:	4452      	add	r2, sl
   844da:	44a1      	add	r9, r4
   844dc:	9201      	str	r2, [sp, #4]
   844de:	f1b8 0f00 	cmp.w	r8, #0
   844e2:	d03e      	beq.n	84562 <quorem+0xba>
   844e4:	2600      	movs	r6, #0
   844e6:	4630      	mov	r0, r6
   844e8:	4622      	mov	r2, r4
   844ea:	4653      	mov	r3, sl
   844ec:	468c      	mov	ip, r1
   844ee:	f852 7b04 	ldr.w	r7, [r2], #4
   844f2:	6819      	ldr	r1, [r3, #0]
   844f4:	fa1f fe87 	uxth.w	lr, r7
   844f8:	0c3f      	lsrs	r7, r7, #16
   844fa:	fb0e 6e08 	mla	lr, lr, r8, r6
   844fe:	fb07 f608 	mul.w	r6, r7, r8
   84502:	eb06 461e 	add.w	r6, r6, lr, lsr #16
   84506:	fa1f fe8e 	uxth.w	lr, lr
   8450a:	ebce 0e00 	rsb	lr, lr, r0
   8450e:	b28f      	uxth	r7, r1
   84510:	b2b0      	uxth	r0, r6
   84512:	4477      	add	r7, lr
   84514:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
   84518:	eb00 4027 	add.w	r0, r0, r7, asr #16
   8451c:	b2bf      	uxth	r7, r7
   8451e:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
   84522:	4591      	cmp	r9, r2
   84524:	f843 7b04 	str.w	r7, [r3], #4
   84528:	ea4f 4020 	mov.w	r0, r0, asr #16
   8452c:	ea4f 4616 	mov.w	r6, r6, lsr #16
   84530:	d2dd      	bcs.n	844ee <quorem+0x46>
   84532:	9a00      	ldr	r2, [sp, #0]
   84534:	4661      	mov	r1, ip
   84536:	f85a 3002 	ldr.w	r3, [sl, r2]
   8453a:	b993      	cbnz	r3, 84562 <quorem+0xba>
   8453c:	9a01      	ldr	r2, [sp, #4]
   8453e:	1f13      	subs	r3, r2, #4
   84540:	459a      	cmp	sl, r3
   84542:	d20c      	bcs.n	8455e <quorem+0xb6>
   84544:	f852 3c04 	ldr.w	r3, [r2, #-4]
   84548:	b94b      	cbnz	r3, 8455e <quorem+0xb6>
   8454a:	f1a2 0308 	sub.w	r3, r2, #8
   8454e:	e002      	b.n	84556 <quorem+0xae>
   84550:	681a      	ldr	r2, [r3, #0]
   84552:	3b04      	subs	r3, #4
   84554:	b91a      	cbnz	r2, 8455e <quorem+0xb6>
   84556:	459a      	cmp	sl, r3
   84558:	f105 35ff 	add.w	r5, r5, #4294967295
   8455c:	d3f8      	bcc.n	84550 <quorem+0xa8>
   8455e:	f8cb 5010 	str.w	r5, [fp, #16]
   84562:	4658      	mov	r0, fp
   84564:	f002 f9ca 	bl	868fc <__mcmp>
   84568:	2800      	cmp	r0, #0
   8456a:	db2e      	blt.n	845ca <quorem+0x122>
   8456c:	f108 0801 	add.w	r8, r8, #1
   84570:	4653      	mov	r3, sl
   84572:	2200      	movs	r2, #0
   84574:	f854 6b04 	ldr.w	r6, [r4], #4
   84578:	6818      	ldr	r0, [r3, #0]
   8457a:	b2b1      	uxth	r1, r6
   8457c:	1a51      	subs	r1, r2, r1
   8457e:	b287      	uxth	r7, r0
   84580:	0c36      	lsrs	r6, r6, #16
   84582:	4439      	add	r1, r7
   84584:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
   84588:	eb00 4221 	add.w	r2, r0, r1, asr #16
   8458c:	b289      	uxth	r1, r1
   8458e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   84592:	45a1      	cmp	r9, r4
   84594:	f843 1b04 	str.w	r1, [r3], #4
   84598:	ea4f 4222 	mov.w	r2, r2, asr #16
   8459c:	d2ea      	bcs.n	84574 <quorem+0xcc>
   8459e:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
   845a2:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
   845a6:	b982      	cbnz	r2, 845ca <quorem+0x122>
   845a8:	1f1a      	subs	r2, r3, #4
   845aa:	4592      	cmp	sl, r2
   845ac:	d20b      	bcs.n	845c6 <quorem+0x11e>
   845ae:	f853 2c04 	ldr.w	r2, [r3, #-4]
   845b2:	b942      	cbnz	r2, 845c6 <quorem+0x11e>
   845b4:	3b08      	subs	r3, #8
   845b6:	e002      	b.n	845be <quorem+0x116>
   845b8:	681a      	ldr	r2, [r3, #0]
   845ba:	3b04      	subs	r3, #4
   845bc:	b91a      	cbnz	r2, 845c6 <quorem+0x11e>
   845be:	459a      	cmp	sl, r3
   845c0:	f105 35ff 	add.w	r5, r5, #4294967295
   845c4:	d3f8      	bcc.n	845b8 <quorem+0x110>
   845c6:	f8cb 5010 	str.w	r5, [fp, #16]
   845ca:	4640      	mov	r0, r8
   845cc:	b003      	add	sp, #12
   845ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   845d2:	2000      	movs	r0, #0
   845d4:	b003      	add	sp, #12
   845d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   845da:	bf00      	nop
   845dc:	0000      	movs	r0, r0
	...

000845e0 <_dtoa_r>:
   845e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   845e4:	6c01      	ldr	r1, [r0, #64]	; 0x40
   845e6:	b09b      	sub	sp, #108	; 0x6c
   845e8:	4604      	mov	r4, r0
   845ea:	4692      	mov	sl, r2
   845ec:	469b      	mov	fp, r3
   845ee:	9d27      	ldr	r5, [sp, #156]	; 0x9c
   845f0:	b141      	cbz	r1, 84604 <_dtoa_r+0x24>
   845f2:	6c43      	ldr	r3, [r0, #68]	; 0x44
   845f4:	2201      	movs	r2, #1
   845f6:	409a      	lsls	r2, r3
   845f8:	604b      	str	r3, [r1, #4]
   845fa:	608a      	str	r2, [r1, #8]
   845fc:	f001 ff88 	bl	86510 <_Bfree>
   84600:	2300      	movs	r3, #0
   84602:	6423      	str	r3, [r4, #64]	; 0x40
   84604:	f1bb 0f00 	cmp.w	fp, #0
   84608:	46d9      	mov	r9, fp
   8460a:	db33      	blt.n	84674 <_dtoa_r+0x94>
   8460c:	2300      	movs	r3, #0
   8460e:	602b      	str	r3, [r5, #0]
   84610:	4ba5      	ldr	r3, [pc, #660]	; (848a8 <_dtoa_r+0x2c8>)
   84612:	461a      	mov	r2, r3
   84614:	ea09 0303 	and.w	r3, r9, r3
   84618:	4293      	cmp	r3, r2
   8461a:	d014      	beq.n	84646 <_dtoa_r+0x66>
   8461c:	4650      	mov	r0, sl
   8461e:	4659      	mov	r1, fp
   84620:	2200      	movs	r2, #0
   84622:	2300      	movs	r3, #0
   84624:	f003 faca 	bl	87bbc <__aeabi_dcmpeq>
   84628:	4680      	mov	r8, r0
   8462a:	b348      	cbz	r0, 84680 <_dtoa_r+0xa0>
   8462c:	9e26      	ldr	r6, [sp, #152]	; 0x98
   8462e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
   84630:	2301      	movs	r3, #1
   84632:	6033      	str	r3, [r6, #0]
   84634:	2d00      	cmp	r5, #0
   84636:	f000 80ca 	beq.w	847ce <_dtoa_r+0x1ee>
   8463a:	489c      	ldr	r0, [pc, #624]	; (848ac <_dtoa_r+0x2cc>)
   8463c:	6028      	str	r0, [r5, #0]
   8463e:	3801      	subs	r0, #1
   84640:	b01b      	add	sp, #108	; 0x6c
   84642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84646:	9d26      	ldr	r5, [sp, #152]	; 0x98
   84648:	f242 730f 	movw	r3, #9999	; 0x270f
   8464c:	602b      	str	r3, [r5, #0]
   8464e:	f1ba 0f00 	cmp.w	sl, #0
   84652:	f000 80a5 	beq.w	847a0 <_dtoa_r+0x1c0>
   84656:	4896      	ldr	r0, [pc, #600]	; (848b0 <_dtoa_r+0x2d0>)
   84658:	9e28      	ldr	r6, [sp, #160]	; 0xa0
   8465a:	2e00      	cmp	r6, #0
   8465c:	d0f0      	beq.n	84640 <_dtoa_r+0x60>
   8465e:	78c3      	ldrb	r3, [r0, #3]
   84660:	2b00      	cmp	r3, #0
   84662:	f000 80b6 	beq.w	847d2 <_dtoa_r+0x1f2>
   84666:	f100 0308 	add.w	r3, r0, #8
   8466a:	9d28      	ldr	r5, [sp, #160]	; 0xa0
   8466c:	602b      	str	r3, [r5, #0]
   8466e:	b01b      	add	sp, #108	; 0x6c
   84670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84674:	2301      	movs	r3, #1
   84676:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
   8467a:	602b      	str	r3, [r5, #0]
   8467c:	46cb      	mov	fp, r9
   8467e:	e7c7      	b.n	84610 <_dtoa_r+0x30>
   84680:	aa19      	add	r2, sp, #100	; 0x64
   84682:	ab18      	add	r3, sp, #96	; 0x60
   84684:	e88d 000c 	stmia.w	sp, {r2, r3}
   84688:	4620      	mov	r0, r4
   8468a:	4652      	mov	r2, sl
   8468c:	465b      	mov	r3, fp
   8468e:	f002 f9c5 	bl	86a1c <__d2b>
   84692:	ea5f 5519 	movs.w	r5, r9, lsr #20
   84696:	900a      	str	r0, [sp, #40]	; 0x28
   84698:	f040 808b 	bne.w	847b2 <_dtoa_r+0x1d2>
   8469c:	9f18      	ldr	r7, [sp, #96]	; 0x60
   8469e:	9d19      	ldr	r5, [sp, #100]	; 0x64
   846a0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
   846a4:	443d      	add	r5, r7
   846a6:	429d      	cmp	r5, r3
   846a8:	f2c0 8295 	blt.w	84bd6 <_dtoa_r+0x5f6>
   846ac:	331f      	adds	r3, #31
   846ae:	f205 4212 	addw	r2, r5, #1042	; 0x412
   846b2:	1b5b      	subs	r3, r3, r5
   846b4:	fa09 f303 	lsl.w	r3, r9, r3
   846b8:	fa2a f202 	lsr.w	r2, sl, r2
   846bc:	ea43 0002 	orr.w	r0, r3, r2
   846c0:	f002 ff9e 	bl	87600 <__aeabi_ui2d>
   846c4:	2601      	movs	r6, #1
   846c6:	3d01      	subs	r5, #1
   846c8:	46b8      	mov	r8, r7
   846ca:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   846ce:	9616      	str	r6, [sp, #88]	; 0x58
   846d0:	2200      	movs	r2, #0
   846d2:	4b78      	ldr	r3, [pc, #480]	; (848b4 <_dtoa_r+0x2d4>)
   846d4:	f002 fe56 	bl	87384 <__aeabi_dsub>
   846d8:	a36d      	add	r3, pc, #436	; (adr r3, 84890 <_dtoa_r+0x2b0>)
   846da:	e9d3 2300 	ldrd	r2, r3, [r3]
   846de:	f003 f805 	bl	876ec <__aeabi_dmul>
   846e2:	a36d      	add	r3, pc, #436	; (adr r3, 84898 <_dtoa_r+0x2b8>)
   846e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   846e8:	f002 fe4e 	bl	87388 <__adddf3>
   846ec:	4606      	mov	r6, r0
   846ee:	4628      	mov	r0, r5
   846f0:	460f      	mov	r7, r1
   846f2:	f002 ff95 	bl	87620 <__aeabi_i2d>
   846f6:	a36a      	add	r3, pc, #424	; (adr r3, 848a0 <_dtoa_r+0x2c0>)
   846f8:	e9d3 2300 	ldrd	r2, r3, [r3]
   846fc:	f002 fff6 	bl	876ec <__aeabi_dmul>
   84700:	4602      	mov	r2, r0
   84702:	460b      	mov	r3, r1
   84704:	4630      	mov	r0, r6
   84706:	4639      	mov	r1, r7
   84708:	f002 fe3e 	bl	87388 <__adddf3>
   8470c:	4606      	mov	r6, r0
   8470e:	460f      	mov	r7, r1
   84710:	f003 fa86 	bl	87c20 <__aeabi_d2iz>
   84714:	4639      	mov	r1, r7
   84716:	9007      	str	r0, [sp, #28]
   84718:	2200      	movs	r2, #0
   8471a:	4630      	mov	r0, r6
   8471c:	2300      	movs	r3, #0
   8471e:	f003 fa57 	bl	87bd0 <__aeabi_dcmplt>
   84722:	2800      	cmp	r0, #0
   84724:	f040 8229 	bne.w	84b7a <_dtoa_r+0x59a>
   84728:	9e07      	ldr	r6, [sp, #28]
   8472a:	2e16      	cmp	r6, #22
   8472c:	f200 8222 	bhi.w	84b74 <_dtoa_r+0x594>
   84730:	4961      	ldr	r1, [pc, #388]	; (848b8 <_dtoa_r+0x2d8>)
   84732:	4652      	mov	r2, sl
   84734:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
   84738:	465b      	mov	r3, fp
   8473a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8473e:	f003 fa65 	bl	87c0c <__aeabi_dcmpgt>
   84742:	2800      	cmp	r0, #0
   84744:	f000 824c 	beq.w	84be0 <_dtoa_r+0x600>
   84748:	3e01      	subs	r6, #1
   8474a:	9607      	str	r6, [sp, #28]
   8474c:	2600      	movs	r6, #0
   8474e:	960e      	str	r6, [sp, #56]	; 0x38
   84750:	ebc5 0508 	rsb	r5, r5, r8
   84754:	3d01      	subs	r5, #1
   84756:	9506      	str	r5, [sp, #24]
   84758:	f100 8226 	bmi.w	84ba8 <_dtoa_r+0x5c8>
   8475c:	2500      	movs	r5, #0
   8475e:	9508      	str	r5, [sp, #32]
   84760:	9e07      	ldr	r6, [sp, #28]
   84762:	2e00      	cmp	r6, #0
   84764:	f2c0 8217 	blt.w	84b96 <_dtoa_r+0x5b6>
   84768:	9d06      	ldr	r5, [sp, #24]
   8476a:	960d      	str	r6, [sp, #52]	; 0x34
   8476c:	4435      	add	r5, r6
   8476e:	2600      	movs	r6, #0
   84770:	9506      	str	r5, [sp, #24]
   84772:	960c      	str	r6, [sp, #48]	; 0x30
   84774:	9d24      	ldr	r5, [sp, #144]	; 0x90
   84776:	2d09      	cmp	r5, #9
   84778:	d82d      	bhi.n	847d6 <_dtoa_r+0x1f6>
   8477a:	2d05      	cmp	r5, #5
   8477c:	bfc4      	itt	gt
   8477e:	3d04      	subgt	r5, #4
   84780:	9524      	strgt	r5, [sp, #144]	; 0x90
   84782:	9e24      	ldr	r6, [sp, #144]	; 0x90
   84784:	bfc8      	it	gt
   84786:	2500      	movgt	r5, #0
   84788:	f1a6 0302 	sub.w	r3, r6, #2
   8478c:	bfd8      	it	le
   8478e:	2501      	movle	r5, #1
   84790:	2b03      	cmp	r3, #3
   84792:	d822      	bhi.n	847da <_dtoa_r+0x1fa>
   84794:	e8df f013 	tbh	[pc, r3, lsl #1]
   84798:	029e03b7 	.word	0x029e03b7
   8479c:	049a03c0 	.word	0x049a03c0
   847a0:	4a46      	ldr	r2, [pc, #280]	; (848bc <_dtoa_r+0x2dc>)
   847a2:	4b43      	ldr	r3, [pc, #268]	; (848b0 <_dtoa_r+0x2d0>)
   847a4:	f3c9 0013 	ubfx	r0, r9, #0, #20
   847a8:	2800      	cmp	r0, #0
   847aa:	bf0c      	ite	eq
   847ac:	4610      	moveq	r0, r2
   847ae:	4618      	movne	r0, r3
   847b0:	e752      	b.n	84658 <_dtoa_r+0x78>
   847b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
   847b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   847ba:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
   847be:	4650      	mov	r0, sl
   847c0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
   847c4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   847c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
   847cc:	e780      	b.n	846d0 <_dtoa_r+0xf0>
   847ce:	483c      	ldr	r0, [pc, #240]	; (848c0 <_dtoa_r+0x2e0>)
   847d0:	e736      	b.n	84640 <_dtoa_r+0x60>
   847d2:	1cc3      	adds	r3, r0, #3
   847d4:	e749      	b.n	8466a <_dtoa_r+0x8a>
   847d6:	2500      	movs	r5, #0
   847d8:	9524      	str	r5, [sp, #144]	; 0x90
   847da:	2500      	movs	r5, #0
   847dc:	6465      	str	r5, [r4, #68]	; 0x44
   847de:	4629      	mov	r1, r5
   847e0:	4620      	mov	r0, r4
   847e2:	f001 fe6f 	bl	864c4 <_Balloc>
   847e6:	f04f 39ff 	mov.w	r9, #4294967295
   847ea:	2601      	movs	r6, #1
   847ec:	9009      	str	r0, [sp, #36]	; 0x24
   847ee:	9525      	str	r5, [sp, #148]	; 0x94
   847f0:	6420      	str	r0, [r4, #64]	; 0x40
   847f2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   847f6:	960b      	str	r6, [sp, #44]	; 0x2c
   847f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
   847fa:	2b00      	cmp	r3, #0
   847fc:	f2c0 80d2 	blt.w	849a4 <_dtoa_r+0x3c4>
   84800:	9e07      	ldr	r6, [sp, #28]
   84802:	2e0e      	cmp	r6, #14
   84804:	f300 80ce 	bgt.w	849a4 <_dtoa_r+0x3c4>
   84808:	4b2b      	ldr	r3, [pc, #172]	; (848b8 <_dtoa_r+0x2d8>)
   8480a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   8480e:	e9d3 0100 	ldrd	r0, r1, [r3]
   84812:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84816:	9925      	ldr	r1, [sp, #148]	; 0x94
   84818:	2900      	cmp	r1, #0
   8481a:	f2c0 8380 	blt.w	84f1e <_dtoa_r+0x93e>
   8481e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84822:	4659      	mov	r1, fp
   84824:	4650      	mov	r0, sl
   84826:	f003 f88b 	bl	87940 <__aeabi_ddiv>
   8482a:	f003 f9f9 	bl	87c20 <__aeabi_d2iz>
   8482e:	4605      	mov	r5, r0
   84830:	f002 fef6 	bl	87620 <__aeabi_i2d>
   84834:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84838:	f002 ff58 	bl	876ec <__aeabi_dmul>
   8483c:	4602      	mov	r2, r0
   8483e:	460b      	mov	r3, r1
   84840:	4650      	mov	r0, sl
   84842:	4659      	mov	r1, fp
   84844:	f002 fd9e 	bl	87384 <__aeabi_dsub>
   84848:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8484a:	f105 0330 	add.w	r3, r5, #48	; 0x30
   8484e:	f1b9 0f01 	cmp.w	r9, #1
   84852:	4606      	mov	r6, r0
   84854:	460f      	mov	r7, r1
   84856:	7013      	strb	r3, [r2, #0]
   84858:	f102 0b01 	add.w	fp, r2, #1
   8485c:	d064      	beq.n	84928 <_dtoa_r+0x348>
   8485e:	2200      	movs	r2, #0
   84860:	4b18      	ldr	r3, [pc, #96]	; (848c4 <_dtoa_r+0x2e4>)
   84862:	f002 ff43 	bl	876ec <__aeabi_dmul>
   84866:	2200      	movs	r2, #0
   84868:	2300      	movs	r3, #0
   8486a:	4606      	mov	r6, r0
   8486c:	460f      	mov	r7, r1
   8486e:	f003 f9a5 	bl	87bbc <__aeabi_dcmpeq>
   84872:	2800      	cmp	r0, #0
   84874:	f040 8081 	bne.w	8497a <_dtoa_r+0x39a>
   84878:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
   8487c:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8487e:	44c8      	add	r8, r9
   84880:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
   84884:	f105 0902 	add.w	r9, r5, #2
   84888:	9403      	str	r4, [sp, #12]
   8488a:	e028      	b.n	848de <_dtoa_r+0x2fe>
   8488c:	f3af 8000 	nop.w
   84890:	636f4361 	.word	0x636f4361
   84894:	3fd287a7 	.word	0x3fd287a7
   84898:	8b60c8b3 	.word	0x8b60c8b3
   8489c:	3fc68a28 	.word	0x3fc68a28
   848a0:	509f79fb 	.word	0x509f79fb
   848a4:	3fd34413 	.word	0x3fd34413
   848a8:	7ff00000 	.word	0x7ff00000
   848ac:	000882f1 	.word	0x000882f1
   848b0:	0008840c 	.word	0x0008840c
   848b4:	3ff80000 	.word	0x3ff80000
   848b8:	00088420 	.word	0x00088420
   848bc:	00088400 	.word	0x00088400
   848c0:	000882f0 	.word	0x000882f0
   848c4:	40240000 	.word	0x40240000
   848c8:	f002 ff10 	bl	876ec <__aeabi_dmul>
   848cc:	2200      	movs	r2, #0
   848ce:	2300      	movs	r3, #0
   848d0:	4606      	mov	r6, r0
   848d2:	460f      	mov	r7, r1
   848d4:	f003 f972 	bl	87bbc <__aeabi_dcmpeq>
   848d8:	2800      	cmp	r0, #0
   848da:	f040 83c1 	bne.w	85060 <_dtoa_r+0xa80>
   848de:	4652      	mov	r2, sl
   848e0:	465b      	mov	r3, fp
   848e2:	4630      	mov	r0, r6
   848e4:	4639      	mov	r1, r7
   848e6:	f003 f82b 	bl	87940 <__aeabi_ddiv>
   848ea:	f003 f999 	bl	87c20 <__aeabi_d2iz>
   848ee:	4605      	mov	r5, r0
   848f0:	f002 fe96 	bl	87620 <__aeabi_i2d>
   848f4:	4652      	mov	r2, sl
   848f6:	465b      	mov	r3, fp
   848f8:	f002 fef8 	bl	876ec <__aeabi_dmul>
   848fc:	4602      	mov	r2, r0
   848fe:	460b      	mov	r3, r1
   84900:	4630      	mov	r0, r6
   84902:	4639      	mov	r1, r7
   84904:	f002 fd3e 	bl	87384 <__aeabi_dsub>
   84908:	f105 0e30 	add.w	lr, r5, #48	; 0x30
   8490c:	45c1      	cmp	r9, r8
   8490e:	f809 ec01 	strb.w	lr, [r9, #-1]
   84912:	464c      	mov	r4, r9
   84914:	4606      	mov	r6, r0
   84916:	460f      	mov	r7, r1
   84918:	f04f 0200 	mov.w	r2, #0
   8491c:	4ba7      	ldr	r3, [pc, #668]	; (84bbc <_dtoa_r+0x5dc>)
   8491e:	f109 0901 	add.w	r9, r9, #1
   84922:	d1d1      	bne.n	848c8 <_dtoa_r+0x2e8>
   84924:	46a3      	mov	fp, r4
   84926:	9c03      	ldr	r4, [sp, #12]
   84928:	4632      	mov	r2, r6
   8492a:	463b      	mov	r3, r7
   8492c:	4630      	mov	r0, r6
   8492e:	4639      	mov	r1, r7
   84930:	f002 fd2a 	bl	87388 <__adddf3>
   84934:	4606      	mov	r6, r0
   84936:	460f      	mov	r7, r1
   84938:	4632      	mov	r2, r6
   8493a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8493e:	463b      	mov	r3, r7
   84940:	f003 f946 	bl	87bd0 <__aeabi_dcmplt>
   84944:	b940      	cbnz	r0, 84958 <_dtoa_r+0x378>
   84946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   8494a:	4632      	mov	r2, r6
   8494c:	463b      	mov	r3, r7
   8494e:	f003 f935 	bl	87bbc <__aeabi_dcmpeq>
   84952:	b190      	cbz	r0, 8497a <_dtoa_r+0x39a>
   84954:	07eb      	lsls	r3, r5, #31
   84956:	d510      	bpl.n	8497a <_dtoa_r+0x39a>
   84958:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
   8495c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   8495e:	e005      	b.n	8496c <_dtoa_r+0x38c>
   84960:	429a      	cmp	r2, r3
   84962:	f000 8429 	beq.w	851b8 <_dtoa_r+0xbd8>
   84966:	f813 5c01 	ldrb.w	r5, [r3, #-1]
   8496a:	469b      	mov	fp, r3
   8496c:	2d39      	cmp	r5, #57	; 0x39
   8496e:	f10b 33ff 	add.w	r3, fp, #4294967295
   84972:	d0f5      	beq.n	84960 <_dtoa_r+0x380>
   84974:	1c6a      	adds	r2, r5, #1
   84976:	b2d2      	uxtb	r2, r2
   84978:	701a      	strb	r2, [r3, #0]
   8497a:	4620      	mov	r0, r4
   8497c:	990a      	ldr	r1, [sp, #40]	; 0x28
   8497e:	f001 fdc7 	bl	86510 <_Bfree>
   84982:	9e07      	ldr	r6, [sp, #28]
   84984:	9d26      	ldr	r5, [sp, #152]	; 0x98
   84986:	1c73      	adds	r3, r6, #1
   84988:	9e28      	ldr	r6, [sp, #160]	; 0xa0
   8498a:	2200      	movs	r2, #0
   8498c:	f88b 2000 	strb.w	r2, [fp]
   84990:	602b      	str	r3, [r5, #0]
   84992:	2e00      	cmp	r6, #0
   84994:	f000 8325 	beq.w	84fe2 <_dtoa_r+0xa02>
   84998:	9809      	ldr	r0, [sp, #36]	; 0x24
   8499a:	f8c6 b000 	str.w	fp, [r6]
   8499e:	b01b      	add	sp, #108	; 0x6c
   849a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   849a6:	2d00      	cmp	r5, #0
   849a8:	f000 8103 	beq.w	84bb2 <_dtoa_r+0x5d2>
   849ac:	9e24      	ldr	r6, [sp, #144]	; 0x90
   849ae:	2e01      	cmp	r6, #1
   849b0:	f340 82dc 	ble.w	84f6c <_dtoa_r+0x98c>
   849b4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   849b6:	f109 37ff 	add.w	r7, r9, #4294967295
   849ba:	42be      	cmp	r6, r7
   849bc:	f2c0 8389 	blt.w	850d2 <_dtoa_r+0xaf2>
   849c0:	1bf7      	subs	r7, r6, r7
   849c2:	f1b9 0f00 	cmp.w	r9, #0
   849c6:	f2c0 8487 	blt.w	852d8 <_dtoa_r+0xcf8>
   849ca:	9d08      	ldr	r5, [sp, #32]
   849cc:	464b      	mov	r3, r9
   849ce:	9e08      	ldr	r6, [sp, #32]
   849d0:	4620      	mov	r0, r4
   849d2:	441e      	add	r6, r3
   849d4:	9608      	str	r6, [sp, #32]
   849d6:	9e06      	ldr	r6, [sp, #24]
   849d8:	2101      	movs	r1, #1
   849da:	441e      	add	r6, r3
   849dc:	9606      	str	r6, [sp, #24]
   849de:	f001 fe39 	bl	86654 <__i2b>
   849e2:	4606      	mov	r6, r0
   849e4:	b165      	cbz	r5, 84a00 <_dtoa_r+0x420>
   849e6:	9806      	ldr	r0, [sp, #24]
   849e8:	2800      	cmp	r0, #0
   849ea:	dd09      	ble.n	84a00 <_dtoa_r+0x420>
   849ec:	4603      	mov	r3, r0
   849ee:	9908      	ldr	r1, [sp, #32]
   849f0:	42ab      	cmp	r3, r5
   849f2:	bfa8      	it	ge
   849f4:	462b      	movge	r3, r5
   849f6:	1ac9      	subs	r1, r1, r3
   849f8:	1ac0      	subs	r0, r0, r3
   849fa:	9108      	str	r1, [sp, #32]
   849fc:	1aed      	subs	r5, r5, r3
   849fe:	9006      	str	r0, [sp, #24]
   84a00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84a02:	2a00      	cmp	r2, #0
   84a04:	dd1d      	ble.n	84a42 <_dtoa_r+0x462>
   84a06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84a08:	2b00      	cmp	r3, #0
   84a0a:	f000 8358 	beq.w	850be <_dtoa_r+0xade>
   84a0e:	2f00      	cmp	r7, #0
   84a10:	dd11      	ble.n	84a36 <_dtoa_r+0x456>
   84a12:	4631      	mov	r1, r6
   84a14:	463a      	mov	r2, r7
   84a16:	4620      	mov	r0, r4
   84a18:	f001 fec4 	bl	867a4 <__pow5mult>
   84a1c:	4606      	mov	r6, r0
   84a1e:	4631      	mov	r1, r6
   84a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84a22:	4620      	mov	r0, r4
   84a24:	f001 fe20 	bl	86668 <__multiply>
   84a28:	990a      	ldr	r1, [sp, #40]	; 0x28
   84a2a:	4680      	mov	r8, r0
   84a2c:	4620      	mov	r0, r4
   84a2e:	f001 fd6f 	bl	86510 <_Bfree>
   84a32:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
   84a36:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
   84a3a:	ebbe 0207 	subs.w	r2, lr, r7
   84a3e:	f040 828f 	bne.w	84f60 <_dtoa_r+0x980>
   84a42:	4620      	mov	r0, r4
   84a44:	2101      	movs	r1, #1
   84a46:	f001 fe05 	bl	86654 <__i2b>
   84a4a:	4680      	mov	r8, r0
   84a4c:	980d      	ldr	r0, [sp, #52]	; 0x34
   84a4e:	2800      	cmp	r0, #0
   84a50:	dd05      	ble.n	84a5e <_dtoa_r+0x47e>
   84a52:	4641      	mov	r1, r8
   84a54:	4620      	mov	r0, r4
   84a56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84a58:	f001 fea4 	bl	867a4 <__pow5mult>
   84a5c:	4680      	mov	r8, r0
   84a5e:	9924      	ldr	r1, [sp, #144]	; 0x90
   84a60:	2901      	cmp	r1, #1
   84a62:	f340 82c1 	ble.w	84fe8 <_dtoa_r+0xa08>
   84a66:	2700      	movs	r7, #0
   84a68:	980d      	ldr	r0, [sp, #52]	; 0x34
   84a6a:	2800      	cmp	r0, #0
   84a6c:	f040 82af 	bne.w	84fce <_dtoa_r+0x9ee>
   84a70:	2001      	movs	r0, #1
   84a72:	9b06      	ldr	r3, [sp, #24]
   84a74:	4403      	add	r3, r0
   84a76:	f013 031f 	ands.w	r3, r3, #31
   84a7a:	f000 80a1 	beq.w	84bc0 <_dtoa_r+0x5e0>
   84a7e:	f1c3 0220 	rsb	r2, r3, #32
   84a82:	2a04      	cmp	r2, #4
   84a84:	f340 84b7 	ble.w	853f6 <_dtoa_r+0xe16>
   84a88:	9908      	ldr	r1, [sp, #32]
   84a8a:	9a06      	ldr	r2, [sp, #24]
   84a8c:	f1c3 031c 	rsb	r3, r3, #28
   84a90:	4419      	add	r1, r3
   84a92:	441a      	add	r2, r3
   84a94:	9108      	str	r1, [sp, #32]
   84a96:	441d      	add	r5, r3
   84a98:	9206      	str	r2, [sp, #24]
   84a9a:	9908      	ldr	r1, [sp, #32]
   84a9c:	2900      	cmp	r1, #0
   84a9e:	dd05      	ble.n	84aac <_dtoa_r+0x4cc>
   84aa0:	990a      	ldr	r1, [sp, #40]	; 0x28
   84aa2:	9a08      	ldr	r2, [sp, #32]
   84aa4:	4620      	mov	r0, r4
   84aa6:	f001 fecb 	bl	86840 <__lshift>
   84aaa:	900a      	str	r0, [sp, #40]	; 0x28
   84aac:	9a06      	ldr	r2, [sp, #24]
   84aae:	2a00      	cmp	r2, #0
   84ab0:	dd04      	ble.n	84abc <_dtoa_r+0x4dc>
   84ab2:	4641      	mov	r1, r8
   84ab4:	4620      	mov	r0, r4
   84ab6:	f001 fec3 	bl	86840 <__lshift>
   84aba:	4680      	mov	r8, r0
   84abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84abe:	2b00      	cmp	r3, #0
   84ac0:	f040 826a 	bne.w	84f98 <_dtoa_r+0x9b8>
   84ac4:	f1b9 0f00 	cmp.w	r9, #0
   84ac8:	f340 82a6 	ble.w	85018 <_dtoa_r+0xa38>
   84acc:	980b      	ldr	r0, [sp, #44]	; 0x2c
   84ace:	2800      	cmp	r0, #0
   84ad0:	f040 8088 	bne.w	84be4 <_dtoa_r+0x604>
   84ad4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84ad6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   84ad8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84adc:	e006      	b.n	84aec <_dtoa_r+0x50c>
   84ade:	4639      	mov	r1, r7
   84ae0:	4620      	mov	r0, r4
   84ae2:	220a      	movs	r2, #10
   84ae4:	2300      	movs	r3, #0
   84ae6:	f001 fd1d 	bl	86524 <__multadd>
   84aea:	4607      	mov	r7, r0
   84aec:	4638      	mov	r0, r7
   84aee:	4641      	mov	r1, r8
   84af0:	f7ff fcda 	bl	844a8 <quorem>
   84af4:	3030      	adds	r0, #48	; 0x30
   84af6:	f80b 0005 	strb.w	r0, [fp, r5]
   84afa:	3501      	adds	r5, #1
   84afc:	45a9      	cmp	r9, r5
   84afe:	dcee      	bgt.n	84ade <_dtoa_r+0x4fe>
   84b00:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84b04:	4682      	mov	sl, r0
   84b06:	970a      	str	r7, [sp, #40]	; 0x28
   84b08:	f1b9 0f01 	cmp.w	r9, #1
   84b0c:	bfac      	ite	ge
   84b0e:	44cb      	addge	fp, r9
   84b10:	f10b 0b01 	addlt.w	fp, fp, #1
   84b14:	2500      	movs	r5, #0
   84b16:	990a      	ldr	r1, [sp, #40]	; 0x28
   84b18:	2201      	movs	r2, #1
   84b1a:	4620      	mov	r0, r4
   84b1c:	f001 fe90 	bl	86840 <__lshift>
   84b20:	4641      	mov	r1, r8
   84b22:	900a      	str	r0, [sp, #40]	; 0x28
   84b24:	f001 feea 	bl	868fc <__mcmp>
   84b28:	2800      	cmp	r0, #0
   84b2a:	f340 8309 	ble.w	85140 <_dtoa_r+0xb60>
   84b2e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
   84b32:	9909      	ldr	r1, [sp, #36]	; 0x24
   84b34:	e005      	b.n	84b42 <_dtoa_r+0x562>
   84b36:	4299      	cmp	r1, r3
   84b38:	f000 828b 	beq.w	85052 <_dtoa_r+0xa72>
   84b3c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   84b40:	469b      	mov	fp, r3
   84b42:	2a39      	cmp	r2, #57	; 0x39
   84b44:	f10b 33ff 	add.w	r3, fp, #4294967295
   84b48:	d0f5      	beq.n	84b36 <_dtoa_r+0x556>
   84b4a:	3201      	adds	r2, #1
   84b4c:	701a      	strb	r2, [r3, #0]
   84b4e:	4641      	mov	r1, r8
   84b50:	4620      	mov	r0, r4
   84b52:	f001 fcdd 	bl	86510 <_Bfree>
   84b56:	2e00      	cmp	r6, #0
   84b58:	f43f af0f 	beq.w	8497a <_dtoa_r+0x39a>
   84b5c:	b12d      	cbz	r5, 84b6a <_dtoa_r+0x58a>
   84b5e:	42b5      	cmp	r5, r6
   84b60:	d003      	beq.n	84b6a <_dtoa_r+0x58a>
   84b62:	4629      	mov	r1, r5
   84b64:	4620      	mov	r0, r4
   84b66:	f001 fcd3 	bl	86510 <_Bfree>
   84b6a:	4631      	mov	r1, r6
   84b6c:	4620      	mov	r0, r4
   84b6e:	f001 fccf 	bl	86510 <_Bfree>
   84b72:	e702      	b.n	8497a <_dtoa_r+0x39a>
   84b74:	2601      	movs	r6, #1
   84b76:	960e      	str	r6, [sp, #56]	; 0x38
   84b78:	e5ea      	b.n	84750 <_dtoa_r+0x170>
   84b7a:	9807      	ldr	r0, [sp, #28]
   84b7c:	f002 fd50 	bl	87620 <__aeabi_i2d>
   84b80:	4632      	mov	r2, r6
   84b82:	463b      	mov	r3, r7
   84b84:	f003 f81a 	bl	87bbc <__aeabi_dcmpeq>
   84b88:	2800      	cmp	r0, #0
   84b8a:	f47f adcd 	bne.w	84728 <_dtoa_r+0x148>
   84b8e:	9e07      	ldr	r6, [sp, #28]
   84b90:	3e01      	subs	r6, #1
   84b92:	9607      	str	r6, [sp, #28]
   84b94:	e5c8      	b.n	84728 <_dtoa_r+0x148>
   84b96:	9e07      	ldr	r6, [sp, #28]
   84b98:	9d08      	ldr	r5, [sp, #32]
   84b9a:	1bad      	subs	r5, r5, r6
   84b9c:	9508      	str	r5, [sp, #32]
   84b9e:	4275      	negs	r5, r6
   84ba0:	2600      	movs	r6, #0
   84ba2:	950c      	str	r5, [sp, #48]	; 0x30
   84ba4:	960d      	str	r6, [sp, #52]	; 0x34
   84ba6:	e5e5      	b.n	84774 <_dtoa_r+0x194>
   84ba8:	426d      	negs	r5, r5
   84baa:	2600      	movs	r6, #0
   84bac:	9508      	str	r5, [sp, #32]
   84bae:	9606      	str	r6, [sp, #24]
   84bb0:	e5d6      	b.n	84760 <_dtoa_r+0x180>
   84bb2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84bb4:	9d08      	ldr	r5, [sp, #32]
   84bb6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84bb8:	e714      	b.n	849e4 <_dtoa_r+0x404>
   84bba:	bf00      	nop
   84bbc:	40240000 	.word	0x40240000
   84bc0:	231c      	movs	r3, #28
   84bc2:	f8dd e020 	ldr.w	lr, [sp, #32]
   84bc6:	9806      	ldr	r0, [sp, #24]
   84bc8:	449e      	add	lr, r3
   84bca:	4418      	add	r0, r3
   84bcc:	f8cd e020 	str.w	lr, [sp, #32]
   84bd0:	441d      	add	r5, r3
   84bd2:	9006      	str	r0, [sp, #24]
   84bd4:	e761      	b.n	84a9a <_dtoa_r+0x4ba>
   84bd6:	48a7      	ldr	r0, [pc, #668]	; (84e74 <_dtoa_r+0x894>)
   84bd8:	1b40      	subs	r0, r0, r5
   84bda:	fa0a f000 	lsl.w	r0, sl, r0
   84bde:	e56f      	b.n	846c0 <_dtoa_r+0xe0>
   84be0:	900e      	str	r0, [sp, #56]	; 0x38
   84be2:	e5b5      	b.n	84750 <_dtoa_r+0x170>
   84be4:	2d00      	cmp	r5, #0
   84be6:	dd05      	ble.n	84bf4 <_dtoa_r+0x614>
   84be8:	4631      	mov	r1, r6
   84bea:	462a      	mov	r2, r5
   84bec:	4620      	mov	r0, r4
   84bee:	f001 fe27 	bl	86840 <__lshift>
   84bf2:	4606      	mov	r6, r0
   84bf4:	2f00      	cmp	r7, #0
   84bf6:	f040 82e9 	bne.w	851cc <_dtoa_r+0xbec>
   84bfa:	4637      	mov	r7, r6
   84bfc:	9d09      	ldr	r5, [sp, #36]	; 0x24
   84bfe:	9809      	ldr	r0, [sp, #36]	; 0x24
   84c00:	444d      	add	r5, r9
   84c02:	9508      	str	r5, [sp, #32]
   84c04:	f00a 0501 	and.w	r5, sl, #1
   84c08:	950b      	str	r5, [sp, #44]	; 0x2c
   84c0a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   84c0e:	1c45      	adds	r5, r0, #1
   84c10:	e00a      	b.n	84c28 <_dtoa_r+0x648>
   84c12:	f001 fc87 	bl	86524 <__multadd>
   84c16:	4639      	mov	r1, r7
   84c18:	4606      	mov	r6, r0
   84c1a:	220a      	movs	r2, #10
   84c1c:	4620      	mov	r0, r4
   84c1e:	2300      	movs	r3, #0
   84c20:	f001 fc80 	bl	86524 <__multadd>
   84c24:	4607      	mov	r7, r0
   84c26:	3501      	adds	r5, #1
   84c28:	4641      	mov	r1, r8
   84c2a:	4648      	mov	r0, r9
   84c2c:	f7ff fc3c 	bl	844a8 <quorem>
   84c30:	4631      	mov	r1, r6
   84c32:	4683      	mov	fp, r0
   84c34:	4648      	mov	r0, r9
   84c36:	f001 fe61 	bl	868fc <__mcmp>
   84c3a:	4641      	mov	r1, r8
   84c3c:	9003      	str	r0, [sp, #12]
   84c3e:	463a      	mov	r2, r7
   84c40:	4620      	mov	r0, r4
   84c42:	f001 fe7f 	bl	86944 <__mdiff>
   84c46:	68c2      	ldr	r2, [r0, #12]
   84c48:	1e69      	subs	r1, r5, #1
   84c4a:	4603      	mov	r3, r0
   84c4c:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
   84c50:	9106      	str	r1, [sp, #24]
   84c52:	2a00      	cmp	r2, #0
   84c54:	f040 8193 	bne.w	84f7e <_dtoa_r+0x99e>
   84c58:	4619      	mov	r1, r3
   84c5a:	4648      	mov	r0, r9
   84c5c:	9302      	str	r3, [sp, #8]
   84c5e:	f001 fe4d 	bl	868fc <__mcmp>
   84c62:	9b02      	ldr	r3, [sp, #8]
   84c64:	4602      	mov	r2, r0
   84c66:	4619      	mov	r1, r3
   84c68:	4620      	mov	r0, r4
   84c6a:	9202      	str	r2, [sp, #8]
   84c6c:	f001 fc50 	bl	86510 <_Bfree>
   84c70:	9a02      	ldr	r2, [sp, #8]
   84c72:	b92a      	cbnz	r2, 84c80 <_dtoa_r+0x6a0>
   84c74:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84c76:	b91b      	cbnz	r3, 84c80 <_dtoa_r+0x6a0>
   84c78:	980b      	ldr	r0, [sp, #44]	; 0x2c
   84c7a:	2800      	cmp	r0, #0
   84c7c:	f000 8393 	beq.w	853a6 <_dtoa_r+0xdc6>
   84c80:	9b03      	ldr	r3, [sp, #12]
   84c82:	2b00      	cmp	r3, #0
   84c84:	f2c0 8234 	blt.w	850f0 <_dtoa_r+0xb10>
   84c88:	d105      	bne.n	84c96 <_dtoa_r+0x6b6>
   84c8a:	9824      	ldr	r0, [sp, #144]	; 0x90
   84c8c:	b918      	cbnz	r0, 84c96 <_dtoa_r+0x6b6>
   84c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84c90:	2900      	cmp	r1, #0
   84c92:	f000 822d 	beq.w	850f0 <_dtoa_r+0xb10>
   84c96:	2a00      	cmp	r2, #0
   84c98:	f300 82ac 	bgt.w	851f4 <_dtoa_r+0xc14>
   84c9c:	f8dd e020 	ldr.w	lr, [sp, #32]
   84ca0:	f805 ac01 	strb.w	sl, [r5, #-1]
   84ca4:	4575      	cmp	r5, lr
   84ca6:	46ab      	mov	fp, r5
   84ca8:	f000 82b4 	beq.w	85214 <_dtoa_r+0xc34>
   84cac:	4649      	mov	r1, r9
   84cae:	220a      	movs	r2, #10
   84cb0:	2300      	movs	r3, #0
   84cb2:	4620      	mov	r0, r4
   84cb4:	f001 fc36 	bl	86524 <__multadd>
   84cb8:	42be      	cmp	r6, r7
   84cba:	4681      	mov	r9, r0
   84cbc:	4631      	mov	r1, r6
   84cbe:	4620      	mov	r0, r4
   84cc0:	f04f 020a 	mov.w	r2, #10
   84cc4:	f04f 0300 	mov.w	r3, #0
   84cc8:	d1a3      	bne.n	84c12 <_dtoa_r+0x632>
   84cca:	f001 fc2b 	bl	86524 <__multadd>
   84cce:	4606      	mov	r6, r0
   84cd0:	4607      	mov	r7, r0
   84cd2:	e7a8      	b.n	84c26 <_dtoa_r+0x646>
   84cd4:	2600      	movs	r6, #0
   84cd6:	960b      	str	r6, [sp, #44]	; 0x2c
   84cd8:	9e07      	ldr	r6, [sp, #28]
   84cda:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
   84cde:	44b6      	add	lr, r6
   84ce0:	f10e 0901 	add.w	r9, lr, #1
   84ce4:	f1b9 0f00 	cmp.w	r9, #0
   84ce8:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
   84cec:	464e      	mov	r6, r9
   84cee:	f340 8150 	ble.w	84f92 <_dtoa_r+0x9b2>
   84cf2:	2100      	movs	r1, #0
   84cf4:	2e17      	cmp	r6, #23
   84cf6:	6461      	str	r1, [r4, #68]	; 0x44
   84cf8:	d90a      	bls.n	84d10 <_dtoa_r+0x730>
   84cfa:	2201      	movs	r2, #1
   84cfc:	2304      	movs	r3, #4
   84cfe:	005b      	lsls	r3, r3, #1
   84d00:	f103 0014 	add.w	r0, r3, #20
   84d04:	42b0      	cmp	r0, r6
   84d06:	4611      	mov	r1, r2
   84d08:	f102 0201 	add.w	r2, r2, #1
   84d0c:	d9f7      	bls.n	84cfe <_dtoa_r+0x71e>
   84d0e:	6461      	str	r1, [r4, #68]	; 0x44
   84d10:	4620      	mov	r0, r4
   84d12:	f001 fbd7 	bl	864c4 <_Balloc>
   84d16:	2e0e      	cmp	r6, #14
   84d18:	9009      	str	r0, [sp, #36]	; 0x24
   84d1a:	6420      	str	r0, [r4, #64]	; 0x40
   84d1c:	f63f ad6c 	bhi.w	847f8 <_dtoa_r+0x218>
   84d20:	2d00      	cmp	r5, #0
   84d22:	f43f ad69 	beq.w	847f8 <_dtoa_r+0x218>
   84d26:	9d07      	ldr	r5, [sp, #28]
   84d28:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
   84d2c:	2d00      	cmp	r5, #0
   84d2e:	f340 821c 	ble.w	8516a <_dtoa_r+0xb8a>
   84d32:	4b51      	ldr	r3, [pc, #324]	; (84e78 <_dtoa_r+0x898>)
   84d34:	f005 020f 	and.w	r2, r5, #15
   84d38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84d3c:	112d      	asrs	r5, r5, #4
   84d3e:	e9d3 6700 	ldrd	r6, r7, [r3]
   84d42:	06eb      	lsls	r3, r5, #27
   84d44:	f140 81cd 	bpl.w	850e2 <_dtoa_r+0xb02>
   84d48:	4b4c      	ldr	r3, [pc, #304]	; (84e7c <_dtoa_r+0x89c>)
   84d4a:	4650      	mov	r0, sl
   84d4c:	4659      	mov	r1, fp
   84d4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   84d52:	f002 fdf5 	bl	87940 <__aeabi_ddiv>
   84d56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   84d5a:	f005 050f 	and.w	r5, r5, #15
   84d5e:	f04f 0803 	mov.w	r8, #3
   84d62:	b18d      	cbz	r5, 84d88 <_dtoa_r+0x7a8>
   84d64:	f8df a114 	ldr.w	sl, [pc, #276]	; 84e7c <_dtoa_r+0x89c>
   84d68:	4630      	mov	r0, r6
   84d6a:	4639      	mov	r1, r7
   84d6c:	07ee      	lsls	r6, r5, #31
   84d6e:	d505      	bpl.n	84d7c <_dtoa_r+0x79c>
   84d70:	e9da 2300 	ldrd	r2, r3, [sl]
   84d74:	f108 0801 	add.w	r8, r8, #1
   84d78:	f002 fcb8 	bl	876ec <__aeabi_dmul>
   84d7c:	106d      	asrs	r5, r5, #1
   84d7e:	f10a 0a08 	add.w	sl, sl, #8
   84d82:	d1f3      	bne.n	84d6c <_dtoa_r+0x78c>
   84d84:	4606      	mov	r6, r0
   84d86:	460f      	mov	r7, r1
   84d88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   84d8c:	4632      	mov	r2, r6
   84d8e:	463b      	mov	r3, r7
   84d90:	f002 fdd6 	bl	87940 <__aeabi_ddiv>
   84d94:	4682      	mov	sl, r0
   84d96:	468b      	mov	fp, r1
   84d98:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   84d9a:	b145      	cbz	r5, 84dae <_dtoa_r+0x7ce>
   84d9c:	4650      	mov	r0, sl
   84d9e:	4659      	mov	r1, fp
   84da0:	2200      	movs	r2, #0
   84da2:	4b37      	ldr	r3, [pc, #220]	; (84e80 <_dtoa_r+0x8a0>)
   84da4:	f002 ff14 	bl	87bd0 <__aeabi_dcmplt>
   84da8:	2800      	cmp	r0, #0
   84daa:	f040 82aa 	bne.w	85302 <_dtoa_r+0xd22>
   84dae:	4640      	mov	r0, r8
   84db0:	f002 fc36 	bl	87620 <__aeabi_i2d>
   84db4:	4652      	mov	r2, sl
   84db6:	465b      	mov	r3, fp
   84db8:	f002 fc98 	bl	876ec <__aeabi_dmul>
   84dbc:	2200      	movs	r2, #0
   84dbe:	4b31      	ldr	r3, [pc, #196]	; (84e84 <_dtoa_r+0x8a4>)
   84dc0:	f002 fae2 	bl	87388 <__adddf3>
   84dc4:	4606      	mov	r6, r0
   84dc6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
   84dca:	f1b9 0f00 	cmp.w	r9, #0
   84dce:	f000 815a 	beq.w	85086 <_dtoa_r+0xaa6>
   84dd2:	9d07      	ldr	r5, [sp, #28]
   84dd4:	46c8      	mov	r8, r9
   84dd6:	9517      	str	r5, [sp, #92]	; 0x5c
   84dd8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84dda:	2d00      	cmp	r5, #0
   84ddc:	f000 8223 	beq.w	85226 <_dtoa_r+0xc46>
   84de0:	4b25      	ldr	r3, [pc, #148]	; (84e78 <_dtoa_r+0x898>)
   84de2:	2000      	movs	r0, #0
   84de4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
   84de8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   84dec:	4926      	ldr	r1, [pc, #152]	; (84e88 <_dtoa_r+0x8a8>)
   84dee:	f002 fda7 	bl	87940 <__aeabi_ddiv>
   84df2:	4632      	mov	r2, r6
   84df4:	463b      	mov	r3, r7
   84df6:	f002 fac5 	bl	87384 <__aeabi_dsub>
   84dfa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   84dfe:	4659      	mov	r1, fp
   84e00:	4650      	mov	r0, sl
   84e02:	f002 ff0d 	bl	87c20 <__aeabi_d2iz>
   84e06:	4605      	mov	r5, r0
   84e08:	f002 fc0a 	bl	87620 <__aeabi_i2d>
   84e0c:	4602      	mov	r2, r0
   84e0e:	460b      	mov	r3, r1
   84e10:	4650      	mov	r0, sl
   84e12:	4659      	mov	r1, fp
   84e14:	f002 fab6 	bl	87384 <__aeabi_dsub>
   84e18:	3530      	adds	r5, #48	; 0x30
   84e1a:	9e09      	ldr	r6, [sp, #36]	; 0x24
   84e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84e24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   84e28:	b2ed      	uxtb	r5, r5
   84e2a:	7035      	strb	r5, [r6, #0]
   84e2c:	f106 0b01 	add.w	fp, r6, #1
   84e30:	f002 feec 	bl	87c0c <__aeabi_dcmpgt>
   84e34:	2800      	cmp	r0, #0
   84e36:	f040 82ab 	bne.w	85390 <_dtoa_r+0xdb0>
   84e3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84e3e:	2000      	movs	r0, #0
   84e40:	490f      	ldr	r1, [pc, #60]	; (84e80 <_dtoa_r+0x8a0>)
   84e42:	f002 fa9f 	bl	87384 <__aeabi_dsub>
   84e46:	4602      	mov	r2, r0
   84e48:	460b      	mov	r3, r1
   84e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   84e4e:	f002 fedd 	bl	87c0c <__aeabi_dcmpgt>
   84e52:	2800      	cmp	r0, #0
   84e54:	f040 82a2 	bne.w	8539c <_dtoa_r+0xdbc>
   84e58:	f1b8 0f01 	cmp.w	r8, #1
   84e5c:	f340 8181 	ble.w	85162 <_dtoa_r+0xb82>
   84e60:	44b0      	add	r8, r6
   84e62:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
   84e66:	46a2      	mov	sl, r4
   84e68:	46c1      	mov	r9, r8
   84e6a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84e6e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
   84e72:	e019      	b.n	84ea8 <_dtoa_r+0x8c8>
   84e74:	fffffbee 	.word	0xfffffbee
   84e78:	00088420 	.word	0x00088420
   84e7c:	000884e8 	.word	0x000884e8
   84e80:	3ff00000 	.word	0x3ff00000
   84e84:	401c0000 	.word	0x401c0000
   84e88:	3fe00000 	.word	0x3fe00000
   84e8c:	2000      	movs	r0, #0
   84e8e:	49a8      	ldr	r1, [pc, #672]	; (85130 <_dtoa_r+0xb50>)
   84e90:	f002 fa78 	bl	87384 <__aeabi_dsub>
   84e94:	4622      	mov	r2, r4
   84e96:	462b      	mov	r3, r5
   84e98:	f002 fe9a 	bl	87bd0 <__aeabi_dcmplt>
   84e9c:	2800      	cmp	r0, #0
   84e9e:	f040 827b 	bne.w	85398 <_dtoa_r+0xdb8>
   84ea2:	45cb      	cmp	fp, r9
   84ea4:	f000 815a 	beq.w	8515c <_dtoa_r+0xb7c>
   84ea8:	4620      	mov	r0, r4
   84eaa:	4629      	mov	r1, r5
   84eac:	2200      	movs	r2, #0
   84eae:	4ba1      	ldr	r3, [pc, #644]	; (85134 <_dtoa_r+0xb54>)
   84eb0:	f002 fc1c 	bl	876ec <__aeabi_dmul>
   84eb4:	2200      	movs	r2, #0
   84eb6:	4b9f      	ldr	r3, [pc, #636]	; (85134 <_dtoa_r+0xb54>)
   84eb8:	4604      	mov	r4, r0
   84eba:	460d      	mov	r5, r1
   84ebc:	4630      	mov	r0, r6
   84ebe:	4639      	mov	r1, r7
   84ec0:	f002 fc14 	bl	876ec <__aeabi_dmul>
   84ec4:	460f      	mov	r7, r1
   84ec6:	4606      	mov	r6, r0
   84ec8:	f002 feaa 	bl	87c20 <__aeabi_d2iz>
   84ecc:	4680      	mov	r8, r0
   84ece:	f002 fba7 	bl	87620 <__aeabi_i2d>
   84ed2:	4602      	mov	r2, r0
   84ed4:	460b      	mov	r3, r1
   84ed6:	4630      	mov	r0, r6
   84ed8:	4639      	mov	r1, r7
   84eda:	f002 fa53 	bl	87384 <__aeabi_dsub>
   84ede:	f108 0830 	add.w	r8, r8, #48	; 0x30
   84ee2:	fa5f f888 	uxtb.w	r8, r8
   84ee6:	4622      	mov	r2, r4
   84ee8:	462b      	mov	r3, r5
   84eea:	f80b 8b01 	strb.w	r8, [fp], #1
   84eee:	4606      	mov	r6, r0
   84ef0:	460f      	mov	r7, r1
   84ef2:	f002 fe6d 	bl	87bd0 <__aeabi_dcmplt>
   84ef6:	4632      	mov	r2, r6
   84ef8:	463b      	mov	r3, r7
   84efa:	2800      	cmp	r0, #0
   84efc:	d0c6      	beq.n	84e8c <_dtoa_r+0x8ac>
   84efe:	9e17      	ldr	r6, [sp, #92]	; 0x5c
   84f00:	4654      	mov	r4, sl
   84f02:	9607      	str	r6, [sp, #28]
   84f04:	e539      	b.n	8497a <_dtoa_r+0x39a>
   84f06:	2600      	movs	r6, #0
   84f08:	960b      	str	r6, [sp, #44]	; 0x2c
   84f0a:	9825      	ldr	r0, [sp, #148]	; 0x94
   84f0c:	2800      	cmp	r0, #0
   84f0e:	dd3c      	ble.n	84f8a <_dtoa_r+0x9aa>
   84f10:	4606      	mov	r6, r0
   84f12:	900f      	str	r0, [sp, #60]	; 0x3c
   84f14:	4681      	mov	r9, r0
   84f16:	e6ec      	b.n	84cf2 <_dtoa_r+0x712>
   84f18:	2601      	movs	r6, #1
   84f1a:	960b      	str	r6, [sp, #44]	; 0x2c
   84f1c:	e7f5      	b.n	84f0a <_dtoa_r+0x92a>
   84f1e:	f1b9 0f00 	cmp.w	r9, #0
   84f22:	f73f ac7c 	bgt.w	8481e <_dtoa_r+0x23e>
   84f26:	f040 80c6 	bne.w	850b6 <_dtoa_r+0xad6>
   84f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84f2e:	2200      	movs	r2, #0
   84f30:	4b81      	ldr	r3, [pc, #516]	; (85138 <_dtoa_r+0xb58>)
   84f32:	f002 fbdb 	bl	876ec <__aeabi_dmul>
   84f36:	4652      	mov	r2, sl
   84f38:	465b      	mov	r3, fp
   84f3a:	f002 fe5d 	bl	87bf8 <__aeabi_dcmpge>
   84f3e:	46c8      	mov	r8, r9
   84f40:	464e      	mov	r6, r9
   84f42:	2800      	cmp	r0, #0
   84f44:	d07c      	beq.n	85040 <_dtoa_r+0xa60>
   84f46:	9d25      	ldr	r5, [sp, #148]	; 0x94
   84f48:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84f4c:	43ed      	mvns	r5, r5
   84f4e:	9507      	str	r5, [sp, #28]
   84f50:	4641      	mov	r1, r8
   84f52:	4620      	mov	r0, r4
   84f54:	f001 fadc 	bl	86510 <_Bfree>
   84f58:	2e00      	cmp	r6, #0
   84f5a:	f47f ae06 	bne.w	84b6a <_dtoa_r+0x58a>
   84f5e:	e50c      	b.n	8497a <_dtoa_r+0x39a>
   84f60:	990a      	ldr	r1, [sp, #40]	; 0x28
   84f62:	4620      	mov	r0, r4
   84f64:	f001 fc1e 	bl	867a4 <__pow5mult>
   84f68:	900a      	str	r0, [sp, #40]	; 0x28
   84f6a:	e56a      	b.n	84a42 <_dtoa_r+0x462>
   84f6c:	9d16      	ldr	r5, [sp, #88]	; 0x58
   84f6e:	2d00      	cmp	r5, #0
   84f70:	f000 81b8 	beq.w	852e4 <_dtoa_r+0xd04>
   84f74:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84f78:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84f7a:	9d08      	ldr	r5, [sp, #32]
   84f7c:	e527      	b.n	849ce <_dtoa_r+0x3ee>
   84f7e:	4601      	mov	r1, r0
   84f80:	4620      	mov	r0, r4
   84f82:	f001 fac5 	bl	86510 <_Bfree>
   84f86:	2201      	movs	r2, #1
   84f88:	e67a      	b.n	84c80 <_dtoa_r+0x6a0>
   84f8a:	2601      	movs	r6, #1
   84f8c:	9625      	str	r6, [sp, #148]	; 0x94
   84f8e:	960f      	str	r6, [sp, #60]	; 0x3c
   84f90:	46b1      	mov	r9, r6
   84f92:	2100      	movs	r1, #0
   84f94:	6461      	str	r1, [r4, #68]	; 0x44
   84f96:	e6bb      	b.n	84d10 <_dtoa_r+0x730>
   84f98:	980a      	ldr	r0, [sp, #40]	; 0x28
   84f9a:	4641      	mov	r1, r8
   84f9c:	f001 fcae 	bl	868fc <__mcmp>
   84fa0:	2800      	cmp	r0, #0
   84fa2:	f6bf ad8f 	bge.w	84ac4 <_dtoa_r+0x4e4>
   84fa6:	f8dd e01c 	ldr.w	lr, [sp, #28]
   84faa:	990a      	ldr	r1, [sp, #40]	; 0x28
   84fac:	f10e 3eff 	add.w	lr, lr, #4294967295
   84fb0:	4620      	mov	r0, r4
   84fb2:	220a      	movs	r2, #10
   84fb4:	2300      	movs	r3, #0
   84fb6:	f8cd e01c 	str.w	lr, [sp, #28]
   84fba:	f001 fab3 	bl	86524 <__multadd>
   84fbe:	900a      	str	r0, [sp, #40]	; 0x28
   84fc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
   84fc2:	2800      	cmp	r0, #0
   84fc4:	f040 8209 	bne.w	853da <_dtoa_r+0xdfa>
   84fc8:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
   84fcc:	e57a      	b.n	84ac4 <_dtoa_r+0x4e4>
   84fce:	f8d8 3010 	ldr.w	r3, [r8, #16]
   84fd2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   84fd6:	6918      	ldr	r0, [r3, #16]
   84fd8:	f001 faee 	bl	865b8 <__hi0bits>
   84fdc:	f1c0 0020 	rsb	r0, r0, #32
   84fe0:	e547      	b.n	84a72 <_dtoa_r+0x492>
   84fe2:	9809      	ldr	r0, [sp, #36]	; 0x24
   84fe4:	f7ff bb2c 	b.w	84640 <_dtoa_r+0x60>
   84fe8:	f1ba 0f00 	cmp.w	sl, #0
   84fec:	f47f ad3b 	bne.w	84a66 <_dtoa_r+0x486>
   84ff0:	f3cb 0313 	ubfx	r3, fp, #0, #20
   84ff4:	2b00      	cmp	r3, #0
   84ff6:	f040 817c 	bne.w	852f2 <_dtoa_r+0xd12>
   84ffa:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   84ffe:	0d3f      	lsrs	r7, r7, #20
   85000:	053f      	lsls	r7, r7, #20
   85002:	2f00      	cmp	r7, #0
   85004:	f43f ad30 	beq.w	84a68 <_dtoa_r+0x488>
   85008:	9a08      	ldr	r2, [sp, #32]
   8500a:	9b06      	ldr	r3, [sp, #24]
   8500c:	3201      	adds	r2, #1
   8500e:	3301      	adds	r3, #1
   85010:	9208      	str	r2, [sp, #32]
   85012:	9306      	str	r3, [sp, #24]
   85014:	2701      	movs	r7, #1
   85016:	e527      	b.n	84a68 <_dtoa_r+0x488>
   85018:	9924      	ldr	r1, [sp, #144]	; 0x90
   8501a:	2902      	cmp	r1, #2
   8501c:	f77f ad56 	ble.w	84acc <_dtoa_r+0x4ec>
   85020:	f1b9 0f00 	cmp.w	r9, #0
   85024:	d18f      	bne.n	84f46 <_dtoa_r+0x966>
   85026:	4641      	mov	r1, r8
   85028:	464b      	mov	r3, r9
   8502a:	2205      	movs	r2, #5
   8502c:	4620      	mov	r0, r4
   8502e:	f001 fa79 	bl	86524 <__multadd>
   85032:	4680      	mov	r8, r0
   85034:	4641      	mov	r1, r8
   85036:	980a      	ldr	r0, [sp, #40]	; 0x28
   85038:	f001 fc60 	bl	868fc <__mcmp>
   8503c:	2800      	cmp	r0, #0
   8503e:	dd82      	ble.n	84f46 <_dtoa_r+0x966>
   85040:	9d07      	ldr	r5, [sp, #28]
   85042:	2331      	movs	r3, #49	; 0x31
   85044:	3501      	adds	r5, #1
   85046:	9507      	str	r5, [sp, #28]
   85048:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8504a:	702b      	strb	r3, [r5, #0]
   8504c:	f105 0b01 	add.w	fp, r5, #1
   85050:	e77e      	b.n	84f50 <_dtoa_r+0x970>
   85052:	9807      	ldr	r0, [sp, #28]
   85054:	9909      	ldr	r1, [sp, #36]	; 0x24
   85056:	2331      	movs	r3, #49	; 0x31
   85058:	3001      	adds	r0, #1
   8505a:	9007      	str	r0, [sp, #28]
   8505c:	700b      	strb	r3, [r1, #0]
   8505e:	e576      	b.n	84b4e <_dtoa_r+0x56e>
   85060:	46a3      	mov	fp, r4
   85062:	9c03      	ldr	r4, [sp, #12]
   85064:	e489      	b.n	8497a <_dtoa_r+0x39a>
   85066:	4640      	mov	r0, r8
   85068:	f002 fada 	bl	87620 <__aeabi_i2d>
   8506c:	4602      	mov	r2, r0
   8506e:	460b      	mov	r3, r1
   85070:	4650      	mov	r0, sl
   85072:	4659      	mov	r1, fp
   85074:	f002 fb3a 	bl	876ec <__aeabi_dmul>
   85078:	2200      	movs	r2, #0
   8507a:	4b30      	ldr	r3, [pc, #192]	; (8513c <_dtoa_r+0xb5c>)
   8507c:	f002 f984 	bl	87388 <__adddf3>
   85080:	4606      	mov	r6, r0
   85082:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
   85086:	4650      	mov	r0, sl
   85088:	4659      	mov	r1, fp
   8508a:	2200      	movs	r2, #0
   8508c:	4b2a      	ldr	r3, [pc, #168]	; (85138 <_dtoa_r+0xb58>)
   8508e:	f002 f979 	bl	87384 <__aeabi_dsub>
   85092:	4632      	mov	r2, r6
   85094:	463b      	mov	r3, r7
   85096:	4682      	mov	sl, r0
   85098:	468b      	mov	fp, r1
   8509a:	f002 fdb7 	bl	87c0c <__aeabi_dcmpgt>
   8509e:	2800      	cmp	r0, #0
   850a0:	f040 80bd 	bne.w	8521e <_dtoa_r+0xc3e>
   850a4:	4632      	mov	r2, r6
   850a6:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
   850aa:	4650      	mov	r0, sl
   850ac:	4659      	mov	r1, fp
   850ae:	f002 fd8f 	bl	87bd0 <__aeabi_dcmplt>
   850b2:	2800      	cmp	r0, #0
   850b4:	d055      	beq.n	85162 <_dtoa_r+0xb82>
   850b6:	f04f 0800 	mov.w	r8, #0
   850ba:	4646      	mov	r6, r8
   850bc:	e743      	b.n	84f46 <_dtoa_r+0x966>
   850be:	990a      	ldr	r1, [sp, #40]	; 0x28
   850c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   850c2:	4620      	mov	r0, r4
   850c4:	f001 fb6e 	bl	867a4 <__pow5mult>
   850c8:	900a      	str	r0, [sp, #40]	; 0x28
   850ca:	e4ba      	b.n	84a42 <_dtoa_r+0x462>
   850cc:	2601      	movs	r6, #1
   850ce:	960b      	str	r6, [sp, #44]	; 0x2c
   850d0:	e602      	b.n	84cd8 <_dtoa_r+0x6f8>
   850d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   850d4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   850d6:	1b7b      	subs	r3, r7, r5
   850d8:	441e      	add	r6, r3
   850da:	970c      	str	r7, [sp, #48]	; 0x30
   850dc:	960d      	str	r6, [sp, #52]	; 0x34
   850de:	2700      	movs	r7, #0
   850e0:	e46f      	b.n	849c2 <_dtoa_r+0x3e2>
   850e2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   850e6:	f04f 0802 	mov.w	r8, #2
   850ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
   850ee:	e638      	b.n	84d62 <_dtoa_r+0x782>
   850f0:	2a00      	cmp	r2, #0
   850f2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   850f6:	46d9      	mov	r9, fp
   850f8:	dd11      	ble.n	8511e <_dtoa_r+0xb3e>
   850fa:	990a      	ldr	r1, [sp, #40]	; 0x28
   850fc:	2201      	movs	r2, #1
   850fe:	4620      	mov	r0, r4
   85100:	f001 fb9e 	bl	86840 <__lshift>
   85104:	4641      	mov	r1, r8
   85106:	900a      	str	r0, [sp, #40]	; 0x28
   85108:	f001 fbf8 	bl	868fc <__mcmp>
   8510c:	2800      	cmp	r0, #0
   8510e:	f340 815d 	ble.w	853cc <_dtoa_r+0xdec>
   85112:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   85116:	f000 811b 	beq.w	85350 <_dtoa_r+0xd70>
   8511a:	f109 0a31 	add.w	sl, r9, #49	; 0x31
   8511e:	9b06      	ldr	r3, [sp, #24]
   85120:	4635      	mov	r5, r6
   85122:	f883 a000 	strb.w	sl, [r3]
   85126:	f103 0b01 	add.w	fp, r3, #1
   8512a:	463e      	mov	r6, r7
   8512c:	e50f      	b.n	84b4e <_dtoa_r+0x56e>
   8512e:	bf00      	nop
   85130:	3ff00000 	.word	0x3ff00000
   85134:	40240000 	.word	0x40240000
   85138:	40140000 	.word	0x40140000
   8513c:	401c0000 	.word	0x401c0000
   85140:	d103      	bne.n	8514a <_dtoa_r+0xb6a>
   85142:	f01a 0f01 	tst.w	sl, #1
   85146:	f47f acf2 	bne.w	84b2e <_dtoa_r+0x54e>
   8514a:	465b      	mov	r3, fp
   8514c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   85150:	469b      	mov	fp, r3
   85152:	2a30      	cmp	r2, #48	; 0x30
   85154:	f103 33ff 	add.w	r3, r3, #4294967295
   85158:	d0f8      	beq.n	8514c <_dtoa_r+0xb6c>
   8515a:	e4f8      	b.n	84b4e <_dtoa_r+0x56e>
   8515c:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
   85160:	4654      	mov	r4, sl
   85162:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
   85166:	f7ff bb47 	b.w	847f8 <_dtoa_r+0x218>
   8516a:	9e07      	ldr	r6, [sp, #28]
   8516c:	4275      	negs	r5, r6
   8516e:	2d00      	cmp	r5, #0
   85170:	f000 80c2 	beq.w	852f8 <_dtoa_r+0xd18>
   85174:	4ba3      	ldr	r3, [pc, #652]	; (85404 <_dtoa_r+0xe24>)
   85176:	f005 020f 	and.w	r2, r5, #15
   8517a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8517e:	e9d3 2300 	ldrd	r2, r3, [r3]
   85182:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   85186:	f002 fab1 	bl	876ec <__aeabi_dmul>
   8518a:	112d      	asrs	r5, r5, #4
   8518c:	4682      	mov	sl, r0
   8518e:	468b      	mov	fp, r1
   85190:	f000 812e 	beq.w	853f0 <_dtoa_r+0xe10>
   85194:	4e9c      	ldr	r6, [pc, #624]	; (85408 <_dtoa_r+0xe28>)
   85196:	f04f 0802 	mov.w	r8, #2
   8519a:	07ea      	lsls	r2, r5, #31
   8519c:	d505      	bpl.n	851aa <_dtoa_r+0xbca>
   8519e:	e9d6 2300 	ldrd	r2, r3, [r6]
   851a2:	f108 0801 	add.w	r8, r8, #1
   851a6:	f002 faa1 	bl	876ec <__aeabi_dmul>
   851aa:	106d      	asrs	r5, r5, #1
   851ac:	f106 0608 	add.w	r6, r6, #8
   851b0:	d1f3      	bne.n	8519a <_dtoa_r+0xbba>
   851b2:	4682      	mov	sl, r0
   851b4:	468b      	mov	fp, r1
   851b6:	e5ef      	b.n	84d98 <_dtoa_r+0x7b8>
   851b8:	9e07      	ldr	r6, [sp, #28]
   851ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
   851bc:	2230      	movs	r2, #48	; 0x30
   851be:	702a      	strb	r2, [r5, #0]
   851c0:	3601      	adds	r6, #1
   851c2:	2231      	movs	r2, #49	; 0x31
   851c4:	9607      	str	r6, [sp, #28]
   851c6:	701a      	strb	r2, [r3, #0]
   851c8:	f7ff bbd7 	b.w	8497a <_dtoa_r+0x39a>
   851cc:	6871      	ldr	r1, [r6, #4]
   851ce:	4620      	mov	r0, r4
   851d0:	f001 f978 	bl	864c4 <_Balloc>
   851d4:	6933      	ldr	r3, [r6, #16]
   851d6:	4605      	mov	r5, r0
   851d8:	1c9a      	adds	r2, r3, #2
   851da:	0092      	lsls	r2, r2, #2
   851dc:	f106 010c 	add.w	r1, r6, #12
   851e0:	300c      	adds	r0, #12
   851e2:	f7fc fdb7 	bl	81d54 <memcpy>
   851e6:	4620      	mov	r0, r4
   851e8:	4629      	mov	r1, r5
   851ea:	2201      	movs	r2, #1
   851ec:	f001 fb28 	bl	86840 <__lshift>
   851f0:	4607      	mov	r7, r0
   851f2:	e503      	b.n	84bfc <_dtoa_r+0x61c>
   851f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   851f8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   851fc:	f000 80a8 	beq.w	85350 <_dtoa_r+0xd70>
   85200:	9d06      	ldr	r5, [sp, #24]
   85202:	f10a 0301 	add.w	r3, sl, #1
   85206:	702b      	strb	r3, [r5, #0]
   85208:	4635      	mov	r5, r6
   8520a:	9e06      	ldr	r6, [sp, #24]
   8520c:	f106 0b01 	add.w	fp, r6, #1
   85210:	463e      	mov	r6, r7
   85212:	e49c      	b.n	84b4e <_dtoa_r+0x56e>
   85214:	4635      	mov	r5, r6
   85216:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   8521a:	463e      	mov	r6, r7
   8521c:	e47b      	b.n	84b16 <_dtoa_r+0x536>
   8521e:	f04f 0800 	mov.w	r8, #0
   85222:	4646      	mov	r6, r8
   85224:	e70c      	b.n	85040 <_dtoa_r+0xa60>
   85226:	4977      	ldr	r1, [pc, #476]	; (85404 <_dtoa_r+0xe24>)
   85228:	f108 35ff 	add.w	r5, r8, #4294967295
   8522c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   85230:	4632      	mov	r2, r6
   85232:	463b      	mov	r3, r7
   85234:	e9d1 0100 	ldrd	r0, r1, [r1]
   85238:	9510      	str	r5, [sp, #64]	; 0x40
   8523a:	f002 fa57 	bl	876ec <__aeabi_dmul>
   8523e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
   85242:	4659      	mov	r1, fp
   85244:	4650      	mov	r0, sl
   85246:	f002 fceb 	bl	87c20 <__aeabi_d2iz>
   8524a:	4605      	mov	r5, r0
   8524c:	f002 f9e8 	bl	87620 <__aeabi_i2d>
   85250:	4602      	mov	r2, r0
   85252:	460b      	mov	r3, r1
   85254:	4650      	mov	r0, sl
   85256:	4659      	mov	r1, fp
   85258:	f002 f894 	bl	87384 <__aeabi_dsub>
   8525c:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
   85260:	3530      	adds	r5, #48	; 0x30
   85262:	f1b8 0f01 	cmp.w	r8, #1
   85266:	4606      	mov	r6, r0
   85268:	460f      	mov	r7, r1
   8526a:	f88e 5000 	strb.w	r5, [lr]
   8526e:	f10e 0b01 	add.w	fp, lr, #1
   85272:	d01e      	beq.n	852b2 <_dtoa_r+0xcd2>
   85274:	9d09      	ldr	r5, [sp, #36]	; 0x24
   85276:	1e6b      	subs	r3, r5, #1
   85278:	eb03 0a08 	add.w	sl, r3, r8
   8527c:	2200      	movs	r2, #0
   8527e:	4b63      	ldr	r3, [pc, #396]	; (8540c <_dtoa_r+0xe2c>)
   85280:	f002 fa34 	bl	876ec <__aeabi_dmul>
   85284:	460f      	mov	r7, r1
   85286:	4606      	mov	r6, r0
   85288:	f002 fcca 	bl	87c20 <__aeabi_d2iz>
   8528c:	4680      	mov	r8, r0
   8528e:	f002 f9c7 	bl	87620 <__aeabi_i2d>
   85292:	f108 0830 	add.w	r8, r8, #48	; 0x30
   85296:	4602      	mov	r2, r0
   85298:	460b      	mov	r3, r1
   8529a:	4630      	mov	r0, r6
   8529c:	4639      	mov	r1, r7
   8529e:	f002 f871 	bl	87384 <__aeabi_dsub>
   852a2:	f805 8f01 	strb.w	r8, [r5, #1]!
   852a6:	4555      	cmp	r5, sl
   852a8:	d1e8      	bne.n	8527c <_dtoa_r+0xc9c>
   852aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
   852ac:	4606      	mov	r6, r0
   852ae:	460f      	mov	r7, r1
   852b0:	44ab      	add	fp, r5
   852b2:	2200      	movs	r2, #0
   852b4:	4b56      	ldr	r3, [pc, #344]	; (85410 <_dtoa_r+0xe30>)
   852b6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
   852ba:	f002 f865 	bl	87388 <__adddf3>
   852be:	4632      	mov	r2, r6
   852c0:	463b      	mov	r3, r7
   852c2:	f002 fc85 	bl	87bd0 <__aeabi_dcmplt>
   852c6:	2800      	cmp	r0, #0
   852c8:	d04d      	beq.n	85366 <_dtoa_r+0xd86>
   852ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
   852cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
   852ce:	9607      	str	r6, [sp, #28]
   852d0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
   852d4:	f7ff bb4a 	b.w	8496c <_dtoa_r+0x38c>
   852d8:	9e08      	ldr	r6, [sp, #32]
   852da:	2300      	movs	r3, #0
   852dc:	ebc9 0506 	rsb	r5, r9, r6
   852e0:	f7ff bb75 	b.w	849ce <_dtoa_r+0x3ee>
   852e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
   852e6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   852e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   852ec:	9d08      	ldr	r5, [sp, #32]
   852ee:	f7ff bb6e 	b.w	849ce <_dtoa_r+0x3ee>
   852f2:	4657      	mov	r7, sl
   852f4:	f7ff bbb8 	b.w	84a68 <_dtoa_r+0x488>
   852f8:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
   852fc:	f04f 0802 	mov.w	r8, #2
   85300:	e54a      	b.n	84d98 <_dtoa_r+0x7b8>
   85302:	f1b9 0f00 	cmp.w	r9, #0
   85306:	f43f aeae 	beq.w	85066 <_dtoa_r+0xa86>
   8530a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   8530c:	2e00      	cmp	r6, #0
   8530e:	f77f af28 	ble.w	85162 <_dtoa_r+0xb82>
   85312:	2200      	movs	r2, #0
   85314:	4b3d      	ldr	r3, [pc, #244]	; (8540c <_dtoa_r+0xe2c>)
   85316:	4650      	mov	r0, sl
   85318:	4659      	mov	r1, fp
   8531a:	f002 f9e7 	bl	876ec <__aeabi_dmul>
   8531e:	4682      	mov	sl, r0
   85320:	f108 0001 	add.w	r0, r8, #1
   85324:	468b      	mov	fp, r1
   85326:	f002 f97b 	bl	87620 <__aeabi_i2d>
   8532a:	4602      	mov	r2, r0
   8532c:	460b      	mov	r3, r1
   8532e:	4650      	mov	r0, sl
   85330:	4659      	mov	r1, fp
   85332:	f002 f9db 	bl	876ec <__aeabi_dmul>
   85336:	2200      	movs	r2, #0
   85338:	4b36      	ldr	r3, [pc, #216]	; (85414 <_dtoa_r+0xe34>)
   8533a:	f002 f825 	bl	87388 <__adddf3>
   8533e:	9d07      	ldr	r5, [sp, #28]
   85340:	4606      	mov	r6, r0
   85342:	3d01      	subs	r5, #1
   85344:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
   85348:	9517      	str	r5, [sp, #92]	; 0x5c
   8534a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
   8534e:	e543      	b.n	84dd8 <_dtoa_r+0x7f8>
   85350:	4635      	mov	r5, r6
   85352:	9b06      	ldr	r3, [sp, #24]
   85354:	9e06      	ldr	r6, [sp, #24]
   85356:	2239      	movs	r2, #57	; 0x39
   85358:	7032      	strb	r2, [r6, #0]
   8535a:	f103 0b01 	add.w	fp, r3, #1
   8535e:	463e      	mov	r6, r7
   85360:	9909      	ldr	r1, [sp, #36]	; 0x24
   85362:	f7ff bbee 	b.w	84b42 <_dtoa_r+0x562>
   85366:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
   8536a:	2000      	movs	r0, #0
   8536c:	4928      	ldr	r1, [pc, #160]	; (85410 <_dtoa_r+0xe30>)
   8536e:	f002 f809 	bl	87384 <__aeabi_dsub>
   85372:	4632      	mov	r2, r6
   85374:	463b      	mov	r3, r7
   85376:	f002 fc49 	bl	87c0c <__aeabi_dcmpgt>
   8537a:	2800      	cmp	r0, #0
   8537c:	f43f aef1 	beq.w	85162 <_dtoa_r+0xb82>
   85380:	465b      	mov	r3, fp
   85382:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   85386:	469b      	mov	fp, r3
   85388:	2a30      	cmp	r2, #48	; 0x30
   8538a:	f103 33ff 	add.w	r3, r3, #4294967295
   8538e:	d0f8      	beq.n	85382 <_dtoa_r+0xda2>
   85390:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   85392:	9507      	str	r5, [sp, #28]
   85394:	f7ff baf1 	b.w	8497a <_dtoa_r+0x39a>
   85398:	4645      	mov	r5, r8
   8539a:	4654      	mov	r4, sl
   8539c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
   8539e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   853a0:	9607      	str	r6, [sp, #28]
   853a2:	f7ff bae3 	b.w	8496c <_dtoa_r+0x38c>
   853a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   853aa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   853ae:	d0cf      	beq.n	85350 <_dtoa_r+0xd70>
   853b0:	9b03      	ldr	r3, [sp, #12]
   853b2:	4635      	mov	r5, r6
   853b4:	2b00      	cmp	r3, #0
   853b6:	9e06      	ldr	r6, [sp, #24]
   853b8:	bfc8      	it	gt
   853ba:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
   853be:	f886 a000 	strb.w	sl, [r6]
   853c2:	f106 0b01 	add.w	fp, r6, #1
   853c6:	463e      	mov	r6, r7
   853c8:	f7ff bbc1 	b.w	84b4e <_dtoa_r+0x56e>
   853cc:	f47f aea7 	bne.w	8511e <_dtoa_r+0xb3e>
   853d0:	f01a 0f01 	tst.w	sl, #1
   853d4:	f43f aea3 	beq.w	8511e <_dtoa_r+0xb3e>
   853d8:	e69b      	b.n	85112 <_dtoa_r+0xb32>
   853da:	4631      	mov	r1, r6
   853dc:	4620      	mov	r0, r4
   853de:	220a      	movs	r2, #10
   853e0:	2300      	movs	r3, #0
   853e2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
   853e6:	f001 f89d 	bl	86524 <__multadd>
   853ea:	4606      	mov	r6, r0
   853ec:	f7ff bb6a 	b.w	84ac4 <_dtoa_r+0x4e4>
   853f0:	f04f 0802 	mov.w	r8, #2
   853f4:	e4d0      	b.n	84d98 <_dtoa_r+0x7b8>
   853f6:	f43f ab50 	beq.w	84a9a <_dtoa_r+0x4ba>
   853fa:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
   853fe:	f7ff bbe0 	b.w	84bc2 <_dtoa_r+0x5e2>
   85402:	bf00      	nop
   85404:	00088420 	.word	0x00088420
   85408:	000884e8 	.word	0x000884e8
   8540c:	40240000 	.word	0x40240000
   85410:	3fe00000 	.word	0x3fe00000
   85414:	401c0000 	.word	0x401c0000

00085418 <__sflush_r>:
   85418:	898b      	ldrh	r3, [r1, #12]
   8541a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8541e:	b29a      	uxth	r2, r3
   85420:	460d      	mov	r5, r1
   85422:	0711      	lsls	r1, r2, #28
   85424:	4680      	mov	r8, r0
   85426:	d43c      	bmi.n	854a2 <__sflush_r+0x8a>
   85428:	686a      	ldr	r2, [r5, #4]
   8542a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8542e:	2a00      	cmp	r2, #0
   85430:	81ab      	strh	r3, [r5, #12]
   85432:	dd59      	ble.n	854e8 <__sflush_r+0xd0>
   85434:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85436:	2c00      	cmp	r4, #0
   85438:	d04b      	beq.n	854d2 <__sflush_r+0xba>
   8543a:	b29b      	uxth	r3, r3
   8543c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   85440:	2100      	movs	r1, #0
   85442:	b292      	uxth	r2, r2
   85444:	f8d8 6000 	ldr.w	r6, [r8]
   85448:	f8c8 1000 	str.w	r1, [r8]
   8544c:	2a00      	cmp	r2, #0
   8544e:	d04f      	beq.n	854f0 <__sflush_r+0xd8>
   85450:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   85452:	075f      	lsls	r7, r3, #29
   85454:	d505      	bpl.n	85462 <__sflush_r+0x4a>
   85456:	6869      	ldr	r1, [r5, #4]
   85458:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8545a:	1a52      	subs	r2, r2, r1
   8545c:	b10b      	cbz	r3, 85462 <__sflush_r+0x4a>
   8545e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   85460:	1ad2      	subs	r2, r2, r3
   85462:	4640      	mov	r0, r8
   85464:	69e9      	ldr	r1, [r5, #28]
   85466:	2300      	movs	r3, #0
   85468:	47a0      	blx	r4
   8546a:	1c44      	adds	r4, r0, #1
   8546c:	d04a      	beq.n	85504 <__sflush_r+0xec>
   8546e:	89ab      	ldrh	r3, [r5, #12]
   85470:	692a      	ldr	r2, [r5, #16]
   85472:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   85476:	b29b      	uxth	r3, r3
   85478:	2100      	movs	r1, #0
   8547a:	602a      	str	r2, [r5, #0]
   8547c:	04da      	lsls	r2, r3, #19
   8547e:	81ab      	strh	r3, [r5, #12]
   85480:	6069      	str	r1, [r5, #4]
   85482:	d44c      	bmi.n	8551e <__sflush_r+0x106>
   85484:	6b29      	ldr	r1, [r5, #48]	; 0x30
   85486:	f8c8 6000 	str.w	r6, [r8]
   8548a:	b311      	cbz	r1, 854d2 <__sflush_r+0xba>
   8548c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   85490:	4299      	cmp	r1, r3
   85492:	d002      	beq.n	8549a <__sflush_r+0x82>
   85494:	4640      	mov	r0, r8
   85496:	f000 f9c3 	bl	85820 <_free_r>
   8549a:	2000      	movs	r0, #0
   8549c:	6328      	str	r0, [r5, #48]	; 0x30
   8549e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   854a2:	692e      	ldr	r6, [r5, #16]
   854a4:	b1ae      	cbz	r6, 854d2 <__sflush_r+0xba>
   854a6:	0791      	lsls	r1, r2, #30
   854a8:	682c      	ldr	r4, [r5, #0]
   854aa:	bf0c      	ite	eq
   854ac:	696b      	ldreq	r3, [r5, #20]
   854ae:	2300      	movne	r3, #0
   854b0:	602e      	str	r6, [r5, #0]
   854b2:	1ba4      	subs	r4, r4, r6
   854b4:	60ab      	str	r3, [r5, #8]
   854b6:	e00a      	b.n	854ce <__sflush_r+0xb6>
   854b8:	4632      	mov	r2, r6
   854ba:	4623      	mov	r3, r4
   854bc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   854be:	4640      	mov	r0, r8
   854c0:	69e9      	ldr	r1, [r5, #28]
   854c2:	47b8      	blx	r7
   854c4:	2800      	cmp	r0, #0
   854c6:	ebc0 0404 	rsb	r4, r0, r4
   854ca:	4406      	add	r6, r0
   854cc:	dd04      	ble.n	854d8 <__sflush_r+0xc0>
   854ce:	2c00      	cmp	r4, #0
   854d0:	dcf2      	bgt.n	854b8 <__sflush_r+0xa0>
   854d2:	2000      	movs	r0, #0
   854d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   854d8:	89ab      	ldrh	r3, [r5, #12]
   854da:	f04f 30ff 	mov.w	r0, #4294967295
   854de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   854e2:	81ab      	strh	r3, [r5, #12]
   854e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   854e8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   854ea:	2a00      	cmp	r2, #0
   854ec:	dca2      	bgt.n	85434 <__sflush_r+0x1c>
   854ee:	e7f0      	b.n	854d2 <__sflush_r+0xba>
   854f0:	2301      	movs	r3, #1
   854f2:	4640      	mov	r0, r8
   854f4:	69e9      	ldr	r1, [r5, #28]
   854f6:	47a0      	blx	r4
   854f8:	1c43      	adds	r3, r0, #1
   854fa:	4602      	mov	r2, r0
   854fc:	d01e      	beq.n	8553c <__sflush_r+0x124>
   854fe:	89ab      	ldrh	r3, [r5, #12]
   85500:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85502:	e7a6      	b.n	85452 <__sflush_r+0x3a>
   85504:	f8d8 3000 	ldr.w	r3, [r8]
   85508:	b95b      	cbnz	r3, 85522 <__sflush_r+0x10a>
   8550a:	89aa      	ldrh	r2, [r5, #12]
   8550c:	6929      	ldr	r1, [r5, #16]
   8550e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   85512:	b292      	uxth	r2, r2
   85514:	606b      	str	r3, [r5, #4]
   85516:	04d3      	lsls	r3, r2, #19
   85518:	81aa      	strh	r2, [r5, #12]
   8551a:	6029      	str	r1, [r5, #0]
   8551c:	d5b2      	bpl.n	85484 <__sflush_r+0x6c>
   8551e:	6528      	str	r0, [r5, #80]	; 0x50
   85520:	e7b0      	b.n	85484 <__sflush_r+0x6c>
   85522:	2b1d      	cmp	r3, #29
   85524:	d001      	beq.n	8552a <__sflush_r+0x112>
   85526:	2b16      	cmp	r3, #22
   85528:	d113      	bne.n	85552 <__sflush_r+0x13a>
   8552a:	89a9      	ldrh	r1, [r5, #12]
   8552c:	692b      	ldr	r3, [r5, #16]
   8552e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   85532:	2200      	movs	r2, #0
   85534:	81a9      	strh	r1, [r5, #12]
   85536:	602b      	str	r3, [r5, #0]
   85538:	606a      	str	r2, [r5, #4]
   8553a:	e7a3      	b.n	85484 <__sflush_r+0x6c>
   8553c:	f8d8 3000 	ldr.w	r3, [r8]
   85540:	2b00      	cmp	r3, #0
   85542:	d0dc      	beq.n	854fe <__sflush_r+0xe6>
   85544:	2b1d      	cmp	r3, #29
   85546:	d001      	beq.n	8554c <__sflush_r+0x134>
   85548:	2b16      	cmp	r3, #22
   8554a:	d1c5      	bne.n	854d8 <__sflush_r+0xc0>
   8554c:	f8c8 6000 	str.w	r6, [r8]
   85550:	e7bf      	b.n	854d2 <__sflush_r+0xba>
   85552:	89ab      	ldrh	r3, [r5, #12]
   85554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85558:	81ab      	strh	r3, [r5, #12]
   8555a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8555e:	bf00      	nop

00085560 <_fflush_r>:
   85560:	b510      	push	{r4, lr}
   85562:	4604      	mov	r4, r0
   85564:	b082      	sub	sp, #8
   85566:	b108      	cbz	r0, 8556c <_fflush_r+0xc>
   85568:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8556a:	b153      	cbz	r3, 85582 <_fflush_r+0x22>
   8556c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   85570:	b908      	cbnz	r0, 85576 <_fflush_r+0x16>
   85572:	b002      	add	sp, #8
   85574:	bd10      	pop	{r4, pc}
   85576:	4620      	mov	r0, r4
   85578:	b002      	add	sp, #8
   8557a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8557e:	f7ff bf4b 	b.w	85418 <__sflush_r>
   85582:	9101      	str	r1, [sp, #4]
   85584:	f000 f808 	bl	85598 <__sinit>
   85588:	9901      	ldr	r1, [sp, #4]
   8558a:	e7ef      	b.n	8556c <_fflush_r+0xc>

0008558c <_cleanup_r>:
   8558c:	4901      	ldr	r1, [pc, #4]	; (85594 <_cleanup_r+0x8>)
   8558e:	f000 bb9f 	b.w	85cd0 <_fwalk>
   85592:	bf00      	nop
   85594:	000872d1 	.word	0x000872d1

00085598 <__sinit>:
   85598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8559c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   8559e:	b083      	sub	sp, #12
   855a0:	4607      	mov	r7, r0
   855a2:	2c00      	cmp	r4, #0
   855a4:	d165      	bne.n	85672 <__sinit+0xda>
   855a6:	687d      	ldr	r5, [r7, #4]
   855a8:	4833      	ldr	r0, [pc, #204]	; (85678 <__sinit+0xe0>)
   855aa:	2304      	movs	r3, #4
   855ac:	2103      	movs	r1, #3
   855ae:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   855b2:	63f8      	str	r0, [r7, #60]	; 0x3c
   855b4:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   855b8:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   855bc:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   855c0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   855c4:	81ab      	strh	r3, [r5, #12]
   855c6:	602c      	str	r4, [r5, #0]
   855c8:	606c      	str	r4, [r5, #4]
   855ca:	60ac      	str	r4, [r5, #8]
   855cc:	666c      	str	r4, [r5, #100]	; 0x64
   855ce:	81ec      	strh	r4, [r5, #14]
   855d0:	612c      	str	r4, [r5, #16]
   855d2:	616c      	str	r4, [r5, #20]
   855d4:	61ac      	str	r4, [r5, #24]
   855d6:	4621      	mov	r1, r4
   855d8:	2208      	movs	r2, #8
   855da:	f7fc fc31 	bl	81e40 <memset>
   855de:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8567c <__sinit+0xe4>
   855e2:	68be      	ldr	r6, [r7, #8]
   855e4:	f8df a098 	ldr.w	sl, [pc, #152]	; 85680 <__sinit+0xe8>
   855e8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 85684 <__sinit+0xec>
   855ec:	f8df 8098 	ldr.w	r8, [pc, #152]	; 85688 <__sinit+0xf0>
   855f0:	2301      	movs	r3, #1
   855f2:	2209      	movs	r2, #9
   855f4:	61ed      	str	r5, [r5, #28]
   855f6:	f8c5 b020 	str.w	fp, [r5, #32]
   855fa:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   855fe:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85602:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85606:	4621      	mov	r1, r4
   85608:	81f3      	strh	r3, [r6, #14]
   8560a:	81b2      	strh	r2, [r6, #12]
   8560c:	6034      	str	r4, [r6, #0]
   8560e:	6074      	str	r4, [r6, #4]
   85610:	60b4      	str	r4, [r6, #8]
   85612:	6674      	str	r4, [r6, #100]	; 0x64
   85614:	6134      	str	r4, [r6, #16]
   85616:	6174      	str	r4, [r6, #20]
   85618:	61b4      	str	r4, [r6, #24]
   8561a:	2208      	movs	r2, #8
   8561c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85620:	9301      	str	r3, [sp, #4]
   85622:	f7fc fc0d 	bl	81e40 <memset>
   85626:	68fd      	ldr	r5, [r7, #12]
   85628:	2012      	movs	r0, #18
   8562a:	2202      	movs	r2, #2
   8562c:	61f6      	str	r6, [r6, #28]
   8562e:	f8c6 b020 	str.w	fp, [r6, #32]
   85632:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   85636:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8563a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   8563e:	4621      	mov	r1, r4
   85640:	81a8      	strh	r0, [r5, #12]
   85642:	81ea      	strh	r2, [r5, #14]
   85644:	602c      	str	r4, [r5, #0]
   85646:	606c      	str	r4, [r5, #4]
   85648:	60ac      	str	r4, [r5, #8]
   8564a:	666c      	str	r4, [r5, #100]	; 0x64
   8564c:	612c      	str	r4, [r5, #16]
   8564e:	616c      	str	r4, [r5, #20]
   85650:	61ac      	str	r4, [r5, #24]
   85652:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85656:	2208      	movs	r2, #8
   85658:	f7fc fbf2 	bl	81e40 <memset>
   8565c:	9b01      	ldr	r3, [sp, #4]
   8565e:	61ed      	str	r5, [r5, #28]
   85660:	f8c5 b020 	str.w	fp, [r5, #32]
   85664:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85668:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8566c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85670:	63bb      	str	r3, [r7, #56]	; 0x38
   85672:	b003      	add	sp, #12
   85674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85678:	0008558d 	.word	0x0008558d
   8567c:	00086f0d 	.word	0x00086f0d
   85680:	00086f31 	.word	0x00086f31
   85684:	00086f69 	.word	0x00086f69
   85688:	00086f89 	.word	0x00086f89

0008568c <__sfp_lock_acquire>:
   8568c:	4770      	bx	lr
   8568e:	bf00      	nop

00085690 <__sfp_lock_release>:
   85690:	4770      	bx	lr
   85692:	bf00      	nop

00085694 <__libc_fini_array>:
   85694:	b538      	push	{r3, r4, r5, lr}
   85696:	4d09      	ldr	r5, [pc, #36]	; (856bc <__libc_fini_array+0x28>)
   85698:	4c09      	ldr	r4, [pc, #36]	; (856c0 <__libc_fini_array+0x2c>)
   8569a:	1b64      	subs	r4, r4, r5
   8569c:	10a4      	asrs	r4, r4, #2
   8569e:	bf18      	it	ne
   856a0:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   856a4:	d005      	beq.n	856b2 <__libc_fini_array+0x1e>
   856a6:	3c01      	subs	r4, #1
   856a8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   856ac:	4798      	blx	r3
   856ae:	2c00      	cmp	r4, #0
   856b0:	d1f9      	bne.n	856a6 <__libc_fini_array+0x12>
   856b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   856b6:	f002 bf3b 	b.w	88530 <_fini>
   856ba:	bf00      	nop
   856bc:	0008853c 	.word	0x0008853c
   856c0:	00088540 	.word	0x00088540

000856c4 <_fputwc_r>:
   856c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   856c8:	8993      	ldrh	r3, [r2, #12]
   856ca:	460f      	mov	r7, r1
   856cc:	0499      	lsls	r1, r3, #18
   856ce:	b082      	sub	sp, #8
   856d0:	4614      	mov	r4, r2
   856d2:	4680      	mov	r8, r0
   856d4:	d406      	bmi.n	856e4 <_fputwc_r+0x20>
   856d6:	6e52      	ldr	r2, [r2, #100]	; 0x64
   856d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   856dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   856e0:	81a3      	strh	r3, [r4, #12]
   856e2:	6662      	str	r2, [r4, #100]	; 0x64
   856e4:	f000 fb1c 	bl	85d20 <__locale_mb_cur_max>
   856e8:	2801      	cmp	r0, #1
   856ea:	d03e      	beq.n	8576a <_fputwc_r+0xa6>
   856ec:	463a      	mov	r2, r7
   856ee:	4640      	mov	r0, r8
   856f0:	a901      	add	r1, sp, #4
   856f2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   856f6:	f001 fccb 	bl	87090 <_wcrtomb_r>
   856fa:	1c42      	adds	r2, r0, #1
   856fc:	4606      	mov	r6, r0
   856fe:	d02d      	beq.n	8575c <_fputwc_r+0x98>
   85700:	2800      	cmp	r0, #0
   85702:	d03a      	beq.n	8577a <_fputwc_r+0xb6>
   85704:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85708:	2500      	movs	r5, #0
   8570a:	e009      	b.n	85720 <_fputwc_r+0x5c>
   8570c:	6823      	ldr	r3, [r4, #0]
   8570e:	7019      	strb	r1, [r3, #0]
   85710:	6823      	ldr	r3, [r4, #0]
   85712:	3301      	adds	r3, #1
   85714:	6023      	str	r3, [r4, #0]
   85716:	3501      	adds	r5, #1
   85718:	42b5      	cmp	r5, r6
   8571a:	d22e      	bcs.n	8577a <_fputwc_r+0xb6>
   8571c:	ab01      	add	r3, sp, #4
   8571e:	5ce9      	ldrb	r1, [r5, r3]
   85720:	68a3      	ldr	r3, [r4, #8]
   85722:	3b01      	subs	r3, #1
   85724:	2b00      	cmp	r3, #0
   85726:	60a3      	str	r3, [r4, #8]
   85728:	daf0      	bge.n	8570c <_fputwc_r+0x48>
   8572a:	69a2      	ldr	r2, [r4, #24]
   8572c:	4293      	cmp	r3, r2
   8572e:	db06      	blt.n	8573e <_fputwc_r+0x7a>
   85730:	6823      	ldr	r3, [r4, #0]
   85732:	7019      	strb	r1, [r3, #0]
   85734:	6823      	ldr	r3, [r4, #0]
   85736:	7819      	ldrb	r1, [r3, #0]
   85738:	3301      	adds	r3, #1
   8573a:	290a      	cmp	r1, #10
   8573c:	d1ea      	bne.n	85714 <_fputwc_r+0x50>
   8573e:	4640      	mov	r0, r8
   85740:	4622      	mov	r2, r4
   85742:	f7fe fdeb 	bl	8431c <__swbuf_r>
   85746:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8574a:	4258      	negs	r0, r3
   8574c:	4158      	adcs	r0, r3
   8574e:	2800      	cmp	r0, #0
   85750:	d0e1      	beq.n	85716 <_fputwc_r+0x52>
   85752:	f04f 30ff 	mov.w	r0, #4294967295
   85756:	b002      	add	sp, #8
   85758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8575c:	89a3      	ldrh	r3, [r4, #12]
   8575e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85762:	81a3      	strh	r3, [r4, #12]
   85764:	b002      	add	sp, #8
   85766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8576a:	1e7b      	subs	r3, r7, #1
   8576c:	2bfe      	cmp	r3, #254	; 0xfe
   8576e:	d8bd      	bhi.n	856ec <_fputwc_r+0x28>
   85770:	b2f9      	uxtb	r1, r7
   85772:	4606      	mov	r6, r0
   85774:	f88d 1004 	strb.w	r1, [sp, #4]
   85778:	e7c6      	b.n	85708 <_fputwc_r+0x44>
   8577a:	4638      	mov	r0, r7
   8577c:	b002      	add	sp, #8
   8577e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85782:	bf00      	nop

00085784 <_malloc_trim_r>:
   85784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85786:	4d23      	ldr	r5, [pc, #140]	; (85814 <_malloc_trim_r+0x90>)
   85788:	460f      	mov	r7, r1
   8578a:	4604      	mov	r4, r0
   8578c:	f000 fe96 	bl	864bc <__malloc_lock>
   85790:	68ab      	ldr	r3, [r5, #8]
   85792:	685e      	ldr	r6, [r3, #4]
   85794:	f026 0603 	bic.w	r6, r6, #3
   85798:	1bf1      	subs	r1, r6, r7
   8579a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8579e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   857a2:	f021 010f 	bic.w	r1, r1, #15
   857a6:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   857aa:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   857ae:	db07      	blt.n	857c0 <_malloc_trim_r+0x3c>
   857b0:	4620      	mov	r0, r4
   857b2:	2100      	movs	r1, #0
   857b4:	f001 fb98 	bl	86ee8 <_sbrk_r>
   857b8:	68ab      	ldr	r3, [r5, #8]
   857ba:	4433      	add	r3, r6
   857bc:	4298      	cmp	r0, r3
   857be:	d004      	beq.n	857ca <_malloc_trim_r+0x46>
   857c0:	4620      	mov	r0, r4
   857c2:	f000 fe7d 	bl	864c0 <__malloc_unlock>
   857c6:	2000      	movs	r0, #0
   857c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   857ca:	4620      	mov	r0, r4
   857cc:	4279      	negs	r1, r7
   857ce:	f001 fb8b 	bl	86ee8 <_sbrk_r>
   857d2:	3001      	adds	r0, #1
   857d4:	d00d      	beq.n	857f2 <_malloc_trim_r+0x6e>
   857d6:	4b10      	ldr	r3, [pc, #64]	; (85818 <_malloc_trim_r+0x94>)
   857d8:	68aa      	ldr	r2, [r5, #8]
   857da:	6819      	ldr	r1, [r3, #0]
   857dc:	1bf6      	subs	r6, r6, r7
   857de:	f046 0601 	orr.w	r6, r6, #1
   857e2:	4620      	mov	r0, r4
   857e4:	1bc9      	subs	r1, r1, r7
   857e6:	6056      	str	r6, [r2, #4]
   857e8:	6019      	str	r1, [r3, #0]
   857ea:	f000 fe69 	bl	864c0 <__malloc_unlock>
   857ee:	2001      	movs	r0, #1
   857f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   857f2:	4620      	mov	r0, r4
   857f4:	2100      	movs	r1, #0
   857f6:	f001 fb77 	bl	86ee8 <_sbrk_r>
   857fa:	68ab      	ldr	r3, [r5, #8]
   857fc:	1ac2      	subs	r2, r0, r3
   857fe:	2a0f      	cmp	r2, #15
   85800:	ddde      	ble.n	857c0 <_malloc_trim_r+0x3c>
   85802:	4d06      	ldr	r5, [pc, #24]	; (8581c <_malloc_trim_r+0x98>)
   85804:	4904      	ldr	r1, [pc, #16]	; (85818 <_malloc_trim_r+0x94>)
   85806:	682d      	ldr	r5, [r5, #0]
   85808:	f042 0201 	orr.w	r2, r2, #1
   8580c:	1b40      	subs	r0, r0, r5
   8580e:	605a      	str	r2, [r3, #4]
   85810:	6008      	str	r0, [r1, #0]
   85812:	e7d5      	b.n	857c0 <_malloc_trim_r+0x3c>
   85814:	20070628 	.word	0x20070628
   85818:	20078d00 	.word	0x20078d00
   8581c:	20070a34 	.word	0x20070a34

00085820 <_free_r>:
   85820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85824:	460d      	mov	r5, r1
   85826:	4606      	mov	r6, r0
   85828:	2900      	cmp	r1, #0
   8582a:	d055      	beq.n	858d8 <_free_r+0xb8>
   8582c:	f000 fe46 	bl	864bc <__malloc_lock>
   85830:	f855 1c04 	ldr.w	r1, [r5, #-4]
   85834:	f8df c170 	ldr.w	ip, [pc, #368]	; 859a8 <_free_r+0x188>
   85838:	f1a5 0408 	sub.w	r4, r5, #8
   8583c:	f021 0301 	bic.w	r3, r1, #1
   85840:	18e2      	adds	r2, r4, r3
   85842:	f8dc 0008 	ldr.w	r0, [ip, #8]
   85846:	6857      	ldr	r7, [r2, #4]
   85848:	4290      	cmp	r0, r2
   8584a:	f027 0703 	bic.w	r7, r7, #3
   8584e:	d068      	beq.n	85922 <_free_r+0x102>
   85850:	f011 0101 	ands.w	r1, r1, #1
   85854:	6057      	str	r7, [r2, #4]
   85856:	d032      	beq.n	858be <_free_r+0x9e>
   85858:	2100      	movs	r1, #0
   8585a:	19d0      	adds	r0, r2, r7
   8585c:	6840      	ldr	r0, [r0, #4]
   8585e:	07c0      	lsls	r0, r0, #31
   85860:	d406      	bmi.n	85870 <_free_r+0x50>
   85862:	443b      	add	r3, r7
   85864:	6890      	ldr	r0, [r2, #8]
   85866:	2900      	cmp	r1, #0
   85868:	d04d      	beq.n	85906 <_free_r+0xe6>
   8586a:	68d2      	ldr	r2, [r2, #12]
   8586c:	60c2      	str	r2, [r0, #12]
   8586e:	6090      	str	r0, [r2, #8]
   85870:	f043 0201 	orr.w	r2, r3, #1
   85874:	6062      	str	r2, [r4, #4]
   85876:	50e3      	str	r3, [r4, r3]
   85878:	b9e1      	cbnz	r1, 858b4 <_free_r+0x94>
   8587a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8587e:	d32d      	bcc.n	858dc <_free_r+0xbc>
   85880:	0a5a      	lsrs	r2, r3, #9
   85882:	2a04      	cmp	r2, #4
   85884:	d869      	bhi.n	8595a <_free_r+0x13a>
   85886:	0998      	lsrs	r0, r3, #6
   85888:	3038      	adds	r0, #56	; 0x38
   8588a:	0041      	lsls	r1, r0, #1
   8588c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   85890:	f8dc 2008 	ldr.w	r2, [ip, #8]
   85894:	4944      	ldr	r1, [pc, #272]	; (859a8 <_free_r+0x188>)
   85896:	4562      	cmp	r2, ip
   85898:	d065      	beq.n	85966 <_free_r+0x146>
   8589a:	6851      	ldr	r1, [r2, #4]
   8589c:	f021 0103 	bic.w	r1, r1, #3
   858a0:	428b      	cmp	r3, r1
   858a2:	d202      	bcs.n	858aa <_free_r+0x8a>
   858a4:	6892      	ldr	r2, [r2, #8]
   858a6:	4594      	cmp	ip, r2
   858a8:	d1f7      	bne.n	8589a <_free_r+0x7a>
   858aa:	68d3      	ldr	r3, [r2, #12]
   858ac:	60e3      	str	r3, [r4, #12]
   858ae:	60a2      	str	r2, [r4, #8]
   858b0:	609c      	str	r4, [r3, #8]
   858b2:	60d4      	str	r4, [r2, #12]
   858b4:	4630      	mov	r0, r6
   858b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   858ba:	f000 be01 	b.w	864c0 <__malloc_unlock>
   858be:	f855 5c08 	ldr.w	r5, [r5, #-8]
   858c2:	f10c 0808 	add.w	r8, ip, #8
   858c6:	1b64      	subs	r4, r4, r5
   858c8:	68a0      	ldr	r0, [r4, #8]
   858ca:	442b      	add	r3, r5
   858cc:	4540      	cmp	r0, r8
   858ce:	d042      	beq.n	85956 <_free_r+0x136>
   858d0:	68e5      	ldr	r5, [r4, #12]
   858d2:	60c5      	str	r5, [r0, #12]
   858d4:	60a8      	str	r0, [r5, #8]
   858d6:	e7c0      	b.n	8585a <_free_r+0x3a>
   858d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   858dc:	08db      	lsrs	r3, r3, #3
   858de:	109a      	asrs	r2, r3, #2
   858e0:	2001      	movs	r0, #1
   858e2:	4090      	lsls	r0, r2
   858e4:	f8dc 1004 	ldr.w	r1, [ip, #4]
   858e8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   858ec:	689a      	ldr	r2, [r3, #8]
   858ee:	4301      	orrs	r1, r0
   858f0:	60a2      	str	r2, [r4, #8]
   858f2:	60e3      	str	r3, [r4, #12]
   858f4:	f8cc 1004 	str.w	r1, [ip, #4]
   858f8:	4630      	mov	r0, r6
   858fa:	609c      	str	r4, [r3, #8]
   858fc:	60d4      	str	r4, [r2, #12]
   858fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85902:	f000 bddd 	b.w	864c0 <__malloc_unlock>
   85906:	4d29      	ldr	r5, [pc, #164]	; (859ac <_free_r+0x18c>)
   85908:	42a8      	cmp	r0, r5
   8590a:	d1ae      	bne.n	8586a <_free_r+0x4a>
   8590c:	f043 0201 	orr.w	r2, r3, #1
   85910:	f8cc 4014 	str.w	r4, [ip, #20]
   85914:	f8cc 4010 	str.w	r4, [ip, #16]
   85918:	60e0      	str	r0, [r4, #12]
   8591a:	60a0      	str	r0, [r4, #8]
   8591c:	6062      	str	r2, [r4, #4]
   8591e:	50e3      	str	r3, [r4, r3]
   85920:	e7c8      	b.n	858b4 <_free_r+0x94>
   85922:	441f      	add	r7, r3
   85924:	07cb      	lsls	r3, r1, #31
   85926:	d407      	bmi.n	85938 <_free_r+0x118>
   85928:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8592c:	1a64      	subs	r4, r4, r1
   8592e:	68e3      	ldr	r3, [r4, #12]
   85930:	68a2      	ldr	r2, [r4, #8]
   85932:	440f      	add	r7, r1
   85934:	60d3      	str	r3, [r2, #12]
   85936:	609a      	str	r2, [r3, #8]
   85938:	4b1d      	ldr	r3, [pc, #116]	; (859b0 <_free_r+0x190>)
   8593a:	f047 0201 	orr.w	r2, r7, #1
   8593e:	681b      	ldr	r3, [r3, #0]
   85940:	6062      	str	r2, [r4, #4]
   85942:	429f      	cmp	r7, r3
   85944:	f8cc 4008 	str.w	r4, [ip, #8]
   85948:	d3b4      	bcc.n	858b4 <_free_r+0x94>
   8594a:	4b1a      	ldr	r3, [pc, #104]	; (859b4 <_free_r+0x194>)
   8594c:	4630      	mov	r0, r6
   8594e:	6819      	ldr	r1, [r3, #0]
   85950:	f7ff ff18 	bl	85784 <_malloc_trim_r>
   85954:	e7ae      	b.n	858b4 <_free_r+0x94>
   85956:	2101      	movs	r1, #1
   85958:	e77f      	b.n	8585a <_free_r+0x3a>
   8595a:	2a14      	cmp	r2, #20
   8595c:	d80b      	bhi.n	85976 <_free_r+0x156>
   8595e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   85962:	0041      	lsls	r1, r0, #1
   85964:	e792      	b.n	8588c <_free_r+0x6c>
   85966:	1080      	asrs	r0, r0, #2
   85968:	2501      	movs	r5, #1
   8596a:	4085      	lsls	r5, r0
   8596c:	6848      	ldr	r0, [r1, #4]
   8596e:	4613      	mov	r3, r2
   85970:	4328      	orrs	r0, r5
   85972:	6048      	str	r0, [r1, #4]
   85974:	e79a      	b.n	858ac <_free_r+0x8c>
   85976:	2a54      	cmp	r2, #84	; 0x54
   85978:	d803      	bhi.n	85982 <_free_r+0x162>
   8597a:	0b18      	lsrs	r0, r3, #12
   8597c:	306e      	adds	r0, #110	; 0x6e
   8597e:	0041      	lsls	r1, r0, #1
   85980:	e784      	b.n	8588c <_free_r+0x6c>
   85982:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85986:	d803      	bhi.n	85990 <_free_r+0x170>
   85988:	0bd8      	lsrs	r0, r3, #15
   8598a:	3077      	adds	r0, #119	; 0x77
   8598c:	0041      	lsls	r1, r0, #1
   8598e:	e77d      	b.n	8588c <_free_r+0x6c>
   85990:	f240 5154 	movw	r1, #1364	; 0x554
   85994:	428a      	cmp	r2, r1
   85996:	d803      	bhi.n	859a0 <_free_r+0x180>
   85998:	0c98      	lsrs	r0, r3, #18
   8599a:	307c      	adds	r0, #124	; 0x7c
   8599c:	0041      	lsls	r1, r0, #1
   8599e:	e775      	b.n	8588c <_free_r+0x6c>
   859a0:	21fc      	movs	r1, #252	; 0xfc
   859a2:	207e      	movs	r0, #126	; 0x7e
   859a4:	e772      	b.n	8588c <_free_r+0x6c>
   859a6:	bf00      	nop
   859a8:	20070628 	.word	0x20070628
   859ac:	20070630 	.word	0x20070630
   859b0:	20070a30 	.word	0x20070a30
   859b4:	20078cfc 	.word	0x20078cfc

000859b8 <__sfvwrite_r>:
   859b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   859bc:	6893      	ldr	r3, [r2, #8]
   859be:	b083      	sub	sp, #12
   859c0:	4616      	mov	r6, r2
   859c2:	4681      	mov	r9, r0
   859c4:	460c      	mov	r4, r1
   859c6:	b32b      	cbz	r3, 85a14 <__sfvwrite_r+0x5c>
   859c8:	898b      	ldrh	r3, [r1, #12]
   859ca:	0719      	lsls	r1, r3, #28
   859cc:	d526      	bpl.n	85a1c <__sfvwrite_r+0x64>
   859ce:	6922      	ldr	r2, [r4, #16]
   859d0:	b322      	cbz	r2, 85a1c <__sfvwrite_r+0x64>
   859d2:	f003 0202 	and.w	r2, r3, #2
   859d6:	b292      	uxth	r2, r2
   859d8:	6835      	ldr	r5, [r6, #0]
   859da:	2a00      	cmp	r2, #0
   859dc:	d02c      	beq.n	85a38 <__sfvwrite_r+0x80>
   859de:	f04f 0a00 	mov.w	sl, #0
   859e2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85ccc <__sfvwrite_r+0x314>
   859e6:	46d0      	mov	r8, sl
   859e8:	45d8      	cmp	r8, fp
   859ea:	bf34      	ite	cc
   859ec:	4643      	movcc	r3, r8
   859ee:	465b      	movcs	r3, fp
   859f0:	4652      	mov	r2, sl
   859f2:	4648      	mov	r0, r9
   859f4:	f1b8 0f00 	cmp.w	r8, #0
   859f8:	d04f      	beq.n	85a9a <__sfvwrite_r+0xe2>
   859fa:	69e1      	ldr	r1, [r4, #28]
   859fc:	6a67      	ldr	r7, [r4, #36]	; 0x24
   859fe:	47b8      	blx	r7
   85a00:	2800      	cmp	r0, #0
   85a02:	dd56      	ble.n	85ab2 <__sfvwrite_r+0xfa>
   85a04:	68b3      	ldr	r3, [r6, #8]
   85a06:	4482      	add	sl, r0
   85a08:	1a1b      	subs	r3, r3, r0
   85a0a:	ebc0 0808 	rsb	r8, r0, r8
   85a0e:	60b3      	str	r3, [r6, #8]
   85a10:	2b00      	cmp	r3, #0
   85a12:	d1e9      	bne.n	859e8 <__sfvwrite_r+0x30>
   85a14:	2000      	movs	r0, #0
   85a16:	b003      	add	sp, #12
   85a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85a1c:	4648      	mov	r0, r9
   85a1e:	4621      	mov	r1, r4
   85a20:	f7fe fcd0 	bl	843c4 <__swsetup_r>
   85a24:	2800      	cmp	r0, #0
   85a26:	f040 8148 	bne.w	85cba <__sfvwrite_r+0x302>
   85a2a:	89a3      	ldrh	r3, [r4, #12]
   85a2c:	6835      	ldr	r5, [r6, #0]
   85a2e:	f003 0202 	and.w	r2, r3, #2
   85a32:	b292      	uxth	r2, r2
   85a34:	2a00      	cmp	r2, #0
   85a36:	d1d2      	bne.n	859de <__sfvwrite_r+0x26>
   85a38:	f013 0a01 	ands.w	sl, r3, #1
   85a3c:	d142      	bne.n	85ac4 <__sfvwrite_r+0x10c>
   85a3e:	46d0      	mov	r8, sl
   85a40:	f1b8 0f00 	cmp.w	r8, #0
   85a44:	d023      	beq.n	85a8e <__sfvwrite_r+0xd6>
   85a46:	059a      	lsls	r2, r3, #22
   85a48:	68a7      	ldr	r7, [r4, #8]
   85a4a:	d576      	bpl.n	85b3a <__sfvwrite_r+0x182>
   85a4c:	45b8      	cmp	r8, r7
   85a4e:	f0c0 80a4 	bcc.w	85b9a <__sfvwrite_r+0x1e2>
   85a52:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85a56:	f040 80b2 	bne.w	85bbe <__sfvwrite_r+0x206>
   85a5a:	6820      	ldr	r0, [r4, #0]
   85a5c:	46bb      	mov	fp, r7
   85a5e:	4651      	mov	r1, sl
   85a60:	465a      	mov	r2, fp
   85a62:	f000 fcc5 	bl	863f0 <memmove>
   85a66:	68a2      	ldr	r2, [r4, #8]
   85a68:	6821      	ldr	r1, [r4, #0]
   85a6a:	1bd2      	subs	r2, r2, r7
   85a6c:	eb01 030b 	add.w	r3, r1, fp
   85a70:	60a2      	str	r2, [r4, #8]
   85a72:	6023      	str	r3, [r4, #0]
   85a74:	4642      	mov	r2, r8
   85a76:	68b3      	ldr	r3, [r6, #8]
   85a78:	4492      	add	sl, r2
   85a7a:	1a9b      	subs	r3, r3, r2
   85a7c:	ebc2 0808 	rsb	r8, r2, r8
   85a80:	60b3      	str	r3, [r6, #8]
   85a82:	2b00      	cmp	r3, #0
   85a84:	d0c6      	beq.n	85a14 <__sfvwrite_r+0x5c>
   85a86:	89a3      	ldrh	r3, [r4, #12]
   85a88:	f1b8 0f00 	cmp.w	r8, #0
   85a8c:	d1db      	bne.n	85a46 <__sfvwrite_r+0x8e>
   85a8e:	f8d5 a000 	ldr.w	sl, [r5]
   85a92:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85a96:	3508      	adds	r5, #8
   85a98:	e7d2      	b.n	85a40 <__sfvwrite_r+0x88>
   85a9a:	f8d5 a000 	ldr.w	sl, [r5]
   85a9e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85aa2:	3508      	adds	r5, #8
   85aa4:	e7a0      	b.n	859e8 <__sfvwrite_r+0x30>
   85aa6:	4648      	mov	r0, r9
   85aa8:	4621      	mov	r1, r4
   85aaa:	f7ff fd59 	bl	85560 <_fflush_r>
   85aae:	2800      	cmp	r0, #0
   85ab0:	d059      	beq.n	85b66 <__sfvwrite_r+0x1ae>
   85ab2:	89a3      	ldrh	r3, [r4, #12]
   85ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85ab8:	f04f 30ff 	mov.w	r0, #4294967295
   85abc:	81a3      	strh	r3, [r4, #12]
   85abe:	b003      	add	sp, #12
   85ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ac4:	4692      	mov	sl, r2
   85ac6:	9201      	str	r2, [sp, #4]
   85ac8:	4693      	mov	fp, r2
   85aca:	4690      	mov	r8, r2
   85acc:	f1b8 0f00 	cmp.w	r8, #0
   85ad0:	d02b      	beq.n	85b2a <__sfvwrite_r+0x172>
   85ad2:	9f01      	ldr	r7, [sp, #4]
   85ad4:	2f00      	cmp	r7, #0
   85ad6:	d064      	beq.n	85ba2 <__sfvwrite_r+0x1ea>
   85ad8:	6820      	ldr	r0, [r4, #0]
   85ada:	6921      	ldr	r1, [r4, #16]
   85adc:	45c2      	cmp	sl, r8
   85ade:	bf34      	ite	cc
   85ae0:	4653      	movcc	r3, sl
   85ae2:	4643      	movcs	r3, r8
   85ae4:	4288      	cmp	r0, r1
   85ae6:	461f      	mov	r7, r3
   85ae8:	f8d4 c008 	ldr.w	ip, [r4, #8]
   85aec:	6962      	ldr	r2, [r4, #20]
   85aee:	d903      	bls.n	85af8 <__sfvwrite_r+0x140>
   85af0:	4494      	add	ip, r2
   85af2:	4563      	cmp	r3, ip
   85af4:	f300 80ae 	bgt.w	85c54 <__sfvwrite_r+0x29c>
   85af8:	4293      	cmp	r3, r2
   85afa:	db36      	blt.n	85b6a <__sfvwrite_r+0x1b2>
   85afc:	4613      	mov	r3, r2
   85afe:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85b00:	4648      	mov	r0, r9
   85b02:	69e1      	ldr	r1, [r4, #28]
   85b04:	465a      	mov	r2, fp
   85b06:	47b8      	blx	r7
   85b08:	1e07      	subs	r7, r0, #0
   85b0a:	ddd2      	ble.n	85ab2 <__sfvwrite_r+0xfa>
   85b0c:	ebba 0a07 	subs.w	sl, sl, r7
   85b10:	d03a      	beq.n	85b88 <__sfvwrite_r+0x1d0>
   85b12:	68b3      	ldr	r3, [r6, #8]
   85b14:	44bb      	add	fp, r7
   85b16:	1bdb      	subs	r3, r3, r7
   85b18:	ebc7 0808 	rsb	r8, r7, r8
   85b1c:	60b3      	str	r3, [r6, #8]
   85b1e:	2b00      	cmp	r3, #0
   85b20:	f43f af78 	beq.w	85a14 <__sfvwrite_r+0x5c>
   85b24:	f1b8 0f00 	cmp.w	r8, #0
   85b28:	d1d3      	bne.n	85ad2 <__sfvwrite_r+0x11a>
   85b2a:	2700      	movs	r7, #0
   85b2c:	f8d5 b000 	ldr.w	fp, [r5]
   85b30:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85b34:	9701      	str	r7, [sp, #4]
   85b36:	3508      	adds	r5, #8
   85b38:	e7c8      	b.n	85acc <__sfvwrite_r+0x114>
   85b3a:	6820      	ldr	r0, [r4, #0]
   85b3c:	6923      	ldr	r3, [r4, #16]
   85b3e:	4298      	cmp	r0, r3
   85b40:	d802      	bhi.n	85b48 <__sfvwrite_r+0x190>
   85b42:	6963      	ldr	r3, [r4, #20]
   85b44:	4598      	cmp	r8, r3
   85b46:	d272      	bcs.n	85c2e <__sfvwrite_r+0x276>
   85b48:	45b8      	cmp	r8, r7
   85b4a:	bf38      	it	cc
   85b4c:	4647      	movcc	r7, r8
   85b4e:	463a      	mov	r2, r7
   85b50:	4651      	mov	r1, sl
   85b52:	f000 fc4d 	bl	863f0 <memmove>
   85b56:	68a3      	ldr	r3, [r4, #8]
   85b58:	6822      	ldr	r2, [r4, #0]
   85b5a:	1bdb      	subs	r3, r3, r7
   85b5c:	443a      	add	r2, r7
   85b5e:	60a3      	str	r3, [r4, #8]
   85b60:	6022      	str	r2, [r4, #0]
   85b62:	2b00      	cmp	r3, #0
   85b64:	d09f      	beq.n	85aa6 <__sfvwrite_r+0xee>
   85b66:	463a      	mov	r2, r7
   85b68:	e785      	b.n	85a76 <__sfvwrite_r+0xbe>
   85b6a:	461a      	mov	r2, r3
   85b6c:	4659      	mov	r1, fp
   85b6e:	9300      	str	r3, [sp, #0]
   85b70:	f000 fc3e 	bl	863f0 <memmove>
   85b74:	9b00      	ldr	r3, [sp, #0]
   85b76:	68a1      	ldr	r1, [r4, #8]
   85b78:	6822      	ldr	r2, [r4, #0]
   85b7a:	1ac9      	subs	r1, r1, r3
   85b7c:	ebba 0a07 	subs.w	sl, sl, r7
   85b80:	4413      	add	r3, r2
   85b82:	60a1      	str	r1, [r4, #8]
   85b84:	6023      	str	r3, [r4, #0]
   85b86:	d1c4      	bne.n	85b12 <__sfvwrite_r+0x15a>
   85b88:	4648      	mov	r0, r9
   85b8a:	4621      	mov	r1, r4
   85b8c:	f7ff fce8 	bl	85560 <_fflush_r>
   85b90:	2800      	cmp	r0, #0
   85b92:	d18e      	bne.n	85ab2 <__sfvwrite_r+0xfa>
   85b94:	f8cd a004 	str.w	sl, [sp, #4]
   85b98:	e7bb      	b.n	85b12 <__sfvwrite_r+0x15a>
   85b9a:	6820      	ldr	r0, [r4, #0]
   85b9c:	4647      	mov	r7, r8
   85b9e:	46c3      	mov	fp, r8
   85ba0:	e75d      	b.n	85a5e <__sfvwrite_r+0xa6>
   85ba2:	4658      	mov	r0, fp
   85ba4:	210a      	movs	r1, #10
   85ba6:	4642      	mov	r2, r8
   85ba8:	f000 fbd8 	bl	8635c <memchr>
   85bac:	2800      	cmp	r0, #0
   85bae:	d07f      	beq.n	85cb0 <__sfvwrite_r+0x2f8>
   85bb0:	f100 0a01 	add.w	sl, r0, #1
   85bb4:	2701      	movs	r7, #1
   85bb6:	ebcb 0a0a 	rsb	sl, fp, sl
   85bba:	9701      	str	r7, [sp, #4]
   85bbc:	e78c      	b.n	85ad8 <__sfvwrite_r+0x120>
   85bbe:	6822      	ldr	r2, [r4, #0]
   85bc0:	6921      	ldr	r1, [r4, #16]
   85bc2:	6967      	ldr	r7, [r4, #20]
   85bc4:	ebc1 0c02 	rsb	ip, r1, r2
   85bc8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85bcc:	f10c 0201 	add.w	r2, ip, #1
   85bd0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85bd4:	4442      	add	r2, r8
   85bd6:	107f      	asrs	r7, r7, #1
   85bd8:	4297      	cmp	r7, r2
   85bda:	bf34      	ite	cc
   85bdc:	4617      	movcc	r7, r2
   85bde:	463a      	movcs	r2, r7
   85be0:	055b      	lsls	r3, r3, #21
   85be2:	d54f      	bpl.n	85c84 <__sfvwrite_r+0x2cc>
   85be4:	4611      	mov	r1, r2
   85be6:	4648      	mov	r0, r9
   85be8:	f8cd c000 	str.w	ip, [sp]
   85bec:	f000 f91a 	bl	85e24 <_malloc_r>
   85bf0:	f8dd c000 	ldr.w	ip, [sp]
   85bf4:	4683      	mov	fp, r0
   85bf6:	2800      	cmp	r0, #0
   85bf8:	d062      	beq.n	85cc0 <__sfvwrite_r+0x308>
   85bfa:	4662      	mov	r2, ip
   85bfc:	6921      	ldr	r1, [r4, #16]
   85bfe:	f8cd c000 	str.w	ip, [sp]
   85c02:	f7fc f8a7 	bl	81d54 <memcpy>
   85c06:	89a2      	ldrh	r2, [r4, #12]
   85c08:	f8dd c000 	ldr.w	ip, [sp]
   85c0c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85c10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85c14:	81a2      	strh	r2, [r4, #12]
   85c16:	eb0b 000c 	add.w	r0, fp, ip
   85c1a:	ebcc 0207 	rsb	r2, ip, r7
   85c1e:	f8c4 b010 	str.w	fp, [r4, #16]
   85c22:	6167      	str	r7, [r4, #20]
   85c24:	6020      	str	r0, [r4, #0]
   85c26:	60a2      	str	r2, [r4, #8]
   85c28:	4647      	mov	r7, r8
   85c2a:	46c3      	mov	fp, r8
   85c2c:	e717      	b.n	85a5e <__sfvwrite_r+0xa6>
   85c2e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   85c32:	4590      	cmp	r8, r2
   85c34:	bf38      	it	cc
   85c36:	4642      	movcc	r2, r8
   85c38:	fb92 f2f3 	sdiv	r2, r2, r3
   85c3c:	fb02 f303 	mul.w	r3, r2, r3
   85c40:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85c42:	4648      	mov	r0, r9
   85c44:	69e1      	ldr	r1, [r4, #28]
   85c46:	4652      	mov	r2, sl
   85c48:	47b8      	blx	r7
   85c4a:	2800      	cmp	r0, #0
   85c4c:	f77f af31 	ble.w	85ab2 <__sfvwrite_r+0xfa>
   85c50:	4602      	mov	r2, r0
   85c52:	e710      	b.n	85a76 <__sfvwrite_r+0xbe>
   85c54:	4662      	mov	r2, ip
   85c56:	4659      	mov	r1, fp
   85c58:	f8cd c000 	str.w	ip, [sp]
   85c5c:	f000 fbc8 	bl	863f0 <memmove>
   85c60:	f8dd c000 	ldr.w	ip, [sp]
   85c64:	6823      	ldr	r3, [r4, #0]
   85c66:	4648      	mov	r0, r9
   85c68:	4463      	add	r3, ip
   85c6a:	6023      	str	r3, [r4, #0]
   85c6c:	4621      	mov	r1, r4
   85c6e:	f8cd c000 	str.w	ip, [sp]
   85c72:	f7ff fc75 	bl	85560 <_fflush_r>
   85c76:	f8dd c000 	ldr.w	ip, [sp]
   85c7a:	2800      	cmp	r0, #0
   85c7c:	f47f af19 	bne.w	85ab2 <__sfvwrite_r+0xfa>
   85c80:	4667      	mov	r7, ip
   85c82:	e743      	b.n	85b0c <__sfvwrite_r+0x154>
   85c84:	4648      	mov	r0, r9
   85c86:	f8cd c000 	str.w	ip, [sp]
   85c8a:	f000 ff25 	bl	86ad8 <_realloc_r>
   85c8e:	f8dd c000 	ldr.w	ip, [sp]
   85c92:	4683      	mov	fp, r0
   85c94:	2800      	cmp	r0, #0
   85c96:	d1be      	bne.n	85c16 <__sfvwrite_r+0x25e>
   85c98:	4648      	mov	r0, r9
   85c9a:	6921      	ldr	r1, [r4, #16]
   85c9c:	f7ff fdc0 	bl	85820 <_free_r>
   85ca0:	89a3      	ldrh	r3, [r4, #12]
   85ca2:	220c      	movs	r2, #12
   85ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85ca8:	b29b      	uxth	r3, r3
   85caa:	f8c9 2000 	str.w	r2, [r9]
   85cae:	e701      	b.n	85ab4 <__sfvwrite_r+0xfc>
   85cb0:	2701      	movs	r7, #1
   85cb2:	f108 0a01 	add.w	sl, r8, #1
   85cb6:	9701      	str	r7, [sp, #4]
   85cb8:	e70e      	b.n	85ad8 <__sfvwrite_r+0x120>
   85cba:	f04f 30ff 	mov.w	r0, #4294967295
   85cbe:	e6aa      	b.n	85a16 <__sfvwrite_r+0x5e>
   85cc0:	230c      	movs	r3, #12
   85cc2:	f8c9 3000 	str.w	r3, [r9]
   85cc6:	89a3      	ldrh	r3, [r4, #12]
   85cc8:	e6f4      	b.n	85ab4 <__sfvwrite_r+0xfc>
   85cca:	bf00      	nop
   85ccc:	7ffffc00 	.word	0x7ffffc00

00085cd0 <_fwalk>:
   85cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85cd4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   85cd8:	4688      	mov	r8, r1
   85cda:	d019      	beq.n	85d10 <_fwalk+0x40>
   85cdc:	2600      	movs	r6, #0
   85cde:	687d      	ldr	r5, [r7, #4]
   85ce0:	68bc      	ldr	r4, [r7, #8]
   85ce2:	3d01      	subs	r5, #1
   85ce4:	d40e      	bmi.n	85d04 <_fwalk+0x34>
   85ce6:	89a3      	ldrh	r3, [r4, #12]
   85ce8:	3d01      	subs	r5, #1
   85cea:	2b01      	cmp	r3, #1
   85cec:	d906      	bls.n	85cfc <_fwalk+0x2c>
   85cee:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85cf2:	4620      	mov	r0, r4
   85cf4:	3301      	adds	r3, #1
   85cf6:	d001      	beq.n	85cfc <_fwalk+0x2c>
   85cf8:	47c0      	blx	r8
   85cfa:	4306      	orrs	r6, r0
   85cfc:	1c6b      	adds	r3, r5, #1
   85cfe:	f104 0468 	add.w	r4, r4, #104	; 0x68
   85d02:	d1f0      	bne.n	85ce6 <_fwalk+0x16>
   85d04:	683f      	ldr	r7, [r7, #0]
   85d06:	2f00      	cmp	r7, #0
   85d08:	d1e9      	bne.n	85cde <_fwalk+0xe>
   85d0a:	4630      	mov	r0, r6
   85d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85d10:	463e      	mov	r6, r7
   85d12:	4630      	mov	r0, r6
   85d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085d18 <__locale_charset>:
   85d18:	4800      	ldr	r0, [pc, #0]	; (85d1c <__locale_charset+0x4>)
   85d1a:	4770      	bx	lr
   85d1c:	20070604 	.word	0x20070604

00085d20 <__locale_mb_cur_max>:
   85d20:	4b01      	ldr	r3, [pc, #4]	; (85d28 <__locale_mb_cur_max+0x8>)
   85d22:	6818      	ldr	r0, [r3, #0]
   85d24:	4770      	bx	lr
   85d26:	bf00      	nop
   85d28:	20070624 	.word	0x20070624

00085d2c <_localeconv_r>:
   85d2c:	4800      	ldr	r0, [pc, #0]	; (85d30 <_localeconv_r+0x4>)
   85d2e:	4770      	bx	lr
   85d30:	200705cc 	.word	0x200705cc

00085d34 <__smakebuf_r>:
   85d34:	b5f0      	push	{r4, r5, r6, r7, lr}
   85d36:	898b      	ldrh	r3, [r1, #12]
   85d38:	b091      	sub	sp, #68	; 0x44
   85d3a:	b29a      	uxth	r2, r3
   85d3c:	0796      	lsls	r6, r2, #30
   85d3e:	460c      	mov	r4, r1
   85d40:	4605      	mov	r5, r0
   85d42:	d437      	bmi.n	85db4 <__smakebuf_r+0x80>
   85d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85d48:	2900      	cmp	r1, #0
   85d4a:	db17      	blt.n	85d7c <__smakebuf_r+0x48>
   85d4c:	aa01      	add	r2, sp, #4
   85d4e:	f001 fac7 	bl	872e0 <_fstat_r>
   85d52:	2800      	cmp	r0, #0
   85d54:	db10      	blt.n	85d78 <__smakebuf_r+0x44>
   85d56:	9b02      	ldr	r3, [sp, #8]
   85d58:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   85d5c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   85d60:	424f      	negs	r7, r1
   85d62:	414f      	adcs	r7, r1
   85d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   85d68:	d02c      	beq.n	85dc4 <__smakebuf_r+0x90>
   85d6a:	89a3      	ldrh	r3, [r4, #12]
   85d6c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85d70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85d74:	81a3      	strh	r3, [r4, #12]
   85d76:	e00b      	b.n	85d90 <__smakebuf_r+0x5c>
   85d78:	89a3      	ldrh	r3, [r4, #12]
   85d7a:	b29a      	uxth	r2, r3
   85d7c:	f012 0f80 	tst.w	r2, #128	; 0x80
   85d80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85d84:	81a3      	strh	r3, [r4, #12]
   85d86:	bf14      	ite	ne
   85d88:	2640      	movne	r6, #64	; 0x40
   85d8a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   85d8e:	2700      	movs	r7, #0
   85d90:	4628      	mov	r0, r5
   85d92:	4631      	mov	r1, r6
   85d94:	f000 f846 	bl	85e24 <_malloc_r>
   85d98:	89a3      	ldrh	r3, [r4, #12]
   85d9a:	2800      	cmp	r0, #0
   85d9c:	d029      	beq.n	85df2 <__smakebuf_r+0xbe>
   85d9e:	4a1b      	ldr	r2, [pc, #108]	; (85e0c <__smakebuf_r+0xd8>)
   85da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85da4:	63ea      	str	r2, [r5, #60]	; 0x3c
   85da6:	81a3      	strh	r3, [r4, #12]
   85da8:	6020      	str	r0, [r4, #0]
   85daa:	6120      	str	r0, [r4, #16]
   85dac:	6166      	str	r6, [r4, #20]
   85dae:	b9a7      	cbnz	r7, 85dda <__smakebuf_r+0xa6>
   85db0:	b011      	add	sp, #68	; 0x44
   85db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85db4:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85db8:	2201      	movs	r2, #1
   85dba:	600b      	str	r3, [r1, #0]
   85dbc:	610b      	str	r3, [r1, #16]
   85dbe:	614a      	str	r2, [r1, #20]
   85dc0:	b011      	add	sp, #68	; 0x44
   85dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85dc4:	4a12      	ldr	r2, [pc, #72]	; (85e10 <__smakebuf_r+0xdc>)
   85dc6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   85dc8:	4293      	cmp	r3, r2
   85dca:	d1ce      	bne.n	85d6a <__smakebuf_r+0x36>
   85dcc:	89a3      	ldrh	r3, [r4, #12]
   85dce:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85dd2:	4333      	orrs	r3, r6
   85dd4:	81a3      	strh	r3, [r4, #12]
   85dd6:	64e6      	str	r6, [r4, #76]	; 0x4c
   85dd8:	e7da      	b.n	85d90 <__smakebuf_r+0x5c>
   85dda:	4628      	mov	r0, r5
   85ddc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85de0:	f001 fa92 	bl	87308 <_isatty_r>
   85de4:	2800      	cmp	r0, #0
   85de6:	d0e3      	beq.n	85db0 <__smakebuf_r+0x7c>
   85de8:	89a3      	ldrh	r3, [r4, #12]
   85dea:	f043 0301 	orr.w	r3, r3, #1
   85dee:	81a3      	strh	r3, [r4, #12]
   85df0:	e7de      	b.n	85db0 <__smakebuf_r+0x7c>
   85df2:	059a      	lsls	r2, r3, #22
   85df4:	d4dc      	bmi.n	85db0 <__smakebuf_r+0x7c>
   85df6:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85dfa:	f043 0302 	orr.w	r3, r3, #2
   85dfe:	2101      	movs	r1, #1
   85e00:	81a3      	strh	r3, [r4, #12]
   85e02:	6022      	str	r2, [r4, #0]
   85e04:	6122      	str	r2, [r4, #16]
   85e06:	6161      	str	r1, [r4, #20]
   85e08:	e7d2      	b.n	85db0 <__smakebuf_r+0x7c>
   85e0a:	bf00      	nop
   85e0c:	0008558d 	.word	0x0008558d
   85e10:	00086f69 	.word	0x00086f69

00085e14 <malloc>:
   85e14:	4b02      	ldr	r3, [pc, #8]	; (85e20 <malloc+0xc>)
   85e16:	4601      	mov	r1, r0
   85e18:	6818      	ldr	r0, [r3, #0]
   85e1a:	f000 b803 	b.w	85e24 <_malloc_r>
   85e1e:	bf00      	nop
   85e20:	200705c8 	.word	0x200705c8

00085e24 <_malloc_r>:
   85e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85e28:	f101 050b 	add.w	r5, r1, #11
   85e2c:	2d16      	cmp	r5, #22
   85e2e:	b083      	sub	sp, #12
   85e30:	4606      	mov	r6, r0
   85e32:	d927      	bls.n	85e84 <_malloc_r+0x60>
   85e34:	f035 0507 	bics.w	r5, r5, #7
   85e38:	d427      	bmi.n	85e8a <_malloc_r+0x66>
   85e3a:	42a9      	cmp	r1, r5
   85e3c:	d825      	bhi.n	85e8a <_malloc_r+0x66>
   85e3e:	4630      	mov	r0, r6
   85e40:	f000 fb3c 	bl	864bc <__malloc_lock>
   85e44:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   85e48:	d226      	bcs.n	85e98 <_malloc_r+0x74>
   85e4a:	4fc1      	ldr	r7, [pc, #772]	; (86150 <_malloc_r+0x32c>)
   85e4c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   85e50:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   85e54:	68dc      	ldr	r4, [r3, #12]
   85e56:	429c      	cmp	r4, r3
   85e58:	f000 81d2 	beq.w	86200 <_malloc_r+0x3dc>
   85e5c:	6863      	ldr	r3, [r4, #4]
   85e5e:	68e2      	ldr	r2, [r4, #12]
   85e60:	f023 0303 	bic.w	r3, r3, #3
   85e64:	4423      	add	r3, r4
   85e66:	6858      	ldr	r0, [r3, #4]
   85e68:	68a1      	ldr	r1, [r4, #8]
   85e6a:	f040 0501 	orr.w	r5, r0, #1
   85e6e:	60ca      	str	r2, [r1, #12]
   85e70:	4630      	mov	r0, r6
   85e72:	6091      	str	r1, [r2, #8]
   85e74:	605d      	str	r5, [r3, #4]
   85e76:	f000 fb23 	bl	864c0 <__malloc_unlock>
   85e7a:	3408      	adds	r4, #8
   85e7c:	4620      	mov	r0, r4
   85e7e:	b003      	add	sp, #12
   85e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e84:	2510      	movs	r5, #16
   85e86:	42a9      	cmp	r1, r5
   85e88:	d9d9      	bls.n	85e3e <_malloc_r+0x1a>
   85e8a:	2400      	movs	r4, #0
   85e8c:	230c      	movs	r3, #12
   85e8e:	4620      	mov	r0, r4
   85e90:	6033      	str	r3, [r6, #0]
   85e92:	b003      	add	sp, #12
   85e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e98:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   85e9c:	f000 8089 	beq.w	85fb2 <_malloc_r+0x18e>
   85ea0:	f1bc 0f04 	cmp.w	ip, #4
   85ea4:	f200 8160 	bhi.w	86168 <_malloc_r+0x344>
   85ea8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   85eac:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   85eb0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85eb4:	4fa6      	ldr	r7, [pc, #664]	; (86150 <_malloc_r+0x32c>)
   85eb6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85eba:	68cc      	ldr	r4, [r1, #12]
   85ebc:	42a1      	cmp	r1, r4
   85ebe:	d105      	bne.n	85ecc <_malloc_r+0xa8>
   85ec0:	e00c      	b.n	85edc <_malloc_r+0xb8>
   85ec2:	2b00      	cmp	r3, #0
   85ec4:	da79      	bge.n	85fba <_malloc_r+0x196>
   85ec6:	68e4      	ldr	r4, [r4, #12]
   85ec8:	42a1      	cmp	r1, r4
   85eca:	d007      	beq.n	85edc <_malloc_r+0xb8>
   85ecc:	6862      	ldr	r2, [r4, #4]
   85ece:	f022 0203 	bic.w	r2, r2, #3
   85ed2:	1b53      	subs	r3, r2, r5
   85ed4:	2b0f      	cmp	r3, #15
   85ed6:	ddf4      	ble.n	85ec2 <_malloc_r+0x9e>
   85ed8:	f10c 3cff 	add.w	ip, ip, #4294967295
   85edc:	f10c 0c01 	add.w	ip, ip, #1
   85ee0:	4b9b      	ldr	r3, [pc, #620]	; (86150 <_malloc_r+0x32c>)
   85ee2:	693c      	ldr	r4, [r7, #16]
   85ee4:	f103 0e08 	add.w	lr, r3, #8
   85ee8:	4574      	cmp	r4, lr
   85eea:	f000 817e 	beq.w	861ea <_malloc_r+0x3c6>
   85eee:	6861      	ldr	r1, [r4, #4]
   85ef0:	f021 0103 	bic.w	r1, r1, #3
   85ef4:	1b4a      	subs	r2, r1, r5
   85ef6:	2a0f      	cmp	r2, #15
   85ef8:	f300 8164 	bgt.w	861c4 <_malloc_r+0x3a0>
   85efc:	2a00      	cmp	r2, #0
   85efe:	f8c3 e014 	str.w	lr, [r3, #20]
   85f02:	f8c3 e010 	str.w	lr, [r3, #16]
   85f06:	da69      	bge.n	85fdc <_malloc_r+0x1b8>
   85f08:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85f0c:	f080 813a 	bcs.w	86184 <_malloc_r+0x360>
   85f10:	08c9      	lsrs	r1, r1, #3
   85f12:	108a      	asrs	r2, r1, #2
   85f14:	f04f 0801 	mov.w	r8, #1
   85f18:	fa08 f802 	lsl.w	r8, r8, r2
   85f1c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   85f20:	685a      	ldr	r2, [r3, #4]
   85f22:	6888      	ldr	r0, [r1, #8]
   85f24:	ea48 0202 	orr.w	r2, r8, r2
   85f28:	60a0      	str	r0, [r4, #8]
   85f2a:	60e1      	str	r1, [r4, #12]
   85f2c:	605a      	str	r2, [r3, #4]
   85f2e:	608c      	str	r4, [r1, #8]
   85f30:	60c4      	str	r4, [r0, #12]
   85f32:	ea4f 03ac 	mov.w	r3, ip, asr #2
   85f36:	2001      	movs	r0, #1
   85f38:	4098      	lsls	r0, r3
   85f3a:	4290      	cmp	r0, r2
   85f3c:	d85b      	bhi.n	85ff6 <_malloc_r+0x1d2>
   85f3e:	4202      	tst	r2, r0
   85f40:	d106      	bne.n	85f50 <_malloc_r+0x12c>
   85f42:	f02c 0c03 	bic.w	ip, ip, #3
   85f46:	0040      	lsls	r0, r0, #1
   85f48:	4202      	tst	r2, r0
   85f4a:	f10c 0c04 	add.w	ip, ip, #4
   85f4e:	d0fa      	beq.n	85f46 <_malloc_r+0x122>
   85f50:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   85f54:	4644      	mov	r4, r8
   85f56:	46e1      	mov	r9, ip
   85f58:	68e3      	ldr	r3, [r4, #12]
   85f5a:	429c      	cmp	r4, r3
   85f5c:	d107      	bne.n	85f6e <_malloc_r+0x14a>
   85f5e:	e146      	b.n	861ee <_malloc_r+0x3ca>
   85f60:	2a00      	cmp	r2, #0
   85f62:	f280 8157 	bge.w	86214 <_malloc_r+0x3f0>
   85f66:	68db      	ldr	r3, [r3, #12]
   85f68:	429c      	cmp	r4, r3
   85f6a:	f000 8140 	beq.w	861ee <_malloc_r+0x3ca>
   85f6e:	6859      	ldr	r1, [r3, #4]
   85f70:	f021 0103 	bic.w	r1, r1, #3
   85f74:	1b4a      	subs	r2, r1, r5
   85f76:	2a0f      	cmp	r2, #15
   85f78:	ddf2      	ble.n	85f60 <_malloc_r+0x13c>
   85f7a:	461c      	mov	r4, r3
   85f7c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   85f80:	68d9      	ldr	r1, [r3, #12]
   85f82:	f045 0901 	orr.w	r9, r5, #1
   85f86:	f042 0801 	orr.w	r8, r2, #1
   85f8a:	441d      	add	r5, r3
   85f8c:	f8c3 9004 	str.w	r9, [r3, #4]
   85f90:	4630      	mov	r0, r6
   85f92:	f8cc 100c 	str.w	r1, [ip, #12]
   85f96:	f8c1 c008 	str.w	ip, [r1, #8]
   85f9a:	617d      	str	r5, [r7, #20]
   85f9c:	613d      	str	r5, [r7, #16]
   85f9e:	f8c5 e00c 	str.w	lr, [r5, #12]
   85fa2:	f8c5 e008 	str.w	lr, [r5, #8]
   85fa6:	f8c5 8004 	str.w	r8, [r5, #4]
   85faa:	50aa      	str	r2, [r5, r2]
   85fac:	f000 fa88 	bl	864c0 <__malloc_unlock>
   85fb0:	e764      	b.n	85e7c <_malloc_r+0x58>
   85fb2:	217e      	movs	r1, #126	; 0x7e
   85fb4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   85fb8:	e77c      	b.n	85eb4 <_malloc_r+0x90>
   85fba:	4422      	add	r2, r4
   85fbc:	6850      	ldr	r0, [r2, #4]
   85fbe:	68e3      	ldr	r3, [r4, #12]
   85fc0:	68a1      	ldr	r1, [r4, #8]
   85fc2:	f040 0501 	orr.w	r5, r0, #1
   85fc6:	60cb      	str	r3, [r1, #12]
   85fc8:	4630      	mov	r0, r6
   85fca:	6099      	str	r1, [r3, #8]
   85fcc:	6055      	str	r5, [r2, #4]
   85fce:	f000 fa77 	bl	864c0 <__malloc_unlock>
   85fd2:	3408      	adds	r4, #8
   85fd4:	4620      	mov	r0, r4
   85fd6:	b003      	add	sp, #12
   85fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85fdc:	4421      	add	r1, r4
   85fde:	684b      	ldr	r3, [r1, #4]
   85fe0:	4630      	mov	r0, r6
   85fe2:	f043 0301 	orr.w	r3, r3, #1
   85fe6:	604b      	str	r3, [r1, #4]
   85fe8:	f000 fa6a 	bl	864c0 <__malloc_unlock>
   85fec:	3408      	adds	r4, #8
   85fee:	4620      	mov	r0, r4
   85ff0:	b003      	add	sp, #12
   85ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ff6:	68bc      	ldr	r4, [r7, #8]
   85ff8:	6863      	ldr	r3, [r4, #4]
   85ffa:	f023 0903 	bic.w	r9, r3, #3
   85ffe:	45a9      	cmp	r9, r5
   86000:	d304      	bcc.n	8600c <_malloc_r+0x1e8>
   86002:	ebc5 0309 	rsb	r3, r5, r9
   86006:	2b0f      	cmp	r3, #15
   86008:	f300 8091 	bgt.w	8612e <_malloc_r+0x30a>
   8600c:	4b51      	ldr	r3, [pc, #324]	; (86154 <_malloc_r+0x330>)
   8600e:	4a52      	ldr	r2, [pc, #328]	; (86158 <_malloc_r+0x334>)
   86010:	6819      	ldr	r1, [r3, #0]
   86012:	6813      	ldr	r3, [r2, #0]
   86014:	eb05 0a01 	add.w	sl, r5, r1
   86018:	3301      	adds	r3, #1
   8601a:	eb04 0b09 	add.w	fp, r4, r9
   8601e:	f000 8161 	beq.w	862e4 <_malloc_r+0x4c0>
   86022:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   86026:	f10a 0a0f 	add.w	sl, sl, #15
   8602a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8602e:	f02a 0a0f 	bic.w	sl, sl, #15
   86032:	4630      	mov	r0, r6
   86034:	4651      	mov	r1, sl
   86036:	9201      	str	r2, [sp, #4]
   86038:	f000 ff56 	bl	86ee8 <_sbrk_r>
   8603c:	f1b0 3fff 	cmp.w	r0, #4294967295
   86040:	4680      	mov	r8, r0
   86042:	9a01      	ldr	r2, [sp, #4]
   86044:	f000 8101 	beq.w	8624a <_malloc_r+0x426>
   86048:	4583      	cmp	fp, r0
   8604a:	f200 80fb 	bhi.w	86244 <_malloc_r+0x420>
   8604e:	f8df c114 	ldr.w	ip, [pc, #276]	; 86164 <_malloc_r+0x340>
   86052:	45c3      	cmp	fp, r8
   86054:	f8dc 3000 	ldr.w	r3, [ip]
   86058:	4453      	add	r3, sl
   8605a:	f8cc 3000 	str.w	r3, [ip]
   8605e:	f000 814a 	beq.w	862f6 <_malloc_r+0x4d2>
   86062:	6812      	ldr	r2, [r2, #0]
   86064:	493c      	ldr	r1, [pc, #240]	; (86158 <_malloc_r+0x334>)
   86066:	3201      	adds	r2, #1
   86068:	bf1b      	ittet	ne
   8606a:	ebcb 0b08 	rsbne	fp, fp, r8
   8606e:	445b      	addne	r3, fp
   86070:	f8c1 8000 	streq.w	r8, [r1]
   86074:	f8cc 3000 	strne.w	r3, [ip]
   86078:	f018 0307 	ands.w	r3, r8, #7
   8607c:	f000 8114 	beq.w	862a8 <_malloc_r+0x484>
   86080:	f1c3 0208 	rsb	r2, r3, #8
   86084:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   86088:	4490      	add	r8, r2
   8608a:	3308      	adds	r3, #8
   8608c:	44c2      	add	sl, r8
   8608e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   86092:	ebca 0a03 	rsb	sl, sl, r3
   86096:	4651      	mov	r1, sl
   86098:	4630      	mov	r0, r6
   8609a:	f8cd c004 	str.w	ip, [sp, #4]
   8609e:	f000 ff23 	bl	86ee8 <_sbrk_r>
   860a2:	1c43      	adds	r3, r0, #1
   860a4:	f8dd c004 	ldr.w	ip, [sp, #4]
   860a8:	f000 8135 	beq.w	86316 <_malloc_r+0x4f2>
   860ac:	ebc8 0200 	rsb	r2, r8, r0
   860b0:	4452      	add	r2, sl
   860b2:	f042 0201 	orr.w	r2, r2, #1
   860b6:	f8dc 3000 	ldr.w	r3, [ip]
   860ba:	42bc      	cmp	r4, r7
   860bc:	4453      	add	r3, sl
   860be:	f8c7 8008 	str.w	r8, [r7, #8]
   860c2:	f8cc 3000 	str.w	r3, [ip]
   860c6:	f8c8 2004 	str.w	r2, [r8, #4]
   860ca:	f8df a098 	ldr.w	sl, [pc, #152]	; 86164 <_malloc_r+0x340>
   860ce:	d015      	beq.n	860fc <_malloc_r+0x2d8>
   860d0:	f1b9 0f0f 	cmp.w	r9, #15
   860d4:	f240 80eb 	bls.w	862ae <_malloc_r+0x48a>
   860d8:	6861      	ldr	r1, [r4, #4]
   860da:	f1a9 020c 	sub.w	r2, r9, #12
   860de:	f022 0207 	bic.w	r2, r2, #7
   860e2:	f001 0101 	and.w	r1, r1, #1
   860e6:	ea42 0e01 	orr.w	lr, r2, r1
   860ea:	2005      	movs	r0, #5
   860ec:	18a1      	adds	r1, r4, r2
   860ee:	2a0f      	cmp	r2, #15
   860f0:	f8c4 e004 	str.w	lr, [r4, #4]
   860f4:	6048      	str	r0, [r1, #4]
   860f6:	6088      	str	r0, [r1, #8]
   860f8:	f200 8111 	bhi.w	8631e <_malloc_r+0x4fa>
   860fc:	4a17      	ldr	r2, [pc, #92]	; (8615c <_malloc_r+0x338>)
   860fe:	68bc      	ldr	r4, [r7, #8]
   86100:	6811      	ldr	r1, [r2, #0]
   86102:	428b      	cmp	r3, r1
   86104:	bf88      	it	hi
   86106:	6013      	strhi	r3, [r2, #0]
   86108:	4a15      	ldr	r2, [pc, #84]	; (86160 <_malloc_r+0x33c>)
   8610a:	6811      	ldr	r1, [r2, #0]
   8610c:	428b      	cmp	r3, r1
   8610e:	bf88      	it	hi
   86110:	6013      	strhi	r3, [r2, #0]
   86112:	6862      	ldr	r2, [r4, #4]
   86114:	f022 0203 	bic.w	r2, r2, #3
   86118:	4295      	cmp	r5, r2
   8611a:	ebc5 0302 	rsb	r3, r5, r2
   8611e:	d801      	bhi.n	86124 <_malloc_r+0x300>
   86120:	2b0f      	cmp	r3, #15
   86122:	dc04      	bgt.n	8612e <_malloc_r+0x30a>
   86124:	4630      	mov	r0, r6
   86126:	f000 f9cb 	bl	864c0 <__malloc_unlock>
   8612a:	2400      	movs	r4, #0
   8612c:	e6a6      	b.n	85e7c <_malloc_r+0x58>
   8612e:	f045 0201 	orr.w	r2, r5, #1
   86132:	f043 0301 	orr.w	r3, r3, #1
   86136:	4425      	add	r5, r4
   86138:	6062      	str	r2, [r4, #4]
   8613a:	4630      	mov	r0, r6
   8613c:	60bd      	str	r5, [r7, #8]
   8613e:	606b      	str	r3, [r5, #4]
   86140:	f000 f9be 	bl	864c0 <__malloc_unlock>
   86144:	3408      	adds	r4, #8
   86146:	4620      	mov	r0, r4
   86148:	b003      	add	sp, #12
   8614a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8614e:	bf00      	nop
   86150:	20070628 	.word	0x20070628
   86154:	20078cfc 	.word	0x20078cfc
   86158:	20070a34 	.word	0x20070a34
   8615c:	20078cf8 	.word	0x20078cf8
   86160:	20078cf4 	.word	0x20078cf4
   86164:	20078d00 	.word	0x20078d00
   86168:	f1bc 0f14 	cmp.w	ip, #20
   8616c:	d961      	bls.n	86232 <_malloc_r+0x40e>
   8616e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   86172:	f200 808f 	bhi.w	86294 <_malloc_r+0x470>
   86176:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8617a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8617e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86182:	e697      	b.n	85eb4 <_malloc_r+0x90>
   86184:	0a4b      	lsrs	r3, r1, #9
   86186:	2b04      	cmp	r3, #4
   86188:	d958      	bls.n	8623c <_malloc_r+0x418>
   8618a:	2b14      	cmp	r3, #20
   8618c:	f200 80ad 	bhi.w	862ea <_malloc_r+0x4c6>
   86190:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   86194:	0050      	lsls	r0, r2, #1
   86196:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8619a:	6883      	ldr	r3, [r0, #8]
   8619c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 86358 <_malloc_r+0x534>
   861a0:	4283      	cmp	r3, r0
   861a2:	f000 808a 	beq.w	862ba <_malloc_r+0x496>
   861a6:	685a      	ldr	r2, [r3, #4]
   861a8:	f022 0203 	bic.w	r2, r2, #3
   861ac:	4291      	cmp	r1, r2
   861ae:	d202      	bcs.n	861b6 <_malloc_r+0x392>
   861b0:	689b      	ldr	r3, [r3, #8]
   861b2:	4298      	cmp	r0, r3
   861b4:	d1f7      	bne.n	861a6 <_malloc_r+0x382>
   861b6:	68d9      	ldr	r1, [r3, #12]
   861b8:	687a      	ldr	r2, [r7, #4]
   861ba:	60e1      	str	r1, [r4, #12]
   861bc:	60a3      	str	r3, [r4, #8]
   861be:	608c      	str	r4, [r1, #8]
   861c0:	60dc      	str	r4, [r3, #12]
   861c2:	e6b6      	b.n	85f32 <_malloc_r+0x10e>
   861c4:	f045 0701 	orr.w	r7, r5, #1
   861c8:	f042 0101 	orr.w	r1, r2, #1
   861cc:	4425      	add	r5, r4
   861ce:	6067      	str	r7, [r4, #4]
   861d0:	4630      	mov	r0, r6
   861d2:	615d      	str	r5, [r3, #20]
   861d4:	611d      	str	r5, [r3, #16]
   861d6:	f8c5 e00c 	str.w	lr, [r5, #12]
   861da:	f8c5 e008 	str.w	lr, [r5, #8]
   861de:	6069      	str	r1, [r5, #4]
   861e0:	50aa      	str	r2, [r5, r2]
   861e2:	3408      	adds	r4, #8
   861e4:	f000 f96c 	bl	864c0 <__malloc_unlock>
   861e8:	e648      	b.n	85e7c <_malloc_r+0x58>
   861ea:	685a      	ldr	r2, [r3, #4]
   861ec:	e6a1      	b.n	85f32 <_malloc_r+0x10e>
   861ee:	f109 0901 	add.w	r9, r9, #1
   861f2:	f019 0f03 	tst.w	r9, #3
   861f6:	f104 0408 	add.w	r4, r4, #8
   861fa:	f47f aead 	bne.w	85f58 <_malloc_r+0x134>
   861fe:	e02d      	b.n	8625c <_malloc_r+0x438>
   86200:	f104 0308 	add.w	r3, r4, #8
   86204:	6964      	ldr	r4, [r4, #20]
   86206:	42a3      	cmp	r3, r4
   86208:	bf08      	it	eq
   8620a:	f10c 0c02 	addeq.w	ip, ip, #2
   8620e:	f43f ae67 	beq.w	85ee0 <_malloc_r+0xbc>
   86212:	e623      	b.n	85e5c <_malloc_r+0x38>
   86214:	4419      	add	r1, r3
   86216:	6848      	ldr	r0, [r1, #4]
   86218:	461c      	mov	r4, r3
   8621a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8621e:	68db      	ldr	r3, [r3, #12]
   86220:	f040 0501 	orr.w	r5, r0, #1
   86224:	604d      	str	r5, [r1, #4]
   86226:	4630      	mov	r0, r6
   86228:	60d3      	str	r3, [r2, #12]
   8622a:	609a      	str	r2, [r3, #8]
   8622c:	f000 f948 	bl	864c0 <__malloc_unlock>
   86230:	e624      	b.n	85e7c <_malloc_r+0x58>
   86232:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   86236:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8623a:	e63b      	b.n	85eb4 <_malloc_r+0x90>
   8623c:	098a      	lsrs	r2, r1, #6
   8623e:	3238      	adds	r2, #56	; 0x38
   86240:	0050      	lsls	r0, r2, #1
   86242:	e7a8      	b.n	86196 <_malloc_r+0x372>
   86244:	42bc      	cmp	r4, r7
   86246:	f43f af02 	beq.w	8604e <_malloc_r+0x22a>
   8624a:	68bc      	ldr	r4, [r7, #8]
   8624c:	6862      	ldr	r2, [r4, #4]
   8624e:	f022 0203 	bic.w	r2, r2, #3
   86252:	e761      	b.n	86118 <_malloc_r+0x2f4>
   86254:	f8d8 8000 	ldr.w	r8, [r8]
   86258:	4598      	cmp	r8, r3
   8625a:	d17a      	bne.n	86352 <_malloc_r+0x52e>
   8625c:	f01c 0f03 	tst.w	ip, #3
   86260:	f1a8 0308 	sub.w	r3, r8, #8
   86264:	f10c 3cff 	add.w	ip, ip, #4294967295
   86268:	d1f4      	bne.n	86254 <_malloc_r+0x430>
   8626a:	687b      	ldr	r3, [r7, #4]
   8626c:	ea23 0300 	bic.w	r3, r3, r0
   86270:	607b      	str	r3, [r7, #4]
   86272:	0040      	lsls	r0, r0, #1
   86274:	4298      	cmp	r0, r3
   86276:	f63f aebe 	bhi.w	85ff6 <_malloc_r+0x1d2>
   8627a:	2800      	cmp	r0, #0
   8627c:	f43f aebb 	beq.w	85ff6 <_malloc_r+0x1d2>
   86280:	4203      	tst	r3, r0
   86282:	46cc      	mov	ip, r9
   86284:	f47f ae64 	bne.w	85f50 <_malloc_r+0x12c>
   86288:	0040      	lsls	r0, r0, #1
   8628a:	4203      	tst	r3, r0
   8628c:	f10c 0c04 	add.w	ip, ip, #4
   86290:	d0fa      	beq.n	86288 <_malloc_r+0x464>
   86292:	e65d      	b.n	85f50 <_malloc_r+0x12c>
   86294:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   86298:	d819      	bhi.n	862ce <_malloc_r+0x4aa>
   8629a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8629e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   862a2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   862a6:	e605      	b.n	85eb4 <_malloc_r+0x90>
   862a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   862ac:	e6ee      	b.n	8608c <_malloc_r+0x268>
   862ae:	2301      	movs	r3, #1
   862b0:	f8c8 3004 	str.w	r3, [r8, #4]
   862b4:	4644      	mov	r4, r8
   862b6:	2200      	movs	r2, #0
   862b8:	e72e      	b.n	86118 <_malloc_r+0x2f4>
   862ba:	1092      	asrs	r2, r2, #2
   862bc:	2001      	movs	r0, #1
   862be:	4090      	lsls	r0, r2
   862c0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   862c4:	4619      	mov	r1, r3
   862c6:	4302      	orrs	r2, r0
   862c8:	f8c8 2004 	str.w	r2, [r8, #4]
   862cc:	e775      	b.n	861ba <_malloc_r+0x396>
   862ce:	f240 5354 	movw	r3, #1364	; 0x554
   862d2:	459c      	cmp	ip, r3
   862d4:	d81b      	bhi.n	8630e <_malloc_r+0x4ea>
   862d6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   862da:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   862de:	ea4f 014c 	mov.w	r1, ip, lsl #1
   862e2:	e5e7      	b.n	85eb4 <_malloc_r+0x90>
   862e4:	f10a 0a10 	add.w	sl, sl, #16
   862e8:	e6a3      	b.n	86032 <_malloc_r+0x20e>
   862ea:	2b54      	cmp	r3, #84	; 0x54
   862ec:	d81f      	bhi.n	8632e <_malloc_r+0x50a>
   862ee:	0b0a      	lsrs	r2, r1, #12
   862f0:	326e      	adds	r2, #110	; 0x6e
   862f2:	0050      	lsls	r0, r2, #1
   862f4:	e74f      	b.n	86196 <_malloc_r+0x372>
   862f6:	f3cb 010b 	ubfx	r1, fp, #0, #12
   862fa:	2900      	cmp	r1, #0
   862fc:	f47f aeb1 	bne.w	86062 <_malloc_r+0x23e>
   86300:	eb0a 0109 	add.w	r1, sl, r9
   86304:	68ba      	ldr	r2, [r7, #8]
   86306:	f041 0101 	orr.w	r1, r1, #1
   8630a:	6051      	str	r1, [r2, #4]
   8630c:	e6f6      	b.n	860fc <_malloc_r+0x2d8>
   8630e:	21fc      	movs	r1, #252	; 0xfc
   86310:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   86314:	e5ce      	b.n	85eb4 <_malloc_r+0x90>
   86316:	2201      	movs	r2, #1
   86318:	f04f 0a00 	mov.w	sl, #0
   8631c:	e6cb      	b.n	860b6 <_malloc_r+0x292>
   8631e:	f104 0108 	add.w	r1, r4, #8
   86322:	4630      	mov	r0, r6
   86324:	f7ff fa7c 	bl	85820 <_free_r>
   86328:	f8da 3000 	ldr.w	r3, [sl]
   8632c:	e6e6      	b.n	860fc <_malloc_r+0x2d8>
   8632e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86332:	d803      	bhi.n	8633c <_malloc_r+0x518>
   86334:	0bca      	lsrs	r2, r1, #15
   86336:	3277      	adds	r2, #119	; 0x77
   86338:	0050      	lsls	r0, r2, #1
   8633a:	e72c      	b.n	86196 <_malloc_r+0x372>
   8633c:	f240 5254 	movw	r2, #1364	; 0x554
   86340:	4293      	cmp	r3, r2
   86342:	d803      	bhi.n	8634c <_malloc_r+0x528>
   86344:	0c8a      	lsrs	r2, r1, #18
   86346:	327c      	adds	r2, #124	; 0x7c
   86348:	0050      	lsls	r0, r2, #1
   8634a:	e724      	b.n	86196 <_malloc_r+0x372>
   8634c:	20fc      	movs	r0, #252	; 0xfc
   8634e:	227e      	movs	r2, #126	; 0x7e
   86350:	e721      	b.n	86196 <_malloc_r+0x372>
   86352:	687b      	ldr	r3, [r7, #4]
   86354:	e78d      	b.n	86272 <_malloc_r+0x44e>
   86356:	bf00      	nop
   86358:	20070628 	.word	0x20070628

0008635c <memchr>:
   8635c:	0783      	lsls	r3, r0, #30
   8635e:	b470      	push	{r4, r5, r6}
   86360:	b2c9      	uxtb	r1, r1
   86362:	d040      	beq.n	863e6 <memchr+0x8a>
   86364:	1e54      	subs	r4, r2, #1
   86366:	b32a      	cbz	r2, 863b4 <memchr+0x58>
   86368:	7803      	ldrb	r3, [r0, #0]
   8636a:	428b      	cmp	r3, r1
   8636c:	d023      	beq.n	863b6 <memchr+0x5a>
   8636e:	1c43      	adds	r3, r0, #1
   86370:	e004      	b.n	8637c <memchr+0x20>
   86372:	b1fc      	cbz	r4, 863b4 <memchr+0x58>
   86374:	7805      	ldrb	r5, [r0, #0]
   86376:	4614      	mov	r4, r2
   86378:	428d      	cmp	r5, r1
   8637a:	d01c      	beq.n	863b6 <memchr+0x5a>
   8637c:	f013 0f03 	tst.w	r3, #3
   86380:	4618      	mov	r0, r3
   86382:	f104 32ff 	add.w	r2, r4, #4294967295
   86386:	f103 0301 	add.w	r3, r3, #1
   8638a:	d1f2      	bne.n	86372 <memchr+0x16>
   8638c:	2c03      	cmp	r4, #3
   8638e:	d814      	bhi.n	863ba <memchr+0x5e>
   86390:	1e65      	subs	r5, r4, #1
   86392:	b354      	cbz	r4, 863ea <memchr+0x8e>
   86394:	7803      	ldrb	r3, [r0, #0]
   86396:	428b      	cmp	r3, r1
   86398:	d00d      	beq.n	863b6 <memchr+0x5a>
   8639a:	1c42      	adds	r2, r0, #1
   8639c:	2300      	movs	r3, #0
   8639e:	e002      	b.n	863a6 <memchr+0x4a>
   863a0:	7804      	ldrb	r4, [r0, #0]
   863a2:	428c      	cmp	r4, r1
   863a4:	d007      	beq.n	863b6 <memchr+0x5a>
   863a6:	42ab      	cmp	r3, r5
   863a8:	4610      	mov	r0, r2
   863aa:	f103 0301 	add.w	r3, r3, #1
   863ae:	f102 0201 	add.w	r2, r2, #1
   863b2:	d1f5      	bne.n	863a0 <memchr+0x44>
   863b4:	2000      	movs	r0, #0
   863b6:	bc70      	pop	{r4, r5, r6}
   863b8:	4770      	bx	lr
   863ba:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   863be:	4603      	mov	r3, r0
   863c0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   863c4:	681a      	ldr	r2, [r3, #0]
   863c6:	4618      	mov	r0, r3
   863c8:	4072      	eors	r2, r6
   863ca:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   863ce:	ea25 0202 	bic.w	r2, r5, r2
   863d2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   863d6:	f103 0304 	add.w	r3, r3, #4
   863da:	d1d9      	bne.n	86390 <memchr+0x34>
   863dc:	3c04      	subs	r4, #4
   863de:	2c03      	cmp	r4, #3
   863e0:	4618      	mov	r0, r3
   863e2:	d8ef      	bhi.n	863c4 <memchr+0x68>
   863e4:	e7d4      	b.n	86390 <memchr+0x34>
   863e6:	4614      	mov	r4, r2
   863e8:	e7d0      	b.n	8638c <memchr+0x30>
   863ea:	4620      	mov	r0, r4
   863ec:	e7e3      	b.n	863b6 <memchr+0x5a>
   863ee:	bf00      	nop

000863f0 <memmove>:
   863f0:	4288      	cmp	r0, r1
   863f2:	b4f0      	push	{r4, r5, r6, r7}
   863f4:	d910      	bls.n	86418 <memmove+0x28>
   863f6:	188c      	adds	r4, r1, r2
   863f8:	42a0      	cmp	r0, r4
   863fa:	d20d      	bcs.n	86418 <memmove+0x28>
   863fc:	1885      	adds	r5, r0, r2
   863fe:	1e53      	subs	r3, r2, #1
   86400:	b142      	cbz	r2, 86414 <memmove+0x24>
   86402:	4621      	mov	r1, r4
   86404:	462a      	mov	r2, r5
   86406:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8640a:	3b01      	subs	r3, #1
   8640c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86410:	1c5c      	adds	r4, r3, #1
   86412:	d1f8      	bne.n	86406 <memmove+0x16>
   86414:	bcf0      	pop	{r4, r5, r6, r7}
   86416:	4770      	bx	lr
   86418:	2a0f      	cmp	r2, #15
   8641a:	d944      	bls.n	864a6 <memmove+0xb6>
   8641c:	ea40 0301 	orr.w	r3, r0, r1
   86420:	079b      	lsls	r3, r3, #30
   86422:	d144      	bne.n	864ae <memmove+0xbe>
   86424:	f1a2 0710 	sub.w	r7, r2, #16
   86428:	093f      	lsrs	r7, r7, #4
   8642a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   8642e:	3610      	adds	r6, #16
   86430:	460c      	mov	r4, r1
   86432:	4603      	mov	r3, r0
   86434:	6825      	ldr	r5, [r4, #0]
   86436:	3310      	adds	r3, #16
   86438:	f843 5c10 	str.w	r5, [r3, #-16]
   8643c:	6865      	ldr	r5, [r4, #4]
   8643e:	3410      	adds	r4, #16
   86440:	f843 5c0c 	str.w	r5, [r3, #-12]
   86444:	f854 5c08 	ldr.w	r5, [r4, #-8]
   86448:	f843 5c08 	str.w	r5, [r3, #-8]
   8644c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   86450:	f843 5c04 	str.w	r5, [r3, #-4]
   86454:	42b3      	cmp	r3, r6
   86456:	d1ed      	bne.n	86434 <memmove+0x44>
   86458:	1c7b      	adds	r3, r7, #1
   8645a:	f002 0c0f 	and.w	ip, r2, #15
   8645e:	011b      	lsls	r3, r3, #4
   86460:	f1bc 0f03 	cmp.w	ip, #3
   86464:	4419      	add	r1, r3
   86466:	4403      	add	r3, r0
   86468:	d923      	bls.n	864b2 <memmove+0xc2>
   8646a:	460e      	mov	r6, r1
   8646c:	461d      	mov	r5, r3
   8646e:	4664      	mov	r4, ip
   86470:	f856 7b04 	ldr.w	r7, [r6], #4
   86474:	3c04      	subs	r4, #4
   86476:	2c03      	cmp	r4, #3
   86478:	f845 7b04 	str.w	r7, [r5], #4
   8647c:	d8f8      	bhi.n	86470 <memmove+0x80>
   8647e:	f1ac 0404 	sub.w	r4, ip, #4
   86482:	f024 0403 	bic.w	r4, r4, #3
   86486:	3404      	adds	r4, #4
   86488:	f002 0203 	and.w	r2, r2, #3
   8648c:	4423      	add	r3, r4
   8648e:	4421      	add	r1, r4
   86490:	2a00      	cmp	r2, #0
   86492:	d0bf      	beq.n	86414 <memmove+0x24>
   86494:	441a      	add	r2, r3
   86496:	f811 4b01 	ldrb.w	r4, [r1], #1
   8649a:	f803 4b01 	strb.w	r4, [r3], #1
   8649e:	4293      	cmp	r3, r2
   864a0:	d1f9      	bne.n	86496 <memmove+0xa6>
   864a2:	bcf0      	pop	{r4, r5, r6, r7}
   864a4:	4770      	bx	lr
   864a6:	4603      	mov	r3, r0
   864a8:	2a00      	cmp	r2, #0
   864aa:	d1f3      	bne.n	86494 <memmove+0xa4>
   864ac:	e7b2      	b.n	86414 <memmove+0x24>
   864ae:	4603      	mov	r3, r0
   864b0:	e7f0      	b.n	86494 <memmove+0xa4>
   864b2:	4662      	mov	r2, ip
   864b4:	2a00      	cmp	r2, #0
   864b6:	d1ed      	bne.n	86494 <memmove+0xa4>
   864b8:	e7ac      	b.n	86414 <memmove+0x24>
   864ba:	bf00      	nop

000864bc <__malloc_lock>:
   864bc:	4770      	bx	lr
   864be:	bf00      	nop

000864c0 <__malloc_unlock>:
   864c0:	4770      	bx	lr
   864c2:	bf00      	nop

000864c4 <_Balloc>:
   864c4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   864c6:	b570      	push	{r4, r5, r6, lr}
   864c8:	4605      	mov	r5, r0
   864ca:	460c      	mov	r4, r1
   864cc:	b14a      	cbz	r2, 864e2 <_Balloc+0x1e>
   864ce:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
   864d2:	b180      	cbz	r0, 864f6 <_Balloc+0x32>
   864d4:	6801      	ldr	r1, [r0, #0]
   864d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   864da:	2200      	movs	r2, #0
   864dc:	6102      	str	r2, [r0, #16]
   864de:	60c2      	str	r2, [r0, #12]
   864e0:	bd70      	pop	{r4, r5, r6, pc}
   864e2:	2221      	movs	r2, #33	; 0x21
   864e4:	2104      	movs	r1, #4
   864e6:	f000 fe71 	bl	871cc <_calloc_r>
   864ea:	64e8      	str	r0, [r5, #76]	; 0x4c
   864ec:	4602      	mov	r2, r0
   864ee:	2800      	cmp	r0, #0
   864f0:	d1ed      	bne.n	864ce <_Balloc+0xa>
   864f2:	2000      	movs	r0, #0
   864f4:	bd70      	pop	{r4, r5, r6, pc}
   864f6:	2101      	movs	r1, #1
   864f8:	fa01 f604 	lsl.w	r6, r1, r4
   864fc:	1d72      	adds	r2, r6, #5
   864fe:	4628      	mov	r0, r5
   86500:	0092      	lsls	r2, r2, #2
   86502:	f000 fe63 	bl	871cc <_calloc_r>
   86506:	2800      	cmp	r0, #0
   86508:	d0f3      	beq.n	864f2 <_Balloc+0x2e>
   8650a:	6044      	str	r4, [r0, #4]
   8650c:	6086      	str	r6, [r0, #8]
   8650e:	e7e4      	b.n	864da <_Balloc+0x16>

00086510 <_Bfree>:
   86510:	b131      	cbz	r1, 86520 <_Bfree+0x10>
   86512:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   86514:	684a      	ldr	r2, [r1, #4]
   86516:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   8651a:	6008      	str	r0, [r1, #0]
   8651c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   86520:	4770      	bx	lr
   86522:	bf00      	nop

00086524 <__multadd>:
   86524:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   86528:	690f      	ldr	r7, [r1, #16]
   8652a:	b083      	sub	sp, #12
   8652c:	4688      	mov	r8, r1
   8652e:	4681      	mov	r9, r0
   86530:	f101 0514 	add.w	r5, r1, #20
   86534:	2400      	movs	r4, #0
   86536:	682e      	ldr	r6, [r5, #0]
   86538:	3401      	adds	r4, #1
   8653a:	b2b1      	uxth	r1, r6
   8653c:	0c36      	lsrs	r6, r6, #16
   8653e:	fb02 3301 	mla	r3, r2, r1, r3
   86542:	fb02 f606 	mul.w	r6, r2, r6
   86546:	b299      	uxth	r1, r3
   86548:	eb06 4313 	add.w	r3, r6, r3, lsr #16
   8654c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
   86550:	42a7      	cmp	r7, r4
   86552:	f845 1b04 	str.w	r1, [r5], #4
   86556:	ea4f 4313 	mov.w	r3, r3, lsr #16
   8655a:	dcec      	bgt.n	86536 <__multadd+0x12>
   8655c:	b14b      	cbz	r3, 86572 <__multadd+0x4e>
   8655e:	f8d8 2008 	ldr.w	r2, [r8, #8]
   86562:	4297      	cmp	r7, r2
   86564:	da09      	bge.n	8657a <__multadd+0x56>
   86566:	eb08 0287 	add.w	r2, r8, r7, lsl #2
   8656a:	3701      	adds	r7, #1
   8656c:	6153      	str	r3, [r2, #20]
   8656e:	f8c8 7010 	str.w	r7, [r8, #16]
   86572:	4640      	mov	r0, r8
   86574:	b003      	add	sp, #12
   86576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8657a:	f8d8 1004 	ldr.w	r1, [r8, #4]
   8657e:	4648      	mov	r0, r9
   86580:	3101      	adds	r1, #1
   86582:	9301      	str	r3, [sp, #4]
   86584:	f7ff ff9e 	bl	864c4 <_Balloc>
   86588:	f8d8 2010 	ldr.w	r2, [r8, #16]
   8658c:	f108 010c 	add.w	r1, r8, #12
   86590:	3202      	adds	r2, #2
   86592:	4604      	mov	r4, r0
   86594:	0092      	lsls	r2, r2, #2
   86596:	300c      	adds	r0, #12
   86598:	f7fb fbdc 	bl	81d54 <memcpy>
   8659c:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
   865a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
   865a4:	9b01      	ldr	r3, [sp, #4]
   865a6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   865aa:	f8c8 0000 	str.w	r0, [r8]
   865ae:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
   865b2:	46a0      	mov	r8, r4
   865b4:	e7d7      	b.n	86566 <__multadd+0x42>
   865b6:	bf00      	nop

000865b8 <__hi0bits>:
   865b8:	0c03      	lsrs	r3, r0, #16
   865ba:	041b      	lsls	r3, r3, #16
   865bc:	b9b3      	cbnz	r3, 865ec <__hi0bits+0x34>
   865be:	0400      	lsls	r0, r0, #16
   865c0:	2310      	movs	r3, #16
   865c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   865c6:	bf04      	itt	eq
   865c8:	0200      	lsleq	r0, r0, #8
   865ca:	3308      	addeq	r3, #8
   865cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
   865d0:	bf04      	itt	eq
   865d2:	0100      	lsleq	r0, r0, #4
   865d4:	3304      	addeq	r3, #4
   865d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
   865da:	bf04      	itt	eq
   865dc:	0080      	lsleq	r0, r0, #2
   865de:	3302      	addeq	r3, #2
   865e0:	2800      	cmp	r0, #0
   865e2:	db07      	blt.n	865f4 <__hi0bits+0x3c>
   865e4:	0042      	lsls	r2, r0, #1
   865e6:	d403      	bmi.n	865f0 <__hi0bits+0x38>
   865e8:	2020      	movs	r0, #32
   865ea:	4770      	bx	lr
   865ec:	2300      	movs	r3, #0
   865ee:	e7e8      	b.n	865c2 <__hi0bits+0xa>
   865f0:	1c58      	adds	r0, r3, #1
   865f2:	4770      	bx	lr
   865f4:	4618      	mov	r0, r3
   865f6:	4770      	bx	lr

000865f8 <__lo0bits>:
   865f8:	6803      	ldr	r3, [r0, #0]
   865fa:	f013 0207 	ands.w	r2, r3, #7
   865fe:	d007      	beq.n	86610 <__lo0bits+0x18>
   86600:	07d9      	lsls	r1, r3, #31
   86602:	d420      	bmi.n	86646 <__lo0bits+0x4e>
   86604:	079a      	lsls	r2, r3, #30
   86606:	d420      	bmi.n	8664a <__lo0bits+0x52>
   86608:	089b      	lsrs	r3, r3, #2
   8660a:	6003      	str	r3, [r0, #0]
   8660c:	2002      	movs	r0, #2
   8660e:	4770      	bx	lr
   86610:	b299      	uxth	r1, r3
   86612:	b909      	cbnz	r1, 86618 <__lo0bits+0x20>
   86614:	0c1b      	lsrs	r3, r3, #16
   86616:	2210      	movs	r2, #16
   86618:	f013 0fff 	tst.w	r3, #255	; 0xff
   8661c:	bf04      	itt	eq
   8661e:	0a1b      	lsreq	r3, r3, #8
   86620:	3208      	addeq	r2, #8
   86622:	0719      	lsls	r1, r3, #28
   86624:	bf04      	itt	eq
   86626:	091b      	lsreq	r3, r3, #4
   86628:	3204      	addeq	r2, #4
   8662a:	0799      	lsls	r1, r3, #30
   8662c:	bf04      	itt	eq
   8662e:	089b      	lsreq	r3, r3, #2
   86630:	3202      	addeq	r2, #2
   86632:	07d9      	lsls	r1, r3, #31
   86634:	d404      	bmi.n	86640 <__lo0bits+0x48>
   86636:	085b      	lsrs	r3, r3, #1
   86638:	d101      	bne.n	8663e <__lo0bits+0x46>
   8663a:	2020      	movs	r0, #32
   8663c:	4770      	bx	lr
   8663e:	3201      	adds	r2, #1
   86640:	6003      	str	r3, [r0, #0]
   86642:	4610      	mov	r0, r2
   86644:	4770      	bx	lr
   86646:	2000      	movs	r0, #0
   86648:	4770      	bx	lr
   8664a:	085b      	lsrs	r3, r3, #1
   8664c:	6003      	str	r3, [r0, #0]
   8664e:	2001      	movs	r0, #1
   86650:	4770      	bx	lr
   86652:	bf00      	nop

00086654 <__i2b>:
   86654:	b510      	push	{r4, lr}
   86656:	460c      	mov	r4, r1
   86658:	2101      	movs	r1, #1
   8665a:	f7ff ff33 	bl	864c4 <_Balloc>
   8665e:	2201      	movs	r2, #1
   86660:	6144      	str	r4, [r0, #20]
   86662:	6102      	str	r2, [r0, #16]
   86664:	bd10      	pop	{r4, pc}
   86666:	bf00      	nop

00086668 <__multiply>:
   86668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8666c:	690d      	ldr	r5, [r1, #16]
   8666e:	f8d2 9010 	ldr.w	r9, [r2, #16]
   86672:	b085      	sub	sp, #20
   86674:	454d      	cmp	r5, r9
   86676:	460c      	mov	r4, r1
   86678:	4692      	mov	sl, r2
   8667a:	da04      	bge.n	86686 <__multiply+0x1e>
   8667c:	462a      	mov	r2, r5
   8667e:	4654      	mov	r4, sl
   86680:	464d      	mov	r5, r9
   86682:	468a      	mov	sl, r1
   86684:	4691      	mov	r9, r2
   86686:	68a3      	ldr	r3, [r4, #8]
   86688:	eb05 0709 	add.w	r7, r5, r9
   8668c:	6861      	ldr	r1, [r4, #4]
   8668e:	429f      	cmp	r7, r3
   86690:	bfc8      	it	gt
   86692:	3101      	addgt	r1, #1
   86694:	f7ff ff16 	bl	864c4 <_Balloc>
   86698:	f100 0614 	add.w	r6, r0, #20
   8669c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
   866a0:	4546      	cmp	r6, r8
   866a2:	9001      	str	r0, [sp, #4]
   866a4:	d205      	bcs.n	866b2 <__multiply+0x4a>
   866a6:	4633      	mov	r3, r6
   866a8:	2000      	movs	r0, #0
   866aa:	f843 0b04 	str.w	r0, [r3], #4
   866ae:	4598      	cmp	r8, r3
   866b0:	d8fb      	bhi.n	866aa <__multiply+0x42>
   866b2:	f10a 0c14 	add.w	ip, sl, #20
   866b6:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
   866ba:	3414      	adds	r4, #20
   866bc:	45cc      	cmp	ip, r9
   866be:	9400      	str	r4, [sp, #0]
   866c0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
   866c4:	d25b      	bcs.n	8677e <__multiply+0x116>
   866c6:	f8cd 8008 	str.w	r8, [sp, #8]
   866ca:	9703      	str	r7, [sp, #12]
   866cc:	46c8      	mov	r8, r9
   866ce:	f85c 3b04 	ldr.w	r3, [ip], #4
   866d2:	b29c      	uxth	r4, r3
   866d4:	b324      	cbz	r4, 86720 <__multiply+0xb8>
   866d6:	9a00      	ldr	r2, [sp, #0]
   866d8:	4633      	mov	r3, r6
   866da:	f04f 0900 	mov.w	r9, #0
   866de:	e000      	b.n	866e2 <__multiply+0x7a>
   866e0:	460b      	mov	r3, r1
   866e2:	f852 7b04 	ldr.w	r7, [r2], #4
   866e6:	6819      	ldr	r1, [r3, #0]
   866e8:	fa1f fb87 	uxth.w	fp, r7
   866ec:	fa1f fa81 	uxth.w	sl, r1
   866f0:	0c38      	lsrs	r0, r7, #16
   866f2:	0c09      	lsrs	r1, r1, #16
   866f4:	fb04 aa0b 	mla	sl, r4, fp, sl
   866f8:	fb04 1000 	mla	r0, r4, r0, r1
   866fc:	44d1      	add	r9, sl
   866fe:	eb00 4019 	add.w	r0, r0, r9, lsr #16
   86702:	fa1f f989 	uxth.w	r9, r9
   86706:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
   8670a:	4619      	mov	r1, r3
   8670c:	4295      	cmp	r5, r2
   8670e:	ea4f 4910 	mov.w	r9, r0, lsr #16
   86712:	f841 7b04 	str.w	r7, [r1], #4
   86716:	d8e3      	bhi.n	866e0 <__multiply+0x78>
   86718:	f8c3 9004 	str.w	r9, [r3, #4]
   8671c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
   86720:	ea5f 4913 	movs.w	r9, r3, lsr #16
   86724:	d024      	beq.n	86770 <__multiply+0x108>
   86726:	f8d6 a000 	ldr.w	sl, [r6]
   8672a:	9b00      	ldr	r3, [sp, #0]
   8672c:	4650      	mov	r0, sl
   8672e:	4631      	mov	r1, r6
   86730:	f04f 0b00 	mov.w	fp, #0
   86734:	e000      	b.n	86738 <__multiply+0xd0>
   86736:	4611      	mov	r1, r2
   86738:	881a      	ldrh	r2, [r3, #0]
   8673a:	0c00      	lsrs	r0, r0, #16
   8673c:	fb09 0002 	mla	r0, r9, r2, r0
   86740:	fa1f fa8a 	uxth.w	sl, sl
   86744:	4483      	add	fp, r0
   86746:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
   8674a:	460a      	mov	r2, r1
   8674c:	f842 0b04 	str.w	r0, [r2], #4
   86750:	f853 7b04 	ldr.w	r7, [r3], #4
   86754:	6848      	ldr	r0, [r1, #4]
   86756:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   8675a:	b284      	uxth	r4, r0
   8675c:	fb09 4a0a 	mla	sl, r9, sl, r4
   86760:	429d      	cmp	r5, r3
   86762:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
   86766:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
   8676a:	d8e4      	bhi.n	86736 <__multiply+0xce>
   8676c:	f8c1 a004 	str.w	sl, [r1, #4]
   86770:	45e0      	cmp	r8, ip
   86772:	f106 0604 	add.w	r6, r6, #4
   86776:	d8aa      	bhi.n	866ce <__multiply+0x66>
   86778:	f8dd 8008 	ldr.w	r8, [sp, #8]
   8677c:	9f03      	ldr	r7, [sp, #12]
   8677e:	2f00      	cmp	r7, #0
   86780:	dd0a      	ble.n	86798 <__multiply+0x130>
   86782:	f858 3c04 	ldr.w	r3, [r8, #-4]
   86786:	f1a8 0804 	sub.w	r8, r8, #4
   8678a:	b11b      	cbz	r3, 86794 <__multiply+0x12c>
   8678c:	e004      	b.n	86798 <__multiply+0x130>
   8678e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   86792:	b90b      	cbnz	r3, 86798 <__multiply+0x130>
   86794:	3f01      	subs	r7, #1
   86796:	d1fa      	bne.n	8678e <__multiply+0x126>
   86798:	9b01      	ldr	r3, [sp, #4]
   8679a:	4618      	mov	r0, r3
   8679c:	611f      	str	r7, [r3, #16]
   8679e:	b005      	add	sp, #20
   867a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000867a4 <__pow5mult>:
   867a4:	f012 0303 	ands.w	r3, r2, #3
   867a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   867ac:	4614      	mov	r4, r2
   867ae:	4607      	mov	r7, r0
   867b0:	460e      	mov	r6, r1
   867b2:	d12c      	bne.n	8680e <__pow5mult+0x6a>
   867b4:	10a4      	asrs	r4, r4, #2
   867b6:	d01c      	beq.n	867f2 <__pow5mult+0x4e>
   867b8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
   867ba:	2d00      	cmp	r5, #0
   867bc:	d030      	beq.n	86820 <__pow5mult+0x7c>
   867be:	f04f 0800 	mov.w	r8, #0
   867c2:	e004      	b.n	867ce <__pow5mult+0x2a>
   867c4:	1064      	asrs	r4, r4, #1
   867c6:	d014      	beq.n	867f2 <__pow5mult+0x4e>
   867c8:	6828      	ldr	r0, [r5, #0]
   867ca:	b1a8      	cbz	r0, 867f8 <__pow5mult+0x54>
   867cc:	4605      	mov	r5, r0
   867ce:	07e3      	lsls	r3, r4, #31
   867d0:	d5f8      	bpl.n	867c4 <__pow5mult+0x20>
   867d2:	4638      	mov	r0, r7
   867d4:	4631      	mov	r1, r6
   867d6:	462a      	mov	r2, r5
   867d8:	f7ff ff46 	bl	86668 <__multiply>
   867dc:	b1ae      	cbz	r6, 8680a <__pow5mult+0x66>
   867de:	6872      	ldr	r2, [r6, #4]
   867e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   867e2:	1064      	asrs	r4, r4, #1
   867e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   867e8:	6031      	str	r1, [r6, #0]
   867ea:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   867ee:	4606      	mov	r6, r0
   867f0:	d1ea      	bne.n	867c8 <__pow5mult+0x24>
   867f2:	4630      	mov	r0, r6
   867f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867f8:	4638      	mov	r0, r7
   867fa:	4629      	mov	r1, r5
   867fc:	462a      	mov	r2, r5
   867fe:	f7ff ff33 	bl	86668 <__multiply>
   86802:	6028      	str	r0, [r5, #0]
   86804:	f8c0 8000 	str.w	r8, [r0]
   86808:	e7e0      	b.n	867cc <__pow5mult+0x28>
   8680a:	4606      	mov	r6, r0
   8680c:	e7da      	b.n	867c4 <__pow5mult+0x20>
   8680e:	4a0b      	ldr	r2, [pc, #44]	; (8683c <__pow5mult+0x98>)
   86810:	3b01      	subs	r3, #1
   86812:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   86816:	2300      	movs	r3, #0
   86818:	f7ff fe84 	bl	86524 <__multadd>
   8681c:	4606      	mov	r6, r0
   8681e:	e7c9      	b.n	867b4 <__pow5mult+0x10>
   86820:	2101      	movs	r1, #1
   86822:	4638      	mov	r0, r7
   86824:	f7ff fe4e 	bl	864c4 <_Balloc>
   86828:	f240 2171 	movw	r1, #625	; 0x271
   8682c:	2201      	movs	r2, #1
   8682e:	2300      	movs	r3, #0
   86830:	6141      	str	r1, [r0, #20]
   86832:	6102      	str	r2, [r0, #16]
   86834:	4605      	mov	r5, r0
   86836:	64b8      	str	r0, [r7, #72]	; 0x48
   86838:	6003      	str	r3, [r0, #0]
   8683a:	e7c0      	b.n	867be <__pow5mult+0x1a>
   8683c:	00088510 	.word	0x00088510

00086840 <__lshift>:
   86840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86844:	690b      	ldr	r3, [r1, #16]
   86846:	ea4f 1a62 	mov.w	sl, r2, asr #5
   8684a:	eb0a 0903 	add.w	r9, sl, r3
   8684e:	688b      	ldr	r3, [r1, #8]
   86850:	f109 0601 	add.w	r6, r9, #1
   86854:	429e      	cmp	r6, r3
   86856:	460f      	mov	r7, r1
   86858:	4693      	mov	fp, r2
   8685a:	4680      	mov	r8, r0
   8685c:	6849      	ldr	r1, [r1, #4]
   8685e:	dd04      	ble.n	8686a <__lshift+0x2a>
   86860:	005b      	lsls	r3, r3, #1
   86862:	429e      	cmp	r6, r3
   86864:	f101 0101 	add.w	r1, r1, #1
   86868:	dcfa      	bgt.n	86860 <__lshift+0x20>
   8686a:	4640      	mov	r0, r8
   8686c:	f7ff fe2a 	bl	864c4 <_Balloc>
   86870:	f1ba 0f00 	cmp.w	sl, #0
   86874:	f100 0414 	add.w	r4, r0, #20
   86878:	dd09      	ble.n	8688e <__lshift+0x4e>
   8687a:	2300      	movs	r3, #0
   8687c:	461a      	mov	r2, r3
   8687e:	4625      	mov	r5, r4
   86880:	3301      	adds	r3, #1
   86882:	4553      	cmp	r3, sl
   86884:	f845 2b04 	str.w	r2, [r5], #4
   86888:	d1fa      	bne.n	86880 <__lshift+0x40>
   8688a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   8688e:	693a      	ldr	r2, [r7, #16]
   86890:	f107 0314 	add.w	r3, r7, #20
   86894:	f01b 0b1f 	ands.w	fp, fp, #31
   86898:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
   8689c:	d021      	beq.n	868e2 <__lshift+0xa2>
   8689e:	f1cb 0a20 	rsb	sl, fp, #32
   868a2:	2200      	movs	r2, #0
   868a4:	e000      	b.n	868a8 <__lshift+0x68>
   868a6:	462c      	mov	r4, r5
   868a8:	6819      	ldr	r1, [r3, #0]
   868aa:	4625      	mov	r5, r4
   868ac:	fa01 f10b 	lsl.w	r1, r1, fp
   868b0:	430a      	orrs	r2, r1
   868b2:	f845 2b04 	str.w	r2, [r5], #4
   868b6:	f853 2b04 	ldr.w	r2, [r3], #4
   868ba:	4563      	cmp	r3, ip
   868bc:	fa22 f20a 	lsr.w	r2, r2, sl
   868c0:	d3f1      	bcc.n	868a6 <__lshift+0x66>
   868c2:	6062      	str	r2, [r4, #4]
   868c4:	b10a      	cbz	r2, 868ca <__lshift+0x8a>
   868c6:	f109 0602 	add.w	r6, r9, #2
   868ca:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
   868ce:	687a      	ldr	r2, [r7, #4]
   868d0:	3e01      	subs	r6, #1
   868d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   868d6:	6106      	str	r6, [r0, #16]
   868d8:	6039      	str	r1, [r7, #0]
   868da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   868de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   868e2:	f853 2b04 	ldr.w	r2, [r3], #4
   868e6:	459c      	cmp	ip, r3
   868e8:	f844 2b04 	str.w	r2, [r4], #4
   868ec:	d9ed      	bls.n	868ca <__lshift+0x8a>
   868ee:	f853 2b04 	ldr.w	r2, [r3], #4
   868f2:	459c      	cmp	ip, r3
   868f4:	f844 2b04 	str.w	r2, [r4], #4
   868f8:	d8f3      	bhi.n	868e2 <__lshift+0xa2>
   868fa:	e7e6      	b.n	868ca <__lshift+0x8a>

000868fc <__mcmp>:
   868fc:	6902      	ldr	r2, [r0, #16]
   868fe:	690b      	ldr	r3, [r1, #16]
   86900:	b410      	push	{r4}
   86902:	1ad2      	subs	r2, r2, r3
   86904:	d115      	bne.n	86932 <__mcmp+0x36>
   86906:	009b      	lsls	r3, r3, #2
   86908:	3014      	adds	r0, #20
   8690a:	3114      	adds	r1, #20
   8690c:	4419      	add	r1, r3
   8690e:	4403      	add	r3, r0
   86910:	e001      	b.n	86916 <__mcmp+0x1a>
   86912:	4298      	cmp	r0, r3
   86914:	d211      	bcs.n	8693a <__mcmp+0x3e>
   86916:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   8691a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
   8691e:	42a2      	cmp	r2, r4
   86920:	d0f7      	beq.n	86912 <__mcmp+0x16>
   86922:	4294      	cmp	r4, r2
   86924:	bf94      	ite	ls
   86926:	2001      	movls	r0, #1
   86928:	f04f 30ff 	movhi.w	r0, #4294967295
   8692c:	f85d 4b04 	ldr.w	r4, [sp], #4
   86930:	4770      	bx	lr
   86932:	4610      	mov	r0, r2
   86934:	f85d 4b04 	ldr.w	r4, [sp], #4
   86938:	4770      	bx	lr
   8693a:	2000      	movs	r0, #0
   8693c:	f85d 4b04 	ldr.w	r4, [sp], #4
   86940:	4770      	bx	lr
   86942:	bf00      	nop

00086944 <__mdiff>:
   86944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   86948:	460d      	mov	r5, r1
   8694a:	4604      	mov	r4, r0
   8694c:	4611      	mov	r1, r2
   8694e:	4628      	mov	r0, r5
   86950:	4616      	mov	r6, r2
   86952:	f7ff ffd3 	bl	868fc <__mcmp>
   86956:	1e07      	subs	r7, r0, #0
   86958:	d056      	beq.n	86a08 <__mdiff+0xc4>
   8695a:	db4f      	blt.n	869fc <__mdiff+0xb8>
   8695c:	f04f 0900 	mov.w	r9, #0
   86960:	6869      	ldr	r1, [r5, #4]
   86962:	4620      	mov	r0, r4
   86964:	f7ff fdae 	bl	864c4 <_Balloc>
   86968:	692f      	ldr	r7, [r5, #16]
   8696a:	6932      	ldr	r2, [r6, #16]
   8696c:	3514      	adds	r5, #20
   8696e:	3614      	adds	r6, #20
   86970:	f8c0 900c 	str.w	r9, [r0, #12]
   86974:	f100 0314 	add.w	r3, r0, #20
   86978:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   8697c:	eb06 0882 	add.w	r8, r6, r2, lsl #2
   86980:	2100      	movs	r1, #0
   86982:	f855 4b04 	ldr.w	r4, [r5], #4
   86986:	f856 2b04 	ldr.w	r2, [r6], #4
   8698a:	fa1f fa84 	uxth.w	sl, r4
   8698e:	448a      	add	sl, r1
   86990:	fa1f f982 	uxth.w	r9, r2
   86994:	0c11      	lsrs	r1, r2, #16
   86996:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
   8699a:	ebc9 020a 	rsb	r2, r9, sl
   8699e:	eb01 4122 	add.w	r1, r1, r2, asr #16
   869a2:	b292      	uxth	r2, r2
   869a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   869a8:	45b0      	cmp	r8, r6
   869aa:	f843 2b04 	str.w	r2, [r3], #4
   869ae:	ea4f 4121 	mov.w	r1, r1, asr #16
   869b2:	462c      	mov	r4, r5
   869b4:	d8e5      	bhi.n	86982 <__mdiff+0x3e>
   869b6:	45ac      	cmp	ip, r5
   869b8:	4698      	mov	r8, r3
   869ba:	d915      	bls.n	869e8 <__mdiff+0xa4>
   869bc:	f854 6b04 	ldr.w	r6, [r4], #4
   869c0:	b2b2      	uxth	r2, r6
   869c2:	4411      	add	r1, r2
   869c4:	0c36      	lsrs	r6, r6, #16
   869c6:	eb06 4621 	add.w	r6, r6, r1, asr #16
   869ca:	b289      	uxth	r1, r1
   869cc:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   869d0:	45a4      	cmp	ip, r4
   869d2:	f843 2b04 	str.w	r2, [r3], #4
   869d6:	ea4f 4126 	mov.w	r1, r6, asr #16
   869da:	d8ef      	bhi.n	869bc <__mdiff+0x78>
   869dc:	43eb      	mvns	r3, r5
   869de:	4463      	add	r3, ip
   869e0:	f023 0303 	bic.w	r3, r3, #3
   869e4:	3304      	adds	r3, #4
   869e6:	4443      	add	r3, r8
   869e8:	3b04      	subs	r3, #4
   869ea:	b922      	cbnz	r2, 869f6 <__mdiff+0xb2>
   869ec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   869f0:	3f01      	subs	r7, #1
   869f2:	2a00      	cmp	r2, #0
   869f4:	d0fa      	beq.n	869ec <__mdiff+0xa8>
   869f6:	6107      	str	r7, [r0, #16]
   869f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   869fc:	462b      	mov	r3, r5
   869fe:	f04f 0901 	mov.w	r9, #1
   86a02:	4635      	mov	r5, r6
   86a04:	461e      	mov	r6, r3
   86a06:	e7ab      	b.n	86960 <__mdiff+0x1c>
   86a08:	4620      	mov	r0, r4
   86a0a:	4639      	mov	r1, r7
   86a0c:	f7ff fd5a 	bl	864c4 <_Balloc>
   86a10:	2301      	movs	r3, #1
   86a12:	6147      	str	r7, [r0, #20]
   86a14:	6103      	str	r3, [r0, #16]
   86a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86a1a:	bf00      	nop

00086a1c <__d2b>:
   86a1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   86a20:	2101      	movs	r1, #1
   86a22:	b083      	sub	sp, #12
   86a24:	461d      	mov	r5, r3
   86a26:	f3c3 560a 	ubfx	r6, r3, #20, #11
   86a2a:	4614      	mov	r4, r2
   86a2c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   86a2e:	f7ff fd49 	bl	864c4 <_Balloc>
   86a32:	f3c5 0313 	ubfx	r3, r5, #0, #20
   86a36:	4680      	mov	r8, r0
   86a38:	b10e      	cbz	r6, 86a3e <__d2b+0x22>
   86a3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   86a3e:	9301      	str	r3, [sp, #4]
   86a40:	b324      	cbz	r4, 86a8c <__d2b+0x70>
   86a42:	a802      	add	r0, sp, #8
   86a44:	f840 4d08 	str.w	r4, [r0, #-8]!
   86a48:	4668      	mov	r0, sp
   86a4a:	f7ff fdd5 	bl	865f8 <__lo0bits>
   86a4e:	2800      	cmp	r0, #0
   86a50:	d135      	bne.n	86abe <__d2b+0xa2>
   86a52:	e89d 000c 	ldmia.w	sp, {r2, r3}
   86a56:	f8c8 2014 	str.w	r2, [r8, #20]
   86a5a:	2b00      	cmp	r3, #0
   86a5c:	bf0c      	ite	eq
   86a5e:	2401      	moveq	r4, #1
   86a60:	2402      	movne	r4, #2
   86a62:	f8c8 3018 	str.w	r3, [r8, #24]
   86a66:	f8c8 4010 	str.w	r4, [r8, #16]
   86a6a:	b9de      	cbnz	r6, 86aa4 <__d2b+0x88>
   86a6c:	eb08 0384 	add.w	r3, r8, r4, lsl #2
   86a70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   86a74:	6038      	str	r0, [r7, #0]
   86a76:	6918      	ldr	r0, [r3, #16]
   86a78:	f7ff fd9e 	bl	865b8 <__hi0bits>
   86a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86a7e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   86a82:	6018      	str	r0, [r3, #0]
   86a84:	4640      	mov	r0, r8
   86a86:	b003      	add	sp, #12
   86a88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86a8c:	a801      	add	r0, sp, #4
   86a8e:	f7ff fdb3 	bl	865f8 <__lo0bits>
   86a92:	9b01      	ldr	r3, [sp, #4]
   86a94:	2401      	movs	r4, #1
   86a96:	3020      	adds	r0, #32
   86a98:	f8c8 3014 	str.w	r3, [r8, #20]
   86a9c:	f8c8 4010 	str.w	r4, [r8, #16]
   86aa0:	2e00      	cmp	r6, #0
   86aa2:	d0e3      	beq.n	86a6c <__d2b+0x50>
   86aa4:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
   86aa8:	eb09 0300 	add.w	r3, r9, r0
   86aac:	603b      	str	r3, [r7, #0]
   86aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   86ab0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   86ab4:	6018      	str	r0, [r3, #0]
   86ab6:	4640      	mov	r0, r8
   86ab8:	b003      	add	sp, #12
   86aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86abe:	9b01      	ldr	r3, [sp, #4]
   86ac0:	f1c0 0120 	rsb	r1, r0, #32
   86ac4:	fa03 f101 	lsl.w	r1, r3, r1
   86ac8:	40c3      	lsrs	r3, r0
   86aca:	9a00      	ldr	r2, [sp, #0]
   86acc:	9301      	str	r3, [sp, #4]
   86ace:	430a      	orrs	r2, r1
   86ad0:	f8c8 2014 	str.w	r2, [r8, #20]
   86ad4:	e7c1      	b.n	86a5a <__d2b+0x3e>
   86ad6:	bf00      	nop

00086ad8 <_realloc_r>:
   86ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86adc:	460c      	mov	r4, r1
   86ade:	b083      	sub	sp, #12
   86ae0:	4690      	mov	r8, r2
   86ae2:	4681      	mov	r9, r0
   86ae4:	2900      	cmp	r1, #0
   86ae6:	f000 80ba 	beq.w	86c5e <_realloc_r+0x186>
   86aea:	f7ff fce7 	bl	864bc <__malloc_lock>
   86aee:	f108 060b 	add.w	r6, r8, #11
   86af2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86af6:	2e16      	cmp	r6, #22
   86af8:	f023 0503 	bic.w	r5, r3, #3
   86afc:	f1a4 0708 	sub.w	r7, r4, #8
   86b00:	d84b      	bhi.n	86b9a <_realloc_r+0xc2>
   86b02:	2110      	movs	r1, #16
   86b04:	460e      	mov	r6, r1
   86b06:	45b0      	cmp	r8, r6
   86b08:	d84c      	bhi.n	86ba4 <_realloc_r+0xcc>
   86b0a:	428d      	cmp	r5, r1
   86b0c:	da51      	bge.n	86bb2 <_realloc_r+0xda>
   86b0e:	f8df b384 	ldr.w	fp, [pc, #900]	; 86e94 <_realloc_r+0x3bc>
   86b12:	1978      	adds	r0, r7, r5
   86b14:	f8db e008 	ldr.w	lr, [fp, #8]
   86b18:	4586      	cmp	lr, r0
   86b1a:	f000 80a6 	beq.w	86c6a <_realloc_r+0x192>
   86b1e:	6842      	ldr	r2, [r0, #4]
   86b20:	f022 0c01 	bic.w	ip, r2, #1
   86b24:	4484      	add	ip, r0
   86b26:	f8dc c004 	ldr.w	ip, [ip, #4]
   86b2a:	f01c 0f01 	tst.w	ip, #1
   86b2e:	d054      	beq.n	86bda <_realloc_r+0x102>
   86b30:	2200      	movs	r2, #0
   86b32:	4610      	mov	r0, r2
   86b34:	07db      	lsls	r3, r3, #31
   86b36:	d46f      	bmi.n	86c18 <_realloc_r+0x140>
   86b38:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86b3c:	ebc3 0a07 	rsb	sl, r3, r7
   86b40:	f8da 3004 	ldr.w	r3, [sl, #4]
   86b44:	f023 0303 	bic.w	r3, r3, #3
   86b48:	442b      	add	r3, r5
   86b4a:	2800      	cmp	r0, #0
   86b4c:	d062      	beq.n	86c14 <_realloc_r+0x13c>
   86b4e:	4570      	cmp	r0, lr
   86b50:	f000 80e9 	beq.w	86d26 <_realloc_r+0x24e>
   86b54:	eb02 0e03 	add.w	lr, r2, r3
   86b58:	458e      	cmp	lr, r1
   86b5a:	db5b      	blt.n	86c14 <_realloc_r+0x13c>
   86b5c:	68c3      	ldr	r3, [r0, #12]
   86b5e:	6882      	ldr	r2, [r0, #8]
   86b60:	46d0      	mov	r8, sl
   86b62:	60d3      	str	r3, [r2, #12]
   86b64:	609a      	str	r2, [r3, #8]
   86b66:	f858 1f08 	ldr.w	r1, [r8, #8]!
   86b6a:	f8da 300c 	ldr.w	r3, [sl, #12]
   86b6e:	1f2a      	subs	r2, r5, #4
   86b70:	2a24      	cmp	r2, #36	; 0x24
   86b72:	60cb      	str	r3, [r1, #12]
   86b74:	6099      	str	r1, [r3, #8]
   86b76:	f200 8123 	bhi.w	86dc0 <_realloc_r+0x2e8>
   86b7a:	2a13      	cmp	r2, #19
   86b7c:	f240 80b0 	bls.w	86ce0 <_realloc_r+0x208>
   86b80:	6823      	ldr	r3, [r4, #0]
   86b82:	2a1b      	cmp	r2, #27
   86b84:	f8ca 3008 	str.w	r3, [sl, #8]
   86b88:	6863      	ldr	r3, [r4, #4]
   86b8a:	f8ca 300c 	str.w	r3, [sl, #12]
   86b8e:	f200 812b 	bhi.w	86de8 <_realloc_r+0x310>
   86b92:	3408      	adds	r4, #8
   86b94:	f10a 0310 	add.w	r3, sl, #16
   86b98:	e0a3      	b.n	86ce2 <_realloc_r+0x20a>
   86b9a:	f026 0607 	bic.w	r6, r6, #7
   86b9e:	2e00      	cmp	r6, #0
   86ba0:	4631      	mov	r1, r6
   86ba2:	dab0      	bge.n	86b06 <_realloc_r+0x2e>
   86ba4:	230c      	movs	r3, #12
   86ba6:	2000      	movs	r0, #0
   86ba8:	f8c9 3000 	str.w	r3, [r9]
   86bac:	b003      	add	sp, #12
   86bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86bb2:	46a0      	mov	r8, r4
   86bb4:	1baa      	subs	r2, r5, r6
   86bb6:	2a0f      	cmp	r2, #15
   86bb8:	f003 0301 	and.w	r3, r3, #1
   86bbc:	d81a      	bhi.n	86bf4 <_realloc_r+0x11c>
   86bbe:	432b      	orrs	r3, r5
   86bc0:	607b      	str	r3, [r7, #4]
   86bc2:	443d      	add	r5, r7
   86bc4:	686b      	ldr	r3, [r5, #4]
   86bc6:	f043 0301 	orr.w	r3, r3, #1
   86bca:	606b      	str	r3, [r5, #4]
   86bcc:	4648      	mov	r0, r9
   86bce:	f7ff fc77 	bl	864c0 <__malloc_unlock>
   86bd2:	4640      	mov	r0, r8
   86bd4:	b003      	add	sp, #12
   86bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86bda:	f022 0203 	bic.w	r2, r2, #3
   86bde:	eb02 0c05 	add.w	ip, r2, r5
   86be2:	458c      	cmp	ip, r1
   86be4:	dba6      	blt.n	86b34 <_realloc_r+0x5c>
   86be6:	68c2      	ldr	r2, [r0, #12]
   86be8:	6881      	ldr	r1, [r0, #8]
   86bea:	46a0      	mov	r8, r4
   86bec:	60ca      	str	r2, [r1, #12]
   86bee:	4665      	mov	r5, ip
   86bf0:	6091      	str	r1, [r2, #8]
   86bf2:	e7df      	b.n	86bb4 <_realloc_r+0xdc>
   86bf4:	19b9      	adds	r1, r7, r6
   86bf6:	4333      	orrs	r3, r6
   86bf8:	f042 0001 	orr.w	r0, r2, #1
   86bfc:	607b      	str	r3, [r7, #4]
   86bfe:	440a      	add	r2, r1
   86c00:	6048      	str	r0, [r1, #4]
   86c02:	6853      	ldr	r3, [r2, #4]
   86c04:	3108      	adds	r1, #8
   86c06:	f043 0301 	orr.w	r3, r3, #1
   86c0a:	6053      	str	r3, [r2, #4]
   86c0c:	4648      	mov	r0, r9
   86c0e:	f7fe fe07 	bl	85820 <_free_r>
   86c12:	e7db      	b.n	86bcc <_realloc_r+0xf4>
   86c14:	428b      	cmp	r3, r1
   86c16:	da33      	bge.n	86c80 <_realloc_r+0x1a8>
   86c18:	4641      	mov	r1, r8
   86c1a:	4648      	mov	r0, r9
   86c1c:	f7ff f902 	bl	85e24 <_malloc_r>
   86c20:	4680      	mov	r8, r0
   86c22:	2800      	cmp	r0, #0
   86c24:	d0d2      	beq.n	86bcc <_realloc_r+0xf4>
   86c26:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86c2a:	f1a0 0108 	sub.w	r1, r0, #8
   86c2e:	f023 0201 	bic.w	r2, r3, #1
   86c32:	443a      	add	r2, r7
   86c34:	4291      	cmp	r1, r2
   86c36:	f000 80bc 	beq.w	86db2 <_realloc_r+0x2da>
   86c3a:	1f2a      	subs	r2, r5, #4
   86c3c:	2a24      	cmp	r2, #36	; 0x24
   86c3e:	d86e      	bhi.n	86d1e <_realloc_r+0x246>
   86c40:	2a13      	cmp	r2, #19
   86c42:	d842      	bhi.n	86cca <_realloc_r+0x1f2>
   86c44:	4603      	mov	r3, r0
   86c46:	4622      	mov	r2, r4
   86c48:	6811      	ldr	r1, [r2, #0]
   86c4a:	6019      	str	r1, [r3, #0]
   86c4c:	6851      	ldr	r1, [r2, #4]
   86c4e:	6059      	str	r1, [r3, #4]
   86c50:	6892      	ldr	r2, [r2, #8]
   86c52:	609a      	str	r2, [r3, #8]
   86c54:	4621      	mov	r1, r4
   86c56:	4648      	mov	r0, r9
   86c58:	f7fe fde2 	bl	85820 <_free_r>
   86c5c:	e7b6      	b.n	86bcc <_realloc_r+0xf4>
   86c5e:	4611      	mov	r1, r2
   86c60:	b003      	add	sp, #12
   86c62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86c66:	f7ff b8dd 	b.w	85e24 <_malloc_r>
   86c6a:	f8de 2004 	ldr.w	r2, [lr, #4]
   86c6e:	f106 0c10 	add.w	ip, r6, #16
   86c72:	f022 0203 	bic.w	r2, r2, #3
   86c76:	1950      	adds	r0, r2, r5
   86c78:	4560      	cmp	r0, ip
   86c7a:	da3d      	bge.n	86cf8 <_realloc_r+0x220>
   86c7c:	4670      	mov	r0, lr
   86c7e:	e759      	b.n	86b34 <_realloc_r+0x5c>
   86c80:	46d0      	mov	r8, sl
   86c82:	f858 0f08 	ldr.w	r0, [r8, #8]!
   86c86:	f8da 100c 	ldr.w	r1, [sl, #12]
   86c8a:	1f2a      	subs	r2, r5, #4
   86c8c:	2a24      	cmp	r2, #36	; 0x24
   86c8e:	60c1      	str	r1, [r0, #12]
   86c90:	6088      	str	r0, [r1, #8]
   86c92:	f200 80a0 	bhi.w	86dd6 <_realloc_r+0x2fe>
   86c96:	2a13      	cmp	r2, #19
   86c98:	f240 809b 	bls.w	86dd2 <_realloc_r+0x2fa>
   86c9c:	6821      	ldr	r1, [r4, #0]
   86c9e:	2a1b      	cmp	r2, #27
   86ca0:	f8ca 1008 	str.w	r1, [sl, #8]
   86ca4:	6861      	ldr	r1, [r4, #4]
   86ca6:	f8ca 100c 	str.w	r1, [sl, #12]
   86caa:	f200 80b2 	bhi.w	86e12 <_realloc_r+0x33a>
   86cae:	3408      	adds	r4, #8
   86cb0:	f10a 0210 	add.w	r2, sl, #16
   86cb4:	6821      	ldr	r1, [r4, #0]
   86cb6:	461d      	mov	r5, r3
   86cb8:	6011      	str	r1, [r2, #0]
   86cba:	6861      	ldr	r1, [r4, #4]
   86cbc:	4657      	mov	r7, sl
   86cbe:	6051      	str	r1, [r2, #4]
   86cc0:	68a3      	ldr	r3, [r4, #8]
   86cc2:	6093      	str	r3, [r2, #8]
   86cc4:	f8da 3004 	ldr.w	r3, [sl, #4]
   86cc8:	e774      	b.n	86bb4 <_realloc_r+0xdc>
   86cca:	6823      	ldr	r3, [r4, #0]
   86ccc:	2a1b      	cmp	r2, #27
   86cce:	6003      	str	r3, [r0, #0]
   86cd0:	6863      	ldr	r3, [r4, #4]
   86cd2:	6043      	str	r3, [r0, #4]
   86cd4:	d862      	bhi.n	86d9c <_realloc_r+0x2c4>
   86cd6:	f100 0308 	add.w	r3, r0, #8
   86cda:	f104 0208 	add.w	r2, r4, #8
   86cde:	e7b3      	b.n	86c48 <_realloc_r+0x170>
   86ce0:	4643      	mov	r3, r8
   86ce2:	6822      	ldr	r2, [r4, #0]
   86ce4:	4675      	mov	r5, lr
   86ce6:	601a      	str	r2, [r3, #0]
   86ce8:	6862      	ldr	r2, [r4, #4]
   86cea:	4657      	mov	r7, sl
   86cec:	605a      	str	r2, [r3, #4]
   86cee:	68a2      	ldr	r2, [r4, #8]
   86cf0:	609a      	str	r2, [r3, #8]
   86cf2:	f8da 3004 	ldr.w	r3, [sl, #4]
   86cf6:	e75d      	b.n	86bb4 <_realloc_r+0xdc>
   86cf8:	1b83      	subs	r3, r0, r6
   86cfa:	4437      	add	r7, r6
   86cfc:	f043 0301 	orr.w	r3, r3, #1
   86d00:	f8cb 7008 	str.w	r7, [fp, #8]
   86d04:	607b      	str	r3, [r7, #4]
   86d06:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86d0a:	4648      	mov	r0, r9
   86d0c:	f003 0301 	and.w	r3, r3, #1
   86d10:	431e      	orrs	r6, r3
   86d12:	f844 6c04 	str.w	r6, [r4, #-4]
   86d16:	f7ff fbd3 	bl	864c0 <__malloc_unlock>
   86d1a:	4620      	mov	r0, r4
   86d1c:	e75a      	b.n	86bd4 <_realloc_r+0xfc>
   86d1e:	4621      	mov	r1, r4
   86d20:	f7ff fb66 	bl	863f0 <memmove>
   86d24:	e796      	b.n	86c54 <_realloc_r+0x17c>
   86d26:	eb02 0c03 	add.w	ip, r2, r3
   86d2a:	f106 0210 	add.w	r2, r6, #16
   86d2e:	4594      	cmp	ip, r2
   86d30:	f6ff af70 	blt.w	86c14 <_realloc_r+0x13c>
   86d34:	4657      	mov	r7, sl
   86d36:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86d3a:	f8da 300c 	ldr.w	r3, [sl, #12]
   86d3e:	1f2a      	subs	r2, r5, #4
   86d40:	2a24      	cmp	r2, #36	; 0x24
   86d42:	60cb      	str	r3, [r1, #12]
   86d44:	6099      	str	r1, [r3, #8]
   86d46:	f200 8086 	bhi.w	86e56 <_realloc_r+0x37e>
   86d4a:	2a13      	cmp	r2, #19
   86d4c:	d977      	bls.n	86e3e <_realloc_r+0x366>
   86d4e:	6823      	ldr	r3, [r4, #0]
   86d50:	2a1b      	cmp	r2, #27
   86d52:	f8ca 3008 	str.w	r3, [sl, #8]
   86d56:	6863      	ldr	r3, [r4, #4]
   86d58:	f8ca 300c 	str.w	r3, [sl, #12]
   86d5c:	f200 8084 	bhi.w	86e68 <_realloc_r+0x390>
   86d60:	3408      	adds	r4, #8
   86d62:	f10a 0310 	add.w	r3, sl, #16
   86d66:	6822      	ldr	r2, [r4, #0]
   86d68:	601a      	str	r2, [r3, #0]
   86d6a:	6862      	ldr	r2, [r4, #4]
   86d6c:	605a      	str	r2, [r3, #4]
   86d6e:	68a2      	ldr	r2, [r4, #8]
   86d70:	609a      	str	r2, [r3, #8]
   86d72:	ebc6 020c 	rsb	r2, r6, ip
   86d76:	eb0a 0306 	add.w	r3, sl, r6
   86d7a:	f042 0201 	orr.w	r2, r2, #1
   86d7e:	f8cb 3008 	str.w	r3, [fp, #8]
   86d82:	605a      	str	r2, [r3, #4]
   86d84:	f8da 3004 	ldr.w	r3, [sl, #4]
   86d88:	4648      	mov	r0, r9
   86d8a:	f003 0301 	and.w	r3, r3, #1
   86d8e:	431e      	orrs	r6, r3
   86d90:	f8ca 6004 	str.w	r6, [sl, #4]
   86d94:	f7ff fb94 	bl	864c0 <__malloc_unlock>
   86d98:	4638      	mov	r0, r7
   86d9a:	e71b      	b.n	86bd4 <_realloc_r+0xfc>
   86d9c:	68a3      	ldr	r3, [r4, #8]
   86d9e:	2a24      	cmp	r2, #36	; 0x24
   86da0:	6083      	str	r3, [r0, #8]
   86da2:	68e3      	ldr	r3, [r4, #12]
   86da4:	60c3      	str	r3, [r0, #12]
   86da6:	d02b      	beq.n	86e00 <_realloc_r+0x328>
   86da8:	f100 0310 	add.w	r3, r0, #16
   86dac:	f104 0210 	add.w	r2, r4, #16
   86db0:	e74a      	b.n	86c48 <_realloc_r+0x170>
   86db2:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86db6:	46a0      	mov	r8, r4
   86db8:	f022 0203 	bic.w	r2, r2, #3
   86dbc:	4415      	add	r5, r2
   86dbe:	e6f9      	b.n	86bb4 <_realloc_r+0xdc>
   86dc0:	4621      	mov	r1, r4
   86dc2:	4640      	mov	r0, r8
   86dc4:	4675      	mov	r5, lr
   86dc6:	4657      	mov	r7, sl
   86dc8:	f7ff fb12 	bl	863f0 <memmove>
   86dcc:	f8da 3004 	ldr.w	r3, [sl, #4]
   86dd0:	e6f0      	b.n	86bb4 <_realloc_r+0xdc>
   86dd2:	4642      	mov	r2, r8
   86dd4:	e76e      	b.n	86cb4 <_realloc_r+0x1dc>
   86dd6:	4621      	mov	r1, r4
   86dd8:	4640      	mov	r0, r8
   86dda:	461d      	mov	r5, r3
   86ddc:	4657      	mov	r7, sl
   86dde:	f7ff fb07 	bl	863f0 <memmove>
   86de2:	f8da 3004 	ldr.w	r3, [sl, #4]
   86de6:	e6e5      	b.n	86bb4 <_realloc_r+0xdc>
   86de8:	68a3      	ldr	r3, [r4, #8]
   86dea:	2a24      	cmp	r2, #36	; 0x24
   86dec:	f8ca 3010 	str.w	r3, [sl, #16]
   86df0:	68e3      	ldr	r3, [r4, #12]
   86df2:	f8ca 3014 	str.w	r3, [sl, #20]
   86df6:	d018      	beq.n	86e2a <_realloc_r+0x352>
   86df8:	3410      	adds	r4, #16
   86dfa:	f10a 0318 	add.w	r3, sl, #24
   86dfe:	e770      	b.n	86ce2 <_realloc_r+0x20a>
   86e00:	6922      	ldr	r2, [r4, #16]
   86e02:	f100 0318 	add.w	r3, r0, #24
   86e06:	6102      	str	r2, [r0, #16]
   86e08:	6961      	ldr	r1, [r4, #20]
   86e0a:	f104 0218 	add.w	r2, r4, #24
   86e0e:	6141      	str	r1, [r0, #20]
   86e10:	e71a      	b.n	86c48 <_realloc_r+0x170>
   86e12:	68a1      	ldr	r1, [r4, #8]
   86e14:	2a24      	cmp	r2, #36	; 0x24
   86e16:	f8ca 1010 	str.w	r1, [sl, #16]
   86e1a:	68e1      	ldr	r1, [r4, #12]
   86e1c:	f8ca 1014 	str.w	r1, [sl, #20]
   86e20:	d00f      	beq.n	86e42 <_realloc_r+0x36a>
   86e22:	3410      	adds	r4, #16
   86e24:	f10a 0218 	add.w	r2, sl, #24
   86e28:	e744      	b.n	86cb4 <_realloc_r+0x1dc>
   86e2a:	6922      	ldr	r2, [r4, #16]
   86e2c:	f10a 0320 	add.w	r3, sl, #32
   86e30:	f8ca 2018 	str.w	r2, [sl, #24]
   86e34:	6962      	ldr	r2, [r4, #20]
   86e36:	3418      	adds	r4, #24
   86e38:	f8ca 201c 	str.w	r2, [sl, #28]
   86e3c:	e751      	b.n	86ce2 <_realloc_r+0x20a>
   86e3e:	463b      	mov	r3, r7
   86e40:	e791      	b.n	86d66 <_realloc_r+0x28e>
   86e42:	6921      	ldr	r1, [r4, #16]
   86e44:	f10a 0220 	add.w	r2, sl, #32
   86e48:	f8ca 1018 	str.w	r1, [sl, #24]
   86e4c:	6961      	ldr	r1, [r4, #20]
   86e4e:	3418      	adds	r4, #24
   86e50:	f8ca 101c 	str.w	r1, [sl, #28]
   86e54:	e72e      	b.n	86cb4 <_realloc_r+0x1dc>
   86e56:	4621      	mov	r1, r4
   86e58:	4638      	mov	r0, r7
   86e5a:	f8cd c004 	str.w	ip, [sp, #4]
   86e5e:	f7ff fac7 	bl	863f0 <memmove>
   86e62:	f8dd c004 	ldr.w	ip, [sp, #4]
   86e66:	e784      	b.n	86d72 <_realloc_r+0x29a>
   86e68:	68a3      	ldr	r3, [r4, #8]
   86e6a:	2a24      	cmp	r2, #36	; 0x24
   86e6c:	f8ca 3010 	str.w	r3, [sl, #16]
   86e70:	68e3      	ldr	r3, [r4, #12]
   86e72:	f8ca 3014 	str.w	r3, [sl, #20]
   86e76:	d003      	beq.n	86e80 <_realloc_r+0x3a8>
   86e78:	3410      	adds	r4, #16
   86e7a:	f10a 0318 	add.w	r3, sl, #24
   86e7e:	e772      	b.n	86d66 <_realloc_r+0x28e>
   86e80:	6922      	ldr	r2, [r4, #16]
   86e82:	f10a 0320 	add.w	r3, sl, #32
   86e86:	f8ca 2018 	str.w	r2, [sl, #24]
   86e8a:	6962      	ldr	r2, [r4, #20]
   86e8c:	3418      	adds	r4, #24
   86e8e:	f8ca 201c 	str.w	r2, [sl, #28]
   86e92:	e768      	b.n	86d66 <_realloc_r+0x28e>
   86e94:	20070628 	.word	0x20070628

00086e98 <__fpclassifyd>:
   86e98:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   86e9c:	b410      	push	{r4}
   86e9e:	d008      	beq.n	86eb2 <__fpclassifyd+0x1a>
   86ea0:	4a0f      	ldr	r2, [pc, #60]	; (86ee0 <__fpclassifyd+0x48>)
   86ea2:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   86ea6:	4294      	cmp	r4, r2
   86ea8:	d80a      	bhi.n	86ec0 <__fpclassifyd+0x28>
   86eaa:	2004      	movs	r0, #4
   86eac:	f85d 4b04 	ldr.w	r4, [sp], #4
   86eb0:	4770      	bx	lr
   86eb2:	2800      	cmp	r0, #0
   86eb4:	bf0c      	ite	eq
   86eb6:	2002      	moveq	r0, #2
   86eb8:	2003      	movne	r0, #3
   86eba:	f85d 4b04 	ldr.w	r4, [sp], #4
   86ebe:	4770      	bx	lr
   86ec0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   86ec4:	d201      	bcs.n	86eca <__fpclassifyd+0x32>
   86ec6:	2003      	movs	r0, #3
   86ec8:	e7f7      	b.n	86eba <__fpclassifyd+0x22>
   86eca:	4a06      	ldr	r2, [pc, #24]	; (86ee4 <__fpclassifyd+0x4c>)
   86ecc:	4293      	cmp	r3, r2
   86ece:	d001      	beq.n	86ed4 <__fpclassifyd+0x3c>
   86ed0:	2000      	movs	r0, #0
   86ed2:	e7f2      	b.n	86eba <__fpclassifyd+0x22>
   86ed4:	f1d0 0001 	rsbs	r0, r0, #1
   86ed8:	bf38      	it	cc
   86eda:	2000      	movcc	r0, #0
   86edc:	e7ed      	b.n	86eba <__fpclassifyd+0x22>
   86ede:	bf00      	nop
   86ee0:	7fdfffff 	.word	0x7fdfffff
   86ee4:	7ff00000 	.word	0x7ff00000

00086ee8 <_sbrk_r>:
   86ee8:	b538      	push	{r3, r4, r5, lr}
   86eea:	4c07      	ldr	r4, [pc, #28]	; (86f08 <_sbrk_r+0x20>)
   86eec:	2300      	movs	r3, #0
   86eee:	4605      	mov	r5, r0
   86ef0:	4608      	mov	r0, r1
   86ef2:	6023      	str	r3, [r4, #0]
   86ef4:	f7fa fe8e 	bl	81c14 <_sbrk>
   86ef8:	1c43      	adds	r3, r0, #1
   86efa:	d000      	beq.n	86efe <_sbrk_r+0x16>
   86efc:	bd38      	pop	{r3, r4, r5, pc}
   86efe:	6823      	ldr	r3, [r4, #0]
   86f00:	2b00      	cmp	r3, #0
   86f02:	d0fb      	beq.n	86efc <_sbrk_r+0x14>
   86f04:	602b      	str	r3, [r5, #0]
   86f06:	bd38      	pop	{r3, r4, r5, pc}
   86f08:	20078d64 	.word	0x20078d64

00086f0c <__sread>:
   86f0c:	b510      	push	{r4, lr}
   86f0e:	460c      	mov	r4, r1
   86f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86f14:	f000 fa1e 	bl	87354 <_read_r>
   86f18:	2800      	cmp	r0, #0
   86f1a:	db03      	blt.n	86f24 <__sread+0x18>
   86f1c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   86f1e:	4403      	add	r3, r0
   86f20:	6523      	str	r3, [r4, #80]	; 0x50
   86f22:	bd10      	pop	{r4, pc}
   86f24:	89a3      	ldrh	r3, [r4, #12]
   86f26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86f2a:	81a3      	strh	r3, [r4, #12]
   86f2c:	bd10      	pop	{r4, pc}
   86f2e:	bf00      	nop

00086f30 <__swrite>:
   86f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86f34:	460c      	mov	r4, r1
   86f36:	8989      	ldrh	r1, [r1, #12]
   86f38:	461d      	mov	r5, r3
   86f3a:	05cb      	lsls	r3, r1, #23
   86f3c:	4616      	mov	r6, r2
   86f3e:	4607      	mov	r7, r0
   86f40:	d506      	bpl.n	86f50 <__swrite+0x20>
   86f42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86f46:	2200      	movs	r2, #0
   86f48:	2302      	movs	r3, #2
   86f4a:	f000 f9ef 	bl	8732c <_lseek_r>
   86f4e:	89a1      	ldrh	r1, [r4, #12]
   86f50:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86f54:	81a1      	strh	r1, [r4, #12]
   86f56:	4638      	mov	r0, r7
   86f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86f5c:	4632      	mov	r2, r6
   86f5e:	462b      	mov	r3, r5
   86f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86f64:	f000 b8ca 	b.w	870fc <_write_r>

00086f68 <__sseek>:
   86f68:	b510      	push	{r4, lr}
   86f6a:	460c      	mov	r4, r1
   86f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86f70:	f000 f9dc 	bl	8732c <_lseek_r>
   86f74:	89a3      	ldrh	r3, [r4, #12]
   86f76:	1c42      	adds	r2, r0, #1
   86f78:	bf0e      	itee	eq
   86f7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   86f7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   86f82:	6520      	strne	r0, [r4, #80]	; 0x50
   86f84:	81a3      	strh	r3, [r4, #12]
   86f86:	bd10      	pop	{r4, pc}

00086f88 <__sclose>:
   86f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86f8c:	f000 b94e 	b.w	8722c <_close_r>

00086f90 <__ssprint_r>:
   86f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86f94:	6894      	ldr	r4, [r2, #8]
   86f96:	b083      	sub	sp, #12
   86f98:	4692      	mov	sl, r2
   86f9a:	4680      	mov	r8, r0
   86f9c:	460d      	mov	r5, r1
   86f9e:	6816      	ldr	r6, [r2, #0]
   86fa0:	2c00      	cmp	r4, #0
   86fa2:	d06f      	beq.n	87084 <__ssprint_r+0xf4>
   86fa4:	f04f 0b00 	mov.w	fp, #0
   86fa8:	6808      	ldr	r0, [r1, #0]
   86faa:	688b      	ldr	r3, [r1, #8]
   86fac:	465c      	mov	r4, fp
   86fae:	2c00      	cmp	r4, #0
   86fb0:	d043      	beq.n	8703a <__ssprint_r+0xaa>
   86fb2:	429c      	cmp	r4, r3
   86fb4:	461f      	mov	r7, r3
   86fb6:	d345      	bcc.n	87044 <__ssprint_r+0xb4>
   86fb8:	89ab      	ldrh	r3, [r5, #12]
   86fba:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86fbe:	d044      	beq.n	8704a <__ssprint_r+0xba>
   86fc0:	696f      	ldr	r7, [r5, #20]
   86fc2:	6929      	ldr	r1, [r5, #16]
   86fc4:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   86fc8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   86fcc:	ebc1 0900 	rsb	r9, r1, r0
   86fd0:	1c62      	adds	r2, r4, #1
   86fd2:	107f      	asrs	r7, r7, #1
   86fd4:	444a      	add	r2, r9
   86fd6:	4297      	cmp	r7, r2
   86fd8:	bf34      	ite	cc
   86fda:	4617      	movcc	r7, r2
   86fdc:	463a      	movcs	r2, r7
   86fde:	055b      	lsls	r3, r3, #21
   86fe0:	d535      	bpl.n	8704e <__ssprint_r+0xbe>
   86fe2:	4611      	mov	r1, r2
   86fe4:	4640      	mov	r0, r8
   86fe6:	f7fe ff1d 	bl	85e24 <_malloc_r>
   86fea:	2800      	cmp	r0, #0
   86fec:	d039      	beq.n	87062 <__ssprint_r+0xd2>
   86fee:	6929      	ldr	r1, [r5, #16]
   86ff0:	464a      	mov	r2, r9
   86ff2:	9001      	str	r0, [sp, #4]
   86ff4:	f7fa feae 	bl	81d54 <memcpy>
   86ff8:	89aa      	ldrh	r2, [r5, #12]
   86ffa:	9b01      	ldr	r3, [sp, #4]
   86ffc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   87000:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   87004:	81aa      	strh	r2, [r5, #12]
   87006:	ebc9 0207 	rsb	r2, r9, r7
   8700a:	eb03 0009 	add.w	r0, r3, r9
   8700e:	616f      	str	r7, [r5, #20]
   87010:	612b      	str	r3, [r5, #16]
   87012:	6028      	str	r0, [r5, #0]
   87014:	60aa      	str	r2, [r5, #8]
   87016:	4627      	mov	r7, r4
   87018:	46a1      	mov	r9, r4
   8701a:	464a      	mov	r2, r9
   8701c:	4659      	mov	r1, fp
   8701e:	f7ff f9e7 	bl	863f0 <memmove>
   87022:	f8da 2008 	ldr.w	r2, [sl, #8]
   87026:	68ab      	ldr	r3, [r5, #8]
   87028:	6828      	ldr	r0, [r5, #0]
   8702a:	1bdb      	subs	r3, r3, r7
   8702c:	4448      	add	r0, r9
   8702e:	1b14      	subs	r4, r2, r4
   87030:	60ab      	str	r3, [r5, #8]
   87032:	6028      	str	r0, [r5, #0]
   87034:	f8ca 4008 	str.w	r4, [sl, #8]
   87038:	b324      	cbz	r4, 87084 <__ssprint_r+0xf4>
   8703a:	f8d6 b000 	ldr.w	fp, [r6]
   8703e:	6874      	ldr	r4, [r6, #4]
   87040:	3608      	adds	r6, #8
   87042:	e7b4      	b.n	86fae <__ssprint_r+0x1e>
   87044:	4627      	mov	r7, r4
   87046:	46a1      	mov	r9, r4
   87048:	e7e7      	b.n	8701a <__ssprint_r+0x8a>
   8704a:	46b9      	mov	r9, r7
   8704c:	e7e5      	b.n	8701a <__ssprint_r+0x8a>
   8704e:	4640      	mov	r0, r8
   87050:	f7ff fd42 	bl	86ad8 <_realloc_r>
   87054:	4603      	mov	r3, r0
   87056:	2800      	cmp	r0, #0
   87058:	d1d5      	bne.n	87006 <__ssprint_r+0x76>
   8705a:	4640      	mov	r0, r8
   8705c:	6929      	ldr	r1, [r5, #16]
   8705e:	f7fe fbdf 	bl	85820 <_free_r>
   87062:	89aa      	ldrh	r2, [r5, #12]
   87064:	230c      	movs	r3, #12
   87066:	f8c8 3000 	str.w	r3, [r8]
   8706a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8706e:	2300      	movs	r3, #0
   87070:	f04f 30ff 	mov.w	r0, #4294967295
   87074:	81aa      	strh	r2, [r5, #12]
   87076:	f8ca 3008 	str.w	r3, [sl, #8]
   8707a:	f8ca 3004 	str.w	r3, [sl, #4]
   8707e:	b003      	add	sp, #12
   87080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87084:	4620      	mov	r0, r4
   87086:	f8ca 4004 	str.w	r4, [sl, #4]
   8708a:	b003      	add	sp, #12
   8708c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00087090 <_wcrtomb_r>:
   87090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87094:	461e      	mov	r6, r3
   87096:	b086      	sub	sp, #24
   87098:	460c      	mov	r4, r1
   8709a:	4605      	mov	r5, r0
   8709c:	4617      	mov	r7, r2
   8709e:	4b0f      	ldr	r3, [pc, #60]	; (870dc <_wcrtomb_r+0x4c>)
   870a0:	b191      	cbz	r1, 870c8 <_wcrtomb_r+0x38>
   870a2:	f8d3 8000 	ldr.w	r8, [r3]
   870a6:	f7fe fe37 	bl	85d18 <__locale_charset>
   870aa:	9600      	str	r6, [sp, #0]
   870ac:	4603      	mov	r3, r0
   870ae:	4621      	mov	r1, r4
   870b0:	463a      	mov	r2, r7
   870b2:	4628      	mov	r0, r5
   870b4:	47c0      	blx	r8
   870b6:	1c43      	adds	r3, r0, #1
   870b8:	d103      	bne.n	870c2 <_wcrtomb_r+0x32>
   870ba:	2200      	movs	r2, #0
   870bc:	238a      	movs	r3, #138	; 0x8a
   870be:	6032      	str	r2, [r6, #0]
   870c0:	602b      	str	r3, [r5, #0]
   870c2:	b006      	add	sp, #24
   870c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   870c8:	681f      	ldr	r7, [r3, #0]
   870ca:	f7fe fe25 	bl	85d18 <__locale_charset>
   870ce:	9600      	str	r6, [sp, #0]
   870d0:	4603      	mov	r3, r0
   870d2:	4622      	mov	r2, r4
   870d4:	4628      	mov	r0, r5
   870d6:	a903      	add	r1, sp, #12
   870d8:	47b8      	blx	r7
   870da:	e7ec      	b.n	870b6 <_wcrtomb_r+0x26>
   870dc:	20070a38 	.word	0x20070a38

000870e0 <__ascii_wctomb>:
   870e0:	b121      	cbz	r1, 870ec <__ascii_wctomb+0xc>
   870e2:	2aff      	cmp	r2, #255	; 0xff
   870e4:	d804      	bhi.n	870f0 <__ascii_wctomb+0x10>
   870e6:	700a      	strb	r2, [r1, #0]
   870e8:	2001      	movs	r0, #1
   870ea:	4770      	bx	lr
   870ec:	4608      	mov	r0, r1
   870ee:	4770      	bx	lr
   870f0:	238a      	movs	r3, #138	; 0x8a
   870f2:	6003      	str	r3, [r0, #0]
   870f4:	f04f 30ff 	mov.w	r0, #4294967295
   870f8:	4770      	bx	lr
   870fa:	bf00      	nop

000870fc <_write_r>:
   870fc:	b570      	push	{r4, r5, r6, lr}
   870fe:	4c08      	ldr	r4, [pc, #32]	; (87120 <_write_r+0x24>)
   87100:	4606      	mov	r6, r0
   87102:	2500      	movs	r5, #0
   87104:	4608      	mov	r0, r1
   87106:	4611      	mov	r1, r2
   87108:	461a      	mov	r2, r3
   8710a:	6025      	str	r5, [r4, #0]
   8710c:	f7fa f95e 	bl	813cc <_write>
   87110:	1c43      	adds	r3, r0, #1
   87112:	d000      	beq.n	87116 <_write_r+0x1a>
   87114:	bd70      	pop	{r4, r5, r6, pc}
   87116:	6823      	ldr	r3, [r4, #0]
   87118:	2b00      	cmp	r3, #0
   8711a:	d0fb      	beq.n	87114 <_write_r+0x18>
   8711c:	6033      	str	r3, [r6, #0]
   8711e:	bd70      	pop	{r4, r5, r6, pc}
   87120:	20078d64 	.word	0x20078d64

00087124 <__register_exitproc>:
   87124:	b5f0      	push	{r4, r5, r6, r7, lr}
   87126:	4c27      	ldr	r4, [pc, #156]	; (871c4 <__register_exitproc+0xa0>)
   87128:	b085      	sub	sp, #20
   8712a:	6826      	ldr	r6, [r4, #0]
   8712c:	4607      	mov	r7, r0
   8712e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   87132:	2c00      	cmp	r4, #0
   87134:	d040      	beq.n	871b8 <__register_exitproc+0x94>
   87136:	6865      	ldr	r5, [r4, #4]
   87138:	2d1f      	cmp	r5, #31
   8713a:	dd1e      	ble.n	8717a <__register_exitproc+0x56>
   8713c:	4822      	ldr	r0, [pc, #136]	; (871c8 <__register_exitproc+0xa4>)
   8713e:	b918      	cbnz	r0, 87148 <__register_exitproc+0x24>
   87140:	f04f 30ff 	mov.w	r0, #4294967295
   87144:	b005      	add	sp, #20
   87146:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87148:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8714c:	9103      	str	r1, [sp, #12]
   8714e:	9202      	str	r2, [sp, #8]
   87150:	9301      	str	r3, [sp, #4]
   87152:	f7fe fe5f 	bl	85e14 <malloc>
   87156:	9903      	ldr	r1, [sp, #12]
   87158:	4604      	mov	r4, r0
   8715a:	9a02      	ldr	r2, [sp, #8]
   8715c:	9b01      	ldr	r3, [sp, #4]
   8715e:	2800      	cmp	r0, #0
   87160:	d0ee      	beq.n	87140 <__register_exitproc+0x1c>
   87162:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   87166:	2000      	movs	r0, #0
   87168:	6025      	str	r5, [r4, #0]
   8716a:	6060      	str	r0, [r4, #4]
   8716c:	4605      	mov	r5, r0
   8716e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   87172:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   87176:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8717a:	b93f      	cbnz	r7, 8718c <__register_exitproc+0x68>
   8717c:	1c6b      	adds	r3, r5, #1
   8717e:	2000      	movs	r0, #0
   87180:	3502      	adds	r5, #2
   87182:	6063      	str	r3, [r4, #4]
   87184:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   87188:	b005      	add	sp, #20
   8718a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8718c:	2601      	movs	r6, #1
   8718e:	40ae      	lsls	r6, r5
   87190:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   87194:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   87198:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8719c:	2f02      	cmp	r7, #2
   8719e:	ea42 0206 	orr.w	r2, r2, r6
   871a2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   871a6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   871aa:	d1e7      	bne.n	8717c <__register_exitproc+0x58>
   871ac:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   871b0:	431e      	orrs	r6, r3
   871b2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   871b6:	e7e1      	b.n	8717c <__register_exitproc+0x58>
   871b8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   871bc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   871c0:	e7b9      	b.n	87136 <__register_exitproc+0x12>
   871c2:	bf00      	nop
   871c4:	0008837c 	.word	0x0008837c
   871c8:	00085e15 	.word	0x00085e15

000871cc <_calloc_r>:
   871cc:	b510      	push	{r4, lr}
   871ce:	fb02 f101 	mul.w	r1, r2, r1
   871d2:	f7fe fe27 	bl	85e24 <_malloc_r>
   871d6:	4604      	mov	r4, r0
   871d8:	b168      	cbz	r0, 871f6 <_calloc_r+0x2a>
   871da:	f850 2c04 	ldr.w	r2, [r0, #-4]
   871de:	f022 0203 	bic.w	r2, r2, #3
   871e2:	3a04      	subs	r2, #4
   871e4:	2a24      	cmp	r2, #36	; 0x24
   871e6:	d818      	bhi.n	8721a <_calloc_r+0x4e>
   871e8:	2a13      	cmp	r2, #19
   871ea:	d806      	bhi.n	871fa <_calloc_r+0x2e>
   871ec:	4603      	mov	r3, r0
   871ee:	2200      	movs	r2, #0
   871f0:	601a      	str	r2, [r3, #0]
   871f2:	605a      	str	r2, [r3, #4]
   871f4:	609a      	str	r2, [r3, #8]
   871f6:	4620      	mov	r0, r4
   871f8:	bd10      	pop	{r4, pc}
   871fa:	2300      	movs	r3, #0
   871fc:	2a1b      	cmp	r2, #27
   871fe:	6003      	str	r3, [r0, #0]
   87200:	6043      	str	r3, [r0, #4]
   87202:	d90f      	bls.n	87224 <_calloc_r+0x58>
   87204:	2a24      	cmp	r2, #36	; 0x24
   87206:	6083      	str	r3, [r0, #8]
   87208:	60c3      	str	r3, [r0, #12]
   8720a:	bf05      	ittet	eq
   8720c:	6103      	streq	r3, [r0, #16]
   8720e:	6143      	streq	r3, [r0, #20]
   87210:	f100 0310 	addne.w	r3, r0, #16
   87214:	f100 0318 	addeq.w	r3, r0, #24
   87218:	e7e9      	b.n	871ee <_calloc_r+0x22>
   8721a:	2100      	movs	r1, #0
   8721c:	f7fa fe10 	bl	81e40 <memset>
   87220:	4620      	mov	r0, r4
   87222:	bd10      	pop	{r4, pc}
   87224:	f100 0308 	add.w	r3, r0, #8
   87228:	e7e1      	b.n	871ee <_calloc_r+0x22>
   8722a:	bf00      	nop

0008722c <_close_r>:
   8722c:	b538      	push	{r3, r4, r5, lr}
   8722e:	4c07      	ldr	r4, [pc, #28]	; (8724c <_close_r+0x20>)
   87230:	2300      	movs	r3, #0
   87232:	4605      	mov	r5, r0
   87234:	4608      	mov	r0, r1
   87236:	6023      	str	r3, [r4, #0]
   87238:	f7fa fd06 	bl	81c48 <_close>
   8723c:	1c43      	adds	r3, r0, #1
   8723e:	d000      	beq.n	87242 <_close_r+0x16>
   87240:	bd38      	pop	{r3, r4, r5, pc}
   87242:	6823      	ldr	r3, [r4, #0]
   87244:	2b00      	cmp	r3, #0
   87246:	d0fb      	beq.n	87240 <_close_r+0x14>
   87248:	602b      	str	r3, [r5, #0]
   8724a:	bd38      	pop	{r3, r4, r5, pc}
   8724c:	20078d64 	.word	0x20078d64

00087250 <_fclose_r>:
   87250:	b570      	push	{r4, r5, r6, lr}
   87252:	460c      	mov	r4, r1
   87254:	4605      	mov	r5, r0
   87256:	b131      	cbz	r1, 87266 <_fclose_r+0x16>
   87258:	b110      	cbz	r0, 87260 <_fclose_r+0x10>
   8725a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8725c:	2b00      	cmp	r3, #0
   8725e:	d02f      	beq.n	872c0 <_fclose_r+0x70>
   87260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87264:	b90b      	cbnz	r3, 8726a <_fclose_r+0x1a>
   87266:	2000      	movs	r0, #0
   87268:	bd70      	pop	{r4, r5, r6, pc}
   8726a:	4628      	mov	r0, r5
   8726c:	4621      	mov	r1, r4
   8726e:	f7fe f977 	bl	85560 <_fflush_r>
   87272:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   87274:	4606      	mov	r6, r0
   87276:	b133      	cbz	r3, 87286 <_fclose_r+0x36>
   87278:	4628      	mov	r0, r5
   8727a:	69e1      	ldr	r1, [r4, #28]
   8727c:	4798      	blx	r3
   8727e:	2800      	cmp	r0, #0
   87280:	bfb8      	it	lt
   87282:	f04f 36ff 	movlt.w	r6, #4294967295
   87286:	89a3      	ldrh	r3, [r4, #12]
   87288:	061b      	lsls	r3, r3, #24
   8728a:	d41c      	bmi.n	872c6 <_fclose_r+0x76>
   8728c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8728e:	b141      	cbz	r1, 872a2 <_fclose_r+0x52>
   87290:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87294:	4299      	cmp	r1, r3
   87296:	d002      	beq.n	8729e <_fclose_r+0x4e>
   87298:	4628      	mov	r0, r5
   8729a:	f7fe fac1 	bl	85820 <_free_r>
   8729e:	2300      	movs	r3, #0
   872a0:	6323      	str	r3, [r4, #48]	; 0x30
   872a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   872a4:	b121      	cbz	r1, 872b0 <_fclose_r+0x60>
   872a6:	4628      	mov	r0, r5
   872a8:	f7fe faba 	bl	85820 <_free_r>
   872ac:	2300      	movs	r3, #0
   872ae:	6463      	str	r3, [r4, #68]	; 0x44
   872b0:	f7fe f9ec 	bl	8568c <__sfp_lock_acquire>
   872b4:	2300      	movs	r3, #0
   872b6:	81a3      	strh	r3, [r4, #12]
   872b8:	f7fe f9ea 	bl	85690 <__sfp_lock_release>
   872bc:	4630      	mov	r0, r6
   872be:	bd70      	pop	{r4, r5, r6, pc}
   872c0:	f7fe f96a 	bl	85598 <__sinit>
   872c4:	e7cc      	b.n	87260 <_fclose_r+0x10>
   872c6:	4628      	mov	r0, r5
   872c8:	6921      	ldr	r1, [r4, #16]
   872ca:	f7fe faa9 	bl	85820 <_free_r>
   872ce:	e7dd      	b.n	8728c <_fclose_r+0x3c>

000872d0 <fclose>:
   872d0:	4b02      	ldr	r3, [pc, #8]	; (872dc <fclose+0xc>)
   872d2:	4601      	mov	r1, r0
   872d4:	6818      	ldr	r0, [r3, #0]
   872d6:	f7ff bfbb 	b.w	87250 <_fclose_r>
   872da:	bf00      	nop
   872dc:	200705c8 	.word	0x200705c8

000872e0 <_fstat_r>:
   872e0:	b538      	push	{r3, r4, r5, lr}
   872e2:	4c08      	ldr	r4, [pc, #32]	; (87304 <_fstat_r+0x24>)
   872e4:	2300      	movs	r3, #0
   872e6:	4605      	mov	r5, r0
   872e8:	4608      	mov	r0, r1
   872ea:	4611      	mov	r1, r2
   872ec:	6023      	str	r3, [r4, #0]
   872ee:	f7fa fcaf 	bl	81c50 <_fstat>
   872f2:	1c43      	adds	r3, r0, #1
   872f4:	d000      	beq.n	872f8 <_fstat_r+0x18>
   872f6:	bd38      	pop	{r3, r4, r5, pc}
   872f8:	6823      	ldr	r3, [r4, #0]
   872fa:	2b00      	cmp	r3, #0
   872fc:	d0fb      	beq.n	872f6 <_fstat_r+0x16>
   872fe:	602b      	str	r3, [r5, #0]
   87300:	bd38      	pop	{r3, r4, r5, pc}
   87302:	bf00      	nop
   87304:	20078d64 	.word	0x20078d64

00087308 <_isatty_r>:
   87308:	b538      	push	{r3, r4, r5, lr}
   8730a:	4c07      	ldr	r4, [pc, #28]	; (87328 <_isatty_r+0x20>)
   8730c:	2300      	movs	r3, #0
   8730e:	4605      	mov	r5, r0
   87310:	4608      	mov	r0, r1
   87312:	6023      	str	r3, [r4, #0]
   87314:	f7fa fca2 	bl	81c5c <_isatty>
   87318:	1c43      	adds	r3, r0, #1
   8731a:	d000      	beq.n	8731e <_isatty_r+0x16>
   8731c:	bd38      	pop	{r3, r4, r5, pc}
   8731e:	6823      	ldr	r3, [r4, #0]
   87320:	2b00      	cmp	r3, #0
   87322:	d0fb      	beq.n	8731c <_isatty_r+0x14>
   87324:	602b      	str	r3, [r5, #0]
   87326:	bd38      	pop	{r3, r4, r5, pc}
   87328:	20078d64 	.word	0x20078d64

0008732c <_lseek_r>:
   8732c:	b570      	push	{r4, r5, r6, lr}
   8732e:	4c08      	ldr	r4, [pc, #32]	; (87350 <_lseek_r+0x24>)
   87330:	4606      	mov	r6, r0
   87332:	2500      	movs	r5, #0
   87334:	4608      	mov	r0, r1
   87336:	4611      	mov	r1, r2
   87338:	461a      	mov	r2, r3
   8733a:	6025      	str	r5, [r4, #0]
   8733c:	f7fa fc90 	bl	81c60 <_lseek>
   87340:	1c43      	adds	r3, r0, #1
   87342:	d000      	beq.n	87346 <_lseek_r+0x1a>
   87344:	bd70      	pop	{r4, r5, r6, pc}
   87346:	6823      	ldr	r3, [r4, #0]
   87348:	2b00      	cmp	r3, #0
   8734a:	d0fb      	beq.n	87344 <_lseek_r+0x18>
   8734c:	6033      	str	r3, [r6, #0]
   8734e:	bd70      	pop	{r4, r5, r6, pc}
   87350:	20078d64 	.word	0x20078d64

00087354 <_read_r>:
   87354:	b570      	push	{r4, r5, r6, lr}
   87356:	4c08      	ldr	r4, [pc, #32]	; (87378 <_read_r+0x24>)
   87358:	4606      	mov	r6, r0
   8735a:	2500      	movs	r5, #0
   8735c:	4608      	mov	r0, r1
   8735e:	4611      	mov	r1, r2
   87360:	461a      	mov	r2, r3
   87362:	6025      	str	r5, [r4, #0]
   87364:	f7f8 ff80 	bl	80268 <_read>
   87368:	1c43      	adds	r3, r0, #1
   8736a:	d000      	beq.n	8736e <_read_r+0x1a>
   8736c:	bd70      	pop	{r4, r5, r6, pc}
   8736e:	6823      	ldr	r3, [r4, #0]
   87370:	2b00      	cmp	r3, #0
   87372:	d0fb      	beq.n	8736c <_read_r+0x18>
   87374:	6033      	str	r3, [r6, #0]
   87376:	bd70      	pop	{r4, r5, r6, pc}
   87378:	20078d64 	.word	0x20078d64

0008737c <__aeabi_drsub>:
   8737c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   87380:	e002      	b.n	87388 <__adddf3>
   87382:	bf00      	nop

00087384 <__aeabi_dsub>:
   87384:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00087388 <__adddf3>:
   87388:	b530      	push	{r4, r5, lr}
   8738a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8738e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   87392:	ea94 0f05 	teq	r4, r5
   87396:	bf08      	it	eq
   87398:	ea90 0f02 	teqeq	r0, r2
   8739c:	bf1f      	itttt	ne
   8739e:	ea54 0c00 	orrsne.w	ip, r4, r0
   873a2:	ea55 0c02 	orrsne.w	ip, r5, r2
   873a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   873aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   873ae:	f000 80e2 	beq.w	87576 <__adddf3+0x1ee>
   873b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   873b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   873ba:	bfb8      	it	lt
   873bc:	426d      	neglt	r5, r5
   873be:	dd0c      	ble.n	873da <__adddf3+0x52>
   873c0:	442c      	add	r4, r5
   873c2:	ea80 0202 	eor.w	r2, r0, r2
   873c6:	ea81 0303 	eor.w	r3, r1, r3
   873ca:	ea82 0000 	eor.w	r0, r2, r0
   873ce:	ea83 0101 	eor.w	r1, r3, r1
   873d2:	ea80 0202 	eor.w	r2, r0, r2
   873d6:	ea81 0303 	eor.w	r3, r1, r3
   873da:	2d36      	cmp	r5, #54	; 0x36
   873dc:	bf88      	it	hi
   873de:	bd30      	pophi	{r4, r5, pc}
   873e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   873e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   873e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   873ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   873f0:	d002      	beq.n	873f8 <__adddf3+0x70>
   873f2:	4240      	negs	r0, r0
   873f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   873f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   873fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   87400:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   87404:	d002      	beq.n	8740c <__adddf3+0x84>
   87406:	4252      	negs	r2, r2
   87408:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8740c:	ea94 0f05 	teq	r4, r5
   87410:	f000 80a7 	beq.w	87562 <__adddf3+0x1da>
   87414:	f1a4 0401 	sub.w	r4, r4, #1
   87418:	f1d5 0e20 	rsbs	lr, r5, #32
   8741c:	db0d      	blt.n	8743a <__adddf3+0xb2>
   8741e:	fa02 fc0e 	lsl.w	ip, r2, lr
   87422:	fa22 f205 	lsr.w	r2, r2, r5
   87426:	1880      	adds	r0, r0, r2
   87428:	f141 0100 	adc.w	r1, r1, #0
   8742c:	fa03 f20e 	lsl.w	r2, r3, lr
   87430:	1880      	adds	r0, r0, r2
   87432:	fa43 f305 	asr.w	r3, r3, r5
   87436:	4159      	adcs	r1, r3
   87438:	e00e      	b.n	87458 <__adddf3+0xd0>
   8743a:	f1a5 0520 	sub.w	r5, r5, #32
   8743e:	f10e 0e20 	add.w	lr, lr, #32
   87442:	2a01      	cmp	r2, #1
   87444:	fa03 fc0e 	lsl.w	ip, r3, lr
   87448:	bf28      	it	cs
   8744a:	f04c 0c02 	orrcs.w	ip, ip, #2
   8744e:	fa43 f305 	asr.w	r3, r3, r5
   87452:	18c0      	adds	r0, r0, r3
   87454:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   87458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8745c:	d507      	bpl.n	8746e <__adddf3+0xe6>
   8745e:	f04f 0e00 	mov.w	lr, #0
   87462:	f1dc 0c00 	rsbs	ip, ip, #0
   87466:	eb7e 0000 	sbcs.w	r0, lr, r0
   8746a:	eb6e 0101 	sbc.w	r1, lr, r1
   8746e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   87472:	d31b      	bcc.n	874ac <__adddf3+0x124>
   87474:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   87478:	d30c      	bcc.n	87494 <__adddf3+0x10c>
   8747a:	0849      	lsrs	r1, r1, #1
   8747c:	ea5f 0030 	movs.w	r0, r0, rrx
   87480:	ea4f 0c3c 	mov.w	ip, ip, rrx
   87484:	f104 0401 	add.w	r4, r4, #1
   87488:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8748c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   87490:	f080 809a 	bcs.w	875c8 <__adddf3+0x240>
   87494:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   87498:	bf08      	it	eq
   8749a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8749e:	f150 0000 	adcs.w	r0, r0, #0
   874a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   874a6:	ea41 0105 	orr.w	r1, r1, r5
   874aa:	bd30      	pop	{r4, r5, pc}
   874ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   874b0:	4140      	adcs	r0, r0
   874b2:	eb41 0101 	adc.w	r1, r1, r1
   874b6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   874ba:	f1a4 0401 	sub.w	r4, r4, #1
   874be:	d1e9      	bne.n	87494 <__adddf3+0x10c>
   874c0:	f091 0f00 	teq	r1, #0
   874c4:	bf04      	itt	eq
   874c6:	4601      	moveq	r1, r0
   874c8:	2000      	moveq	r0, #0
   874ca:	fab1 f381 	clz	r3, r1
   874ce:	bf08      	it	eq
   874d0:	3320      	addeq	r3, #32
   874d2:	f1a3 030b 	sub.w	r3, r3, #11
   874d6:	f1b3 0220 	subs.w	r2, r3, #32
   874da:	da0c      	bge.n	874f6 <__adddf3+0x16e>
   874dc:	320c      	adds	r2, #12
   874de:	dd08      	ble.n	874f2 <__adddf3+0x16a>
   874e0:	f102 0c14 	add.w	ip, r2, #20
   874e4:	f1c2 020c 	rsb	r2, r2, #12
   874e8:	fa01 f00c 	lsl.w	r0, r1, ip
   874ec:	fa21 f102 	lsr.w	r1, r1, r2
   874f0:	e00c      	b.n	8750c <__adddf3+0x184>
   874f2:	f102 0214 	add.w	r2, r2, #20
   874f6:	bfd8      	it	le
   874f8:	f1c2 0c20 	rsble	ip, r2, #32
   874fc:	fa01 f102 	lsl.w	r1, r1, r2
   87500:	fa20 fc0c 	lsr.w	ip, r0, ip
   87504:	bfdc      	itt	le
   87506:	ea41 010c 	orrle.w	r1, r1, ip
   8750a:	4090      	lslle	r0, r2
   8750c:	1ae4      	subs	r4, r4, r3
   8750e:	bfa2      	ittt	ge
   87510:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   87514:	4329      	orrge	r1, r5
   87516:	bd30      	popge	{r4, r5, pc}
   87518:	ea6f 0404 	mvn.w	r4, r4
   8751c:	3c1f      	subs	r4, #31
   8751e:	da1c      	bge.n	8755a <__adddf3+0x1d2>
   87520:	340c      	adds	r4, #12
   87522:	dc0e      	bgt.n	87542 <__adddf3+0x1ba>
   87524:	f104 0414 	add.w	r4, r4, #20
   87528:	f1c4 0220 	rsb	r2, r4, #32
   8752c:	fa20 f004 	lsr.w	r0, r0, r4
   87530:	fa01 f302 	lsl.w	r3, r1, r2
   87534:	ea40 0003 	orr.w	r0, r0, r3
   87538:	fa21 f304 	lsr.w	r3, r1, r4
   8753c:	ea45 0103 	orr.w	r1, r5, r3
   87540:	bd30      	pop	{r4, r5, pc}
   87542:	f1c4 040c 	rsb	r4, r4, #12
   87546:	f1c4 0220 	rsb	r2, r4, #32
   8754a:	fa20 f002 	lsr.w	r0, r0, r2
   8754e:	fa01 f304 	lsl.w	r3, r1, r4
   87552:	ea40 0003 	orr.w	r0, r0, r3
   87556:	4629      	mov	r1, r5
   87558:	bd30      	pop	{r4, r5, pc}
   8755a:	fa21 f004 	lsr.w	r0, r1, r4
   8755e:	4629      	mov	r1, r5
   87560:	bd30      	pop	{r4, r5, pc}
   87562:	f094 0f00 	teq	r4, #0
   87566:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8756a:	bf06      	itte	eq
   8756c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   87570:	3401      	addeq	r4, #1
   87572:	3d01      	subne	r5, #1
   87574:	e74e      	b.n	87414 <__adddf3+0x8c>
   87576:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8757a:	bf18      	it	ne
   8757c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   87580:	d029      	beq.n	875d6 <__adddf3+0x24e>
   87582:	ea94 0f05 	teq	r4, r5
   87586:	bf08      	it	eq
   87588:	ea90 0f02 	teqeq	r0, r2
   8758c:	d005      	beq.n	8759a <__adddf3+0x212>
   8758e:	ea54 0c00 	orrs.w	ip, r4, r0
   87592:	bf04      	itt	eq
   87594:	4619      	moveq	r1, r3
   87596:	4610      	moveq	r0, r2
   87598:	bd30      	pop	{r4, r5, pc}
   8759a:	ea91 0f03 	teq	r1, r3
   8759e:	bf1e      	ittt	ne
   875a0:	2100      	movne	r1, #0
   875a2:	2000      	movne	r0, #0
   875a4:	bd30      	popne	{r4, r5, pc}
   875a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   875aa:	d105      	bne.n	875b8 <__adddf3+0x230>
   875ac:	0040      	lsls	r0, r0, #1
   875ae:	4149      	adcs	r1, r1
   875b0:	bf28      	it	cs
   875b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   875b6:	bd30      	pop	{r4, r5, pc}
   875b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   875bc:	bf3c      	itt	cc
   875be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   875c2:	bd30      	popcc	{r4, r5, pc}
   875c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   875c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   875cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   875d0:	f04f 0000 	mov.w	r0, #0
   875d4:	bd30      	pop	{r4, r5, pc}
   875d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   875da:	bf1a      	itte	ne
   875dc:	4619      	movne	r1, r3
   875de:	4610      	movne	r0, r2
   875e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   875e4:	bf1c      	itt	ne
   875e6:	460b      	movne	r3, r1
   875e8:	4602      	movne	r2, r0
   875ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   875ee:	bf06      	itte	eq
   875f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   875f4:	ea91 0f03 	teqeq	r1, r3
   875f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   875fc:	bd30      	pop	{r4, r5, pc}
   875fe:	bf00      	nop

00087600 <__aeabi_ui2d>:
   87600:	f090 0f00 	teq	r0, #0
   87604:	bf04      	itt	eq
   87606:	2100      	moveq	r1, #0
   87608:	4770      	bxeq	lr
   8760a:	b530      	push	{r4, r5, lr}
   8760c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   87610:	f104 0432 	add.w	r4, r4, #50	; 0x32
   87614:	f04f 0500 	mov.w	r5, #0
   87618:	f04f 0100 	mov.w	r1, #0
   8761c:	e750      	b.n	874c0 <__adddf3+0x138>
   8761e:	bf00      	nop

00087620 <__aeabi_i2d>:
   87620:	f090 0f00 	teq	r0, #0
   87624:	bf04      	itt	eq
   87626:	2100      	moveq	r1, #0
   87628:	4770      	bxeq	lr
   8762a:	b530      	push	{r4, r5, lr}
   8762c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   87630:	f104 0432 	add.w	r4, r4, #50	; 0x32
   87634:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   87638:	bf48      	it	mi
   8763a:	4240      	negmi	r0, r0
   8763c:	f04f 0100 	mov.w	r1, #0
   87640:	e73e      	b.n	874c0 <__adddf3+0x138>
   87642:	bf00      	nop

00087644 <__aeabi_f2d>:
   87644:	0042      	lsls	r2, r0, #1
   87646:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8764a:	ea4f 0131 	mov.w	r1, r1, rrx
   8764e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   87652:	bf1f      	itttt	ne
   87654:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   87658:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8765c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   87660:	4770      	bxne	lr
   87662:	f092 0f00 	teq	r2, #0
   87666:	bf14      	ite	ne
   87668:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8766c:	4770      	bxeq	lr
   8766e:	b530      	push	{r4, r5, lr}
   87670:	f44f 7460 	mov.w	r4, #896	; 0x380
   87674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   87678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8767c:	e720      	b.n	874c0 <__adddf3+0x138>
   8767e:	bf00      	nop

00087680 <__aeabi_ul2d>:
   87680:	ea50 0201 	orrs.w	r2, r0, r1
   87684:	bf08      	it	eq
   87686:	4770      	bxeq	lr
   87688:	b530      	push	{r4, r5, lr}
   8768a:	f04f 0500 	mov.w	r5, #0
   8768e:	e00a      	b.n	876a6 <__aeabi_l2d+0x16>

00087690 <__aeabi_l2d>:
   87690:	ea50 0201 	orrs.w	r2, r0, r1
   87694:	bf08      	it	eq
   87696:	4770      	bxeq	lr
   87698:	b530      	push	{r4, r5, lr}
   8769a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8769e:	d502      	bpl.n	876a6 <__aeabi_l2d+0x16>
   876a0:	4240      	negs	r0, r0
   876a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   876a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   876aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
   876ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   876b2:	f43f aedc 	beq.w	8746e <__adddf3+0xe6>
   876b6:	f04f 0203 	mov.w	r2, #3
   876ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   876be:	bf18      	it	ne
   876c0:	3203      	addne	r2, #3
   876c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   876c6:	bf18      	it	ne
   876c8:	3203      	addne	r2, #3
   876ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   876ce:	f1c2 0320 	rsb	r3, r2, #32
   876d2:	fa00 fc03 	lsl.w	ip, r0, r3
   876d6:	fa20 f002 	lsr.w	r0, r0, r2
   876da:	fa01 fe03 	lsl.w	lr, r1, r3
   876de:	ea40 000e 	orr.w	r0, r0, lr
   876e2:	fa21 f102 	lsr.w	r1, r1, r2
   876e6:	4414      	add	r4, r2
   876e8:	e6c1      	b.n	8746e <__adddf3+0xe6>
   876ea:	bf00      	nop

000876ec <__aeabi_dmul>:
   876ec:	b570      	push	{r4, r5, r6, lr}
   876ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
   876f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   876f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   876fa:	bf1d      	ittte	ne
   876fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   87700:	ea94 0f0c 	teqne	r4, ip
   87704:	ea95 0f0c 	teqne	r5, ip
   87708:	f000 f8de 	bleq	878c8 <__aeabi_dmul+0x1dc>
   8770c:	442c      	add	r4, r5
   8770e:	ea81 0603 	eor.w	r6, r1, r3
   87712:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   87716:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8771a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8771e:	bf18      	it	ne
   87720:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   87724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   87728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8772c:	d038      	beq.n	877a0 <__aeabi_dmul+0xb4>
   8772e:	fba0 ce02 	umull	ip, lr, r0, r2
   87732:	f04f 0500 	mov.w	r5, #0
   87736:	fbe1 e502 	umlal	lr, r5, r1, r2
   8773a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8773e:	fbe0 e503 	umlal	lr, r5, r0, r3
   87742:	f04f 0600 	mov.w	r6, #0
   87746:	fbe1 5603 	umlal	r5, r6, r1, r3
   8774a:	f09c 0f00 	teq	ip, #0
   8774e:	bf18      	it	ne
   87750:	f04e 0e01 	orrne.w	lr, lr, #1
   87754:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   87758:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   8775c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   87760:	d204      	bcs.n	8776c <__aeabi_dmul+0x80>
   87762:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   87766:	416d      	adcs	r5, r5
   87768:	eb46 0606 	adc.w	r6, r6, r6
   8776c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   87770:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   87774:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   87778:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8777c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   87780:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87784:	bf88      	it	hi
   87786:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8778a:	d81e      	bhi.n	877ca <__aeabi_dmul+0xde>
   8778c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   87790:	bf08      	it	eq
   87792:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   87796:	f150 0000 	adcs.w	r0, r0, #0
   8779a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8779e:	bd70      	pop	{r4, r5, r6, pc}
   877a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   877a4:	ea46 0101 	orr.w	r1, r6, r1
   877a8:	ea40 0002 	orr.w	r0, r0, r2
   877ac:	ea81 0103 	eor.w	r1, r1, r3
   877b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   877b4:	bfc2      	ittt	gt
   877b6:	ebd4 050c 	rsbsgt	r5, r4, ip
   877ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   877be:	bd70      	popgt	{r4, r5, r6, pc}
   877c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   877c4:	f04f 0e00 	mov.w	lr, #0
   877c8:	3c01      	subs	r4, #1
   877ca:	f300 80ab 	bgt.w	87924 <__aeabi_dmul+0x238>
   877ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
   877d2:	bfde      	ittt	le
   877d4:	2000      	movle	r0, #0
   877d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   877da:	bd70      	pople	{r4, r5, r6, pc}
   877dc:	f1c4 0400 	rsb	r4, r4, #0
   877e0:	3c20      	subs	r4, #32
   877e2:	da35      	bge.n	87850 <__aeabi_dmul+0x164>
   877e4:	340c      	adds	r4, #12
   877e6:	dc1b      	bgt.n	87820 <__aeabi_dmul+0x134>
   877e8:	f104 0414 	add.w	r4, r4, #20
   877ec:	f1c4 0520 	rsb	r5, r4, #32
   877f0:	fa00 f305 	lsl.w	r3, r0, r5
   877f4:	fa20 f004 	lsr.w	r0, r0, r4
   877f8:	fa01 f205 	lsl.w	r2, r1, r5
   877fc:	ea40 0002 	orr.w	r0, r0, r2
   87800:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   87804:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   87808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8780c:	fa21 f604 	lsr.w	r6, r1, r4
   87810:	eb42 0106 	adc.w	r1, r2, r6
   87814:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   87818:	bf08      	it	eq
   8781a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8781e:	bd70      	pop	{r4, r5, r6, pc}
   87820:	f1c4 040c 	rsb	r4, r4, #12
   87824:	f1c4 0520 	rsb	r5, r4, #32
   87828:	fa00 f304 	lsl.w	r3, r0, r4
   8782c:	fa20 f005 	lsr.w	r0, r0, r5
   87830:	fa01 f204 	lsl.w	r2, r1, r4
   87834:	ea40 0002 	orr.w	r0, r0, r2
   87838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8783c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   87840:	f141 0100 	adc.w	r1, r1, #0
   87844:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   87848:	bf08      	it	eq
   8784a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8784e:	bd70      	pop	{r4, r5, r6, pc}
   87850:	f1c4 0520 	rsb	r5, r4, #32
   87854:	fa00 f205 	lsl.w	r2, r0, r5
   87858:	ea4e 0e02 	orr.w	lr, lr, r2
   8785c:	fa20 f304 	lsr.w	r3, r0, r4
   87860:	fa01 f205 	lsl.w	r2, r1, r5
   87864:	ea43 0302 	orr.w	r3, r3, r2
   87868:	fa21 f004 	lsr.w	r0, r1, r4
   8786c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   87870:	fa21 f204 	lsr.w	r2, r1, r4
   87874:	ea20 0002 	bic.w	r0, r0, r2
   87878:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8787c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   87880:	bf08      	it	eq
   87882:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   87886:	bd70      	pop	{r4, r5, r6, pc}
   87888:	f094 0f00 	teq	r4, #0
   8788c:	d10f      	bne.n	878ae <__aeabi_dmul+0x1c2>
   8788e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   87892:	0040      	lsls	r0, r0, #1
   87894:	eb41 0101 	adc.w	r1, r1, r1
   87898:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8789c:	bf08      	it	eq
   8789e:	3c01      	subeq	r4, #1
   878a0:	d0f7      	beq.n	87892 <__aeabi_dmul+0x1a6>
   878a2:	ea41 0106 	orr.w	r1, r1, r6
   878a6:	f095 0f00 	teq	r5, #0
   878aa:	bf18      	it	ne
   878ac:	4770      	bxne	lr
   878ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   878b2:	0052      	lsls	r2, r2, #1
   878b4:	eb43 0303 	adc.w	r3, r3, r3
   878b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   878bc:	bf08      	it	eq
   878be:	3d01      	subeq	r5, #1
   878c0:	d0f7      	beq.n	878b2 <__aeabi_dmul+0x1c6>
   878c2:	ea43 0306 	orr.w	r3, r3, r6
   878c6:	4770      	bx	lr
   878c8:	ea94 0f0c 	teq	r4, ip
   878cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   878d0:	bf18      	it	ne
   878d2:	ea95 0f0c 	teqne	r5, ip
   878d6:	d00c      	beq.n	878f2 <__aeabi_dmul+0x206>
   878d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   878dc:	bf18      	it	ne
   878de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   878e2:	d1d1      	bne.n	87888 <__aeabi_dmul+0x19c>
   878e4:	ea81 0103 	eor.w	r1, r1, r3
   878e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   878ec:	f04f 0000 	mov.w	r0, #0
   878f0:	bd70      	pop	{r4, r5, r6, pc}
   878f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   878f6:	bf06      	itte	eq
   878f8:	4610      	moveq	r0, r2
   878fa:	4619      	moveq	r1, r3
   878fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   87900:	d019      	beq.n	87936 <__aeabi_dmul+0x24a>
   87902:	ea94 0f0c 	teq	r4, ip
   87906:	d102      	bne.n	8790e <__aeabi_dmul+0x222>
   87908:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8790c:	d113      	bne.n	87936 <__aeabi_dmul+0x24a>
   8790e:	ea95 0f0c 	teq	r5, ip
   87912:	d105      	bne.n	87920 <__aeabi_dmul+0x234>
   87914:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   87918:	bf1c      	itt	ne
   8791a:	4610      	movne	r0, r2
   8791c:	4619      	movne	r1, r3
   8791e:	d10a      	bne.n	87936 <__aeabi_dmul+0x24a>
   87920:	ea81 0103 	eor.w	r1, r1, r3
   87924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   87928:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8792c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   87930:	f04f 0000 	mov.w	r0, #0
   87934:	bd70      	pop	{r4, r5, r6, pc}
   87936:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8793a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8793e:	bd70      	pop	{r4, r5, r6, pc}

00087940 <__aeabi_ddiv>:
   87940:	b570      	push	{r4, r5, r6, lr}
   87942:	f04f 0cff 	mov.w	ip, #255	; 0xff
   87946:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8794a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8794e:	bf1d      	ittte	ne
   87950:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   87954:	ea94 0f0c 	teqne	r4, ip
   87958:	ea95 0f0c 	teqne	r5, ip
   8795c:	f000 f8a7 	bleq	87aae <__aeabi_ddiv+0x16e>
   87960:	eba4 0405 	sub.w	r4, r4, r5
   87964:	ea81 0e03 	eor.w	lr, r1, r3
   87968:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8796c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   87970:	f000 8088 	beq.w	87a84 <__aeabi_ddiv+0x144>
   87974:	ea4f 3303 	mov.w	r3, r3, lsl #12
   87978:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8797c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   87980:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   87984:	ea4f 2202 	mov.w	r2, r2, lsl #8
   87988:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8798c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   87990:	ea4f 2600 	mov.w	r6, r0, lsl #8
   87994:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   87998:	429d      	cmp	r5, r3
   8799a:	bf08      	it	eq
   8799c:	4296      	cmpeq	r6, r2
   8799e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   879a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   879a6:	d202      	bcs.n	879ae <__aeabi_ddiv+0x6e>
   879a8:	085b      	lsrs	r3, r3, #1
   879aa:	ea4f 0232 	mov.w	r2, r2, rrx
   879ae:	1ab6      	subs	r6, r6, r2
   879b0:	eb65 0503 	sbc.w	r5, r5, r3
   879b4:	085b      	lsrs	r3, r3, #1
   879b6:	ea4f 0232 	mov.w	r2, r2, rrx
   879ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   879be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   879c2:	ebb6 0e02 	subs.w	lr, r6, r2
   879c6:	eb75 0e03 	sbcs.w	lr, r5, r3
   879ca:	bf22      	ittt	cs
   879cc:	1ab6      	subcs	r6, r6, r2
   879ce:	4675      	movcs	r5, lr
   879d0:	ea40 000c 	orrcs.w	r0, r0, ip
   879d4:	085b      	lsrs	r3, r3, #1
   879d6:	ea4f 0232 	mov.w	r2, r2, rrx
   879da:	ebb6 0e02 	subs.w	lr, r6, r2
   879de:	eb75 0e03 	sbcs.w	lr, r5, r3
   879e2:	bf22      	ittt	cs
   879e4:	1ab6      	subcs	r6, r6, r2
   879e6:	4675      	movcs	r5, lr
   879e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   879ec:	085b      	lsrs	r3, r3, #1
   879ee:	ea4f 0232 	mov.w	r2, r2, rrx
   879f2:	ebb6 0e02 	subs.w	lr, r6, r2
   879f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   879fa:	bf22      	ittt	cs
   879fc:	1ab6      	subcs	r6, r6, r2
   879fe:	4675      	movcs	r5, lr
   87a00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   87a04:	085b      	lsrs	r3, r3, #1
   87a06:	ea4f 0232 	mov.w	r2, r2, rrx
   87a0a:	ebb6 0e02 	subs.w	lr, r6, r2
   87a0e:	eb75 0e03 	sbcs.w	lr, r5, r3
   87a12:	bf22      	ittt	cs
   87a14:	1ab6      	subcs	r6, r6, r2
   87a16:	4675      	movcs	r5, lr
   87a18:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   87a1c:	ea55 0e06 	orrs.w	lr, r5, r6
   87a20:	d018      	beq.n	87a54 <__aeabi_ddiv+0x114>
   87a22:	ea4f 1505 	mov.w	r5, r5, lsl #4
   87a26:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   87a2a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   87a2e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   87a32:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   87a36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   87a3a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   87a3e:	d1c0      	bne.n	879c2 <__aeabi_ddiv+0x82>
   87a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   87a44:	d10b      	bne.n	87a5e <__aeabi_ddiv+0x11e>
   87a46:	ea41 0100 	orr.w	r1, r1, r0
   87a4a:	f04f 0000 	mov.w	r0, #0
   87a4e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   87a52:	e7b6      	b.n	879c2 <__aeabi_ddiv+0x82>
   87a54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   87a58:	bf04      	itt	eq
   87a5a:	4301      	orreq	r1, r0
   87a5c:	2000      	moveq	r0, #0
   87a5e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87a62:	bf88      	it	hi
   87a64:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   87a68:	f63f aeaf 	bhi.w	877ca <__aeabi_dmul+0xde>
   87a6c:	ebb5 0c03 	subs.w	ip, r5, r3
   87a70:	bf04      	itt	eq
   87a72:	ebb6 0c02 	subseq.w	ip, r6, r2
   87a76:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   87a7a:	f150 0000 	adcs.w	r0, r0, #0
   87a7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   87a82:	bd70      	pop	{r4, r5, r6, pc}
   87a84:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   87a88:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   87a8c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   87a90:	bfc2      	ittt	gt
   87a92:	ebd4 050c 	rsbsgt	r5, r4, ip
   87a96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   87a9a:	bd70      	popgt	{r4, r5, r6, pc}
   87a9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   87aa0:	f04f 0e00 	mov.w	lr, #0
   87aa4:	3c01      	subs	r4, #1
   87aa6:	e690      	b.n	877ca <__aeabi_dmul+0xde>
   87aa8:	ea45 0e06 	orr.w	lr, r5, r6
   87aac:	e68d      	b.n	877ca <__aeabi_dmul+0xde>
   87aae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   87ab2:	ea94 0f0c 	teq	r4, ip
   87ab6:	bf08      	it	eq
   87ab8:	ea95 0f0c 	teqeq	r5, ip
   87abc:	f43f af3b 	beq.w	87936 <__aeabi_dmul+0x24a>
   87ac0:	ea94 0f0c 	teq	r4, ip
   87ac4:	d10a      	bne.n	87adc <__aeabi_ddiv+0x19c>
   87ac6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   87aca:	f47f af34 	bne.w	87936 <__aeabi_dmul+0x24a>
   87ace:	ea95 0f0c 	teq	r5, ip
   87ad2:	f47f af25 	bne.w	87920 <__aeabi_dmul+0x234>
   87ad6:	4610      	mov	r0, r2
   87ad8:	4619      	mov	r1, r3
   87ada:	e72c      	b.n	87936 <__aeabi_dmul+0x24a>
   87adc:	ea95 0f0c 	teq	r5, ip
   87ae0:	d106      	bne.n	87af0 <__aeabi_ddiv+0x1b0>
   87ae2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   87ae6:	f43f aefd 	beq.w	878e4 <__aeabi_dmul+0x1f8>
   87aea:	4610      	mov	r0, r2
   87aec:	4619      	mov	r1, r3
   87aee:	e722      	b.n	87936 <__aeabi_dmul+0x24a>
   87af0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   87af4:	bf18      	it	ne
   87af6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   87afa:	f47f aec5 	bne.w	87888 <__aeabi_dmul+0x19c>
   87afe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   87b02:	f47f af0d 	bne.w	87920 <__aeabi_dmul+0x234>
   87b06:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   87b0a:	f47f aeeb 	bne.w	878e4 <__aeabi_dmul+0x1f8>
   87b0e:	e712      	b.n	87936 <__aeabi_dmul+0x24a>

00087b10 <__gedf2>:
   87b10:	f04f 3cff 	mov.w	ip, #4294967295
   87b14:	e006      	b.n	87b24 <__cmpdf2+0x4>
   87b16:	bf00      	nop

00087b18 <__ledf2>:
   87b18:	f04f 0c01 	mov.w	ip, #1
   87b1c:	e002      	b.n	87b24 <__cmpdf2+0x4>
   87b1e:	bf00      	nop

00087b20 <__cmpdf2>:
   87b20:	f04f 0c01 	mov.w	ip, #1
   87b24:	f84d cd04 	str.w	ip, [sp, #-4]!
   87b28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87b2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87b34:	bf18      	it	ne
   87b36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   87b3a:	d01b      	beq.n	87b74 <__cmpdf2+0x54>
   87b3c:	b001      	add	sp, #4
   87b3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   87b42:	bf0c      	ite	eq
   87b44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   87b48:	ea91 0f03 	teqne	r1, r3
   87b4c:	bf02      	ittt	eq
   87b4e:	ea90 0f02 	teqeq	r0, r2
   87b52:	2000      	moveq	r0, #0
   87b54:	4770      	bxeq	lr
   87b56:	f110 0f00 	cmn.w	r0, #0
   87b5a:	ea91 0f03 	teq	r1, r3
   87b5e:	bf58      	it	pl
   87b60:	4299      	cmppl	r1, r3
   87b62:	bf08      	it	eq
   87b64:	4290      	cmpeq	r0, r2
   87b66:	bf2c      	ite	cs
   87b68:	17d8      	asrcs	r0, r3, #31
   87b6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   87b6e:	f040 0001 	orr.w	r0, r0, #1
   87b72:	4770      	bx	lr
   87b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87b7c:	d102      	bne.n	87b84 <__cmpdf2+0x64>
   87b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87b82:	d107      	bne.n	87b94 <__cmpdf2+0x74>
   87b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   87b8c:	d1d6      	bne.n	87b3c <__cmpdf2+0x1c>
   87b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87b92:	d0d3      	beq.n	87b3c <__cmpdf2+0x1c>
   87b94:	f85d 0b04 	ldr.w	r0, [sp], #4
   87b98:	4770      	bx	lr
   87b9a:	bf00      	nop

00087b9c <__aeabi_cdrcmple>:
   87b9c:	4684      	mov	ip, r0
   87b9e:	4610      	mov	r0, r2
   87ba0:	4662      	mov	r2, ip
   87ba2:	468c      	mov	ip, r1
   87ba4:	4619      	mov	r1, r3
   87ba6:	4663      	mov	r3, ip
   87ba8:	e000      	b.n	87bac <__aeabi_cdcmpeq>
   87baa:	bf00      	nop

00087bac <__aeabi_cdcmpeq>:
   87bac:	b501      	push	{r0, lr}
   87bae:	f7ff ffb7 	bl	87b20 <__cmpdf2>
   87bb2:	2800      	cmp	r0, #0
   87bb4:	bf48      	it	mi
   87bb6:	f110 0f00 	cmnmi.w	r0, #0
   87bba:	bd01      	pop	{r0, pc}

00087bbc <__aeabi_dcmpeq>:
   87bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
   87bc0:	f7ff fff4 	bl	87bac <__aeabi_cdcmpeq>
   87bc4:	bf0c      	ite	eq
   87bc6:	2001      	moveq	r0, #1
   87bc8:	2000      	movne	r0, #0
   87bca:	f85d fb08 	ldr.w	pc, [sp], #8
   87bce:	bf00      	nop

00087bd0 <__aeabi_dcmplt>:
   87bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
   87bd4:	f7ff ffea 	bl	87bac <__aeabi_cdcmpeq>
   87bd8:	bf34      	ite	cc
   87bda:	2001      	movcc	r0, #1
   87bdc:	2000      	movcs	r0, #0
   87bde:	f85d fb08 	ldr.w	pc, [sp], #8
   87be2:	bf00      	nop

00087be4 <__aeabi_dcmple>:
   87be4:	f84d ed08 	str.w	lr, [sp, #-8]!
   87be8:	f7ff ffe0 	bl	87bac <__aeabi_cdcmpeq>
   87bec:	bf94      	ite	ls
   87bee:	2001      	movls	r0, #1
   87bf0:	2000      	movhi	r0, #0
   87bf2:	f85d fb08 	ldr.w	pc, [sp], #8
   87bf6:	bf00      	nop

00087bf8 <__aeabi_dcmpge>:
   87bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
   87bfc:	f7ff ffce 	bl	87b9c <__aeabi_cdrcmple>
   87c00:	bf94      	ite	ls
   87c02:	2001      	movls	r0, #1
   87c04:	2000      	movhi	r0, #0
   87c06:	f85d fb08 	ldr.w	pc, [sp], #8
   87c0a:	bf00      	nop

00087c0c <__aeabi_dcmpgt>:
   87c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
   87c10:	f7ff ffc4 	bl	87b9c <__aeabi_cdrcmple>
   87c14:	bf34      	ite	cc
   87c16:	2001      	movcc	r0, #1
   87c18:	2000      	movcs	r0, #0
   87c1a:	f85d fb08 	ldr.w	pc, [sp], #8
   87c1e:	bf00      	nop

00087c20 <__aeabi_d2iz>:
   87c20:	ea4f 0241 	mov.w	r2, r1, lsl #1
   87c24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   87c28:	d215      	bcs.n	87c56 <__aeabi_d2iz+0x36>
   87c2a:	d511      	bpl.n	87c50 <__aeabi_d2iz+0x30>
   87c2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   87c30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   87c34:	d912      	bls.n	87c5c <__aeabi_d2iz+0x3c>
   87c36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   87c3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   87c3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   87c42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   87c46:	fa23 f002 	lsr.w	r0, r3, r2
   87c4a:	bf18      	it	ne
   87c4c:	4240      	negne	r0, r0
   87c4e:	4770      	bx	lr
   87c50:	f04f 0000 	mov.w	r0, #0
   87c54:	4770      	bx	lr
   87c56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   87c5a:	d105      	bne.n	87c68 <__aeabi_d2iz+0x48>
   87c5c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   87c60:	bf08      	it	eq
   87c62:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   87c66:	4770      	bx	lr
   87c68:	f04f 0000 	mov.w	r0, #0
   87c6c:	4770      	bx	lr
   87c6e:	bf00      	nop

00087c70 <__aeabi_uldivmod>:
   87c70:	b94b      	cbnz	r3, 87c86 <__aeabi_uldivmod+0x16>
   87c72:	b942      	cbnz	r2, 87c86 <__aeabi_uldivmod+0x16>
   87c74:	2900      	cmp	r1, #0
   87c76:	bf08      	it	eq
   87c78:	2800      	cmpeq	r0, #0
   87c7a:	d002      	beq.n	87c82 <__aeabi_uldivmod+0x12>
   87c7c:	f04f 31ff 	mov.w	r1, #4294967295
   87c80:	4608      	mov	r0, r1
   87c82:	f000 b83b 	b.w	87cfc <__aeabi_idiv0>
   87c86:	b082      	sub	sp, #8
   87c88:	46ec      	mov	ip, sp
   87c8a:	e92d 5000 	stmdb	sp!, {ip, lr}
   87c8e:	f000 f81d 	bl	87ccc <__gnu_uldivmod_helper>
   87c92:	f8dd e004 	ldr.w	lr, [sp, #4]
   87c96:	b002      	add	sp, #8
   87c98:	bc0c      	pop	{r2, r3}
   87c9a:	4770      	bx	lr

00087c9c <__gnu_ldivmod_helper>:
   87c9c:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87ca0:	9e08      	ldr	r6, [sp, #32]
   87ca2:	4614      	mov	r4, r2
   87ca4:	461d      	mov	r5, r3
   87ca6:	4680      	mov	r8, r0
   87ca8:	4689      	mov	r9, r1
   87caa:	f000 f829 	bl	87d00 <__divdi3>
   87cae:	fb04 f301 	mul.w	r3, r4, r1
   87cb2:	fba4 ab00 	umull	sl, fp, r4, r0
   87cb6:	fb00 3205 	mla	r2, r0, r5, r3
   87cba:	4493      	add	fp, r2
   87cbc:	ebb8 080a 	subs.w	r8, r8, sl
   87cc0:	eb69 090b 	sbc.w	r9, r9, fp
   87cc4:	e9c6 8900 	strd	r8, r9, [r6]
   87cc8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087ccc <__gnu_uldivmod_helper>:
   87ccc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87cd0:	9e08      	ldr	r6, [sp, #32]
   87cd2:	4614      	mov	r4, r2
   87cd4:	461d      	mov	r5, r3
   87cd6:	4680      	mov	r8, r0
   87cd8:	4689      	mov	r9, r1
   87cda:	f000 f961 	bl	87fa0 <__udivdi3>
   87cde:	fb00 f505 	mul.w	r5, r0, r5
   87ce2:	fba0 ab04 	umull	sl, fp, r0, r4
   87ce6:	fb04 5401 	mla	r4, r4, r1, r5
   87cea:	44a3      	add	fp, r4
   87cec:	ebb8 080a 	subs.w	r8, r8, sl
   87cf0:	eb69 090b 	sbc.w	r9, r9, fp
   87cf4:	e9c6 8900 	strd	r8, r9, [r6]
   87cf8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087cfc <__aeabi_idiv0>:
   87cfc:	4770      	bx	lr
   87cfe:	bf00      	nop

00087d00 <__divdi3>:
   87d00:	2900      	cmp	r1, #0
   87d02:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87d06:	f2c0 80a1 	blt.w	87e4c <__divdi3+0x14c>
   87d0a:	2400      	movs	r4, #0
   87d0c:	2b00      	cmp	r3, #0
   87d0e:	f2c0 8098 	blt.w	87e42 <__divdi3+0x142>
   87d12:	4615      	mov	r5, r2
   87d14:	4606      	mov	r6, r0
   87d16:	460f      	mov	r7, r1
   87d18:	2b00      	cmp	r3, #0
   87d1a:	d13f      	bne.n	87d9c <__divdi3+0x9c>
   87d1c:	428a      	cmp	r2, r1
   87d1e:	d958      	bls.n	87dd2 <__divdi3+0xd2>
   87d20:	fab2 f382 	clz	r3, r2
   87d24:	b14b      	cbz	r3, 87d3a <__divdi3+0x3a>
   87d26:	f1c3 0220 	rsb	r2, r3, #32
   87d2a:	fa01 f703 	lsl.w	r7, r1, r3
   87d2e:	fa20 f202 	lsr.w	r2, r0, r2
   87d32:	409d      	lsls	r5, r3
   87d34:	fa00 f603 	lsl.w	r6, r0, r3
   87d38:	4317      	orrs	r7, r2
   87d3a:	0c29      	lsrs	r1, r5, #16
   87d3c:	fbb7 f2f1 	udiv	r2, r7, r1
   87d40:	fb01 7712 	mls	r7, r1, r2, r7
   87d44:	b2a8      	uxth	r0, r5
   87d46:	fb00 f302 	mul.w	r3, r0, r2
   87d4a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   87d4e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   87d52:	42bb      	cmp	r3, r7
   87d54:	d909      	bls.n	87d6a <__divdi3+0x6a>
   87d56:	197f      	adds	r7, r7, r5
   87d58:	f102 3cff 	add.w	ip, r2, #4294967295
   87d5c:	f080 8105 	bcs.w	87f6a <__divdi3+0x26a>
   87d60:	42bb      	cmp	r3, r7
   87d62:	f240 8102 	bls.w	87f6a <__divdi3+0x26a>
   87d66:	3a02      	subs	r2, #2
   87d68:	442f      	add	r7, r5
   87d6a:	1aff      	subs	r7, r7, r3
   87d6c:	fbb7 f3f1 	udiv	r3, r7, r1
   87d70:	fb01 7113 	mls	r1, r1, r3, r7
   87d74:	fb00 f003 	mul.w	r0, r0, r3
   87d78:	b2b6      	uxth	r6, r6
   87d7a:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   87d7e:	4288      	cmp	r0, r1
   87d80:	d908      	bls.n	87d94 <__divdi3+0x94>
   87d82:	1949      	adds	r1, r1, r5
   87d84:	f103 37ff 	add.w	r7, r3, #4294967295
   87d88:	f080 80f1 	bcs.w	87f6e <__divdi3+0x26e>
   87d8c:	4288      	cmp	r0, r1
   87d8e:	f240 80ee 	bls.w	87f6e <__divdi3+0x26e>
   87d92:	3b02      	subs	r3, #2
   87d94:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   87d98:	2300      	movs	r3, #0
   87d9a:	e003      	b.n	87da4 <__divdi3+0xa4>
   87d9c:	428b      	cmp	r3, r1
   87d9e:	d90a      	bls.n	87db6 <__divdi3+0xb6>
   87da0:	2300      	movs	r3, #0
   87da2:	461a      	mov	r2, r3
   87da4:	4610      	mov	r0, r2
   87da6:	4619      	mov	r1, r3
   87da8:	b114      	cbz	r4, 87db0 <__divdi3+0xb0>
   87daa:	4240      	negs	r0, r0
   87dac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87db0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87db4:	4770      	bx	lr
   87db6:	fab3 f883 	clz	r8, r3
   87dba:	f1b8 0f00 	cmp.w	r8, #0
   87dbe:	f040 8088 	bne.w	87ed2 <__divdi3+0x1d2>
   87dc2:	428b      	cmp	r3, r1
   87dc4:	d302      	bcc.n	87dcc <__divdi3+0xcc>
   87dc6:	4282      	cmp	r2, r0
   87dc8:	f200 80e2 	bhi.w	87f90 <__divdi3+0x290>
   87dcc:	2300      	movs	r3, #0
   87dce:	2201      	movs	r2, #1
   87dd0:	e7e8      	b.n	87da4 <__divdi3+0xa4>
   87dd2:	b912      	cbnz	r2, 87dda <__divdi3+0xda>
   87dd4:	2301      	movs	r3, #1
   87dd6:	fbb3 f5f2 	udiv	r5, r3, r2
   87dda:	fab5 f285 	clz	r2, r5
   87dde:	2a00      	cmp	r2, #0
   87de0:	d13a      	bne.n	87e58 <__divdi3+0x158>
   87de2:	1b7f      	subs	r7, r7, r5
   87de4:	0c28      	lsrs	r0, r5, #16
   87de6:	fa1f fc85 	uxth.w	ip, r5
   87dea:	2301      	movs	r3, #1
   87dec:	fbb7 f1f0 	udiv	r1, r7, r0
   87df0:	fb00 7711 	mls	r7, r0, r1, r7
   87df4:	fb0c f201 	mul.w	r2, ip, r1
   87df8:	ea4f 4816 	mov.w	r8, r6, lsr #16
   87dfc:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   87e00:	42ba      	cmp	r2, r7
   87e02:	d907      	bls.n	87e14 <__divdi3+0x114>
   87e04:	197f      	adds	r7, r7, r5
   87e06:	f101 38ff 	add.w	r8, r1, #4294967295
   87e0a:	d202      	bcs.n	87e12 <__divdi3+0x112>
   87e0c:	42ba      	cmp	r2, r7
   87e0e:	f200 80c4 	bhi.w	87f9a <__divdi3+0x29a>
   87e12:	4641      	mov	r1, r8
   87e14:	1abf      	subs	r7, r7, r2
   87e16:	fbb7 f2f0 	udiv	r2, r7, r0
   87e1a:	fb00 7012 	mls	r0, r0, r2, r7
   87e1e:	fb0c fc02 	mul.w	ip, ip, r2
   87e22:	b2b6      	uxth	r6, r6
   87e24:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   87e28:	4584      	cmp	ip, r0
   87e2a:	d907      	bls.n	87e3c <__divdi3+0x13c>
   87e2c:	1940      	adds	r0, r0, r5
   87e2e:	f102 37ff 	add.w	r7, r2, #4294967295
   87e32:	d202      	bcs.n	87e3a <__divdi3+0x13a>
   87e34:	4584      	cmp	ip, r0
   87e36:	f200 80ae 	bhi.w	87f96 <__divdi3+0x296>
   87e3a:	463a      	mov	r2, r7
   87e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   87e40:	e7b0      	b.n	87da4 <__divdi3+0xa4>
   87e42:	43e4      	mvns	r4, r4
   87e44:	4252      	negs	r2, r2
   87e46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   87e4a:	e762      	b.n	87d12 <__divdi3+0x12>
   87e4c:	4240      	negs	r0, r0
   87e4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87e52:	f04f 34ff 	mov.w	r4, #4294967295
   87e56:	e759      	b.n	87d0c <__divdi3+0xc>
   87e58:	4095      	lsls	r5, r2
   87e5a:	f1c2 0920 	rsb	r9, r2, #32
   87e5e:	fa27 f109 	lsr.w	r1, r7, r9
   87e62:	fa26 f909 	lsr.w	r9, r6, r9
   87e66:	4097      	lsls	r7, r2
   87e68:	0c28      	lsrs	r0, r5, #16
   87e6a:	fbb1 f8f0 	udiv	r8, r1, r0
   87e6e:	fb00 1118 	mls	r1, r0, r8, r1
   87e72:	fa1f fc85 	uxth.w	ip, r5
   87e76:	fb0c f308 	mul.w	r3, ip, r8
   87e7a:	ea49 0907 	orr.w	r9, r9, r7
   87e7e:	ea4f 4719 	mov.w	r7, r9, lsr #16
   87e82:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   87e86:	428b      	cmp	r3, r1
   87e88:	fa06 f602 	lsl.w	r6, r6, r2
   87e8c:	d908      	bls.n	87ea0 <__divdi3+0x1a0>
   87e8e:	1949      	adds	r1, r1, r5
   87e90:	f108 32ff 	add.w	r2, r8, #4294967295
   87e94:	d27a      	bcs.n	87f8c <__divdi3+0x28c>
   87e96:	428b      	cmp	r3, r1
   87e98:	d978      	bls.n	87f8c <__divdi3+0x28c>
   87e9a:	f1a8 0802 	sub.w	r8, r8, #2
   87e9e:	4429      	add	r1, r5
   87ea0:	1ac9      	subs	r1, r1, r3
   87ea2:	fbb1 f3f0 	udiv	r3, r1, r0
   87ea6:	fb00 1713 	mls	r7, r0, r3, r1
   87eaa:	fb0c f203 	mul.w	r2, ip, r3
   87eae:	fa1f f989 	uxth.w	r9, r9
   87eb2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   87eb6:	42ba      	cmp	r2, r7
   87eb8:	d907      	bls.n	87eca <__divdi3+0x1ca>
   87eba:	197f      	adds	r7, r7, r5
   87ebc:	f103 31ff 	add.w	r1, r3, #4294967295
   87ec0:	d260      	bcs.n	87f84 <__divdi3+0x284>
   87ec2:	42ba      	cmp	r2, r7
   87ec4:	d95e      	bls.n	87f84 <__divdi3+0x284>
   87ec6:	3b02      	subs	r3, #2
   87ec8:	442f      	add	r7, r5
   87eca:	1abf      	subs	r7, r7, r2
   87ecc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   87ed0:	e78c      	b.n	87dec <__divdi3+0xec>
   87ed2:	f1c8 0220 	rsb	r2, r8, #32
   87ed6:	fa25 f102 	lsr.w	r1, r5, r2
   87eda:	fa03 fc08 	lsl.w	ip, r3, r8
   87ede:	fa27 f302 	lsr.w	r3, r7, r2
   87ee2:	fa20 f202 	lsr.w	r2, r0, r2
   87ee6:	fa07 f708 	lsl.w	r7, r7, r8
   87eea:	ea41 0c0c 	orr.w	ip, r1, ip
   87eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
   87ef2:	fbb3 f1f9 	udiv	r1, r3, r9
   87ef6:	fb09 3311 	mls	r3, r9, r1, r3
   87efa:	fa1f fa8c 	uxth.w	sl, ip
   87efe:	fb0a fb01 	mul.w	fp, sl, r1
   87f02:	4317      	orrs	r7, r2
   87f04:	0c3a      	lsrs	r2, r7, #16
   87f06:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   87f0a:	459b      	cmp	fp, r3
   87f0c:	fa05 f008 	lsl.w	r0, r5, r8
   87f10:	d908      	bls.n	87f24 <__divdi3+0x224>
   87f12:	eb13 030c 	adds.w	r3, r3, ip
   87f16:	f101 32ff 	add.w	r2, r1, #4294967295
   87f1a:	d235      	bcs.n	87f88 <__divdi3+0x288>
   87f1c:	459b      	cmp	fp, r3
   87f1e:	d933      	bls.n	87f88 <__divdi3+0x288>
   87f20:	3902      	subs	r1, #2
   87f22:	4463      	add	r3, ip
   87f24:	ebcb 0303 	rsb	r3, fp, r3
   87f28:	fbb3 f2f9 	udiv	r2, r3, r9
   87f2c:	fb09 3312 	mls	r3, r9, r2, r3
   87f30:	fb0a fa02 	mul.w	sl, sl, r2
   87f34:	b2bf      	uxth	r7, r7
   87f36:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   87f3a:	45ba      	cmp	sl, r7
   87f3c:	d908      	bls.n	87f50 <__divdi3+0x250>
   87f3e:	eb17 070c 	adds.w	r7, r7, ip
   87f42:	f102 33ff 	add.w	r3, r2, #4294967295
   87f46:	d21b      	bcs.n	87f80 <__divdi3+0x280>
   87f48:	45ba      	cmp	sl, r7
   87f4a:	d919      	bls.n	87f80 <__divdi3+0x280>
   87f4c:	3a02      	subs	r2, #2
   87f4e:	4467      	add	r7, ip
   87f50:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   87f54:	fba5 0100 	umull	r0, r1, r5, r0
   87f58:	ebca 0707 	rsb	r7, sl, r7
   87f5c:	428f      	cmp	r7, r1
   87f5e:	f04f 0300 	mov.w	r3, #0
   87f62:	d30a      	bcc.n	87f7a <__divdi3+0x27a>
   87f64:	d005      	beq.n	87f72 <__divdi3+0x272>
   87f66:	462a      	mov	r2, r5
   87f68:	e71c      	b.n	87da4 <__divdi3+0xa4>
   87f6a:	4662      	mov	r2, ip
   87f6c:	e6fd      	b.n	87d6a <__divdi3+0x6a>
   87f6e:	463b      	mov	r3, r7
   87f70:	e710      	b.n	87d94 <__divdi3+0x94>
   87f72:	fa06 f608 	lsl.w	r6, r6, r8
   87f76:	4286      	cmp	r6, r0
   87f78:	d2f5      	bcs.n	87f66 <__divdi3+0x266>
   87f7a:	1e6a      	subs	r2, r5, #1
   87f7c:	2300      	movs	r3, #0
   87f7e:	e711      	b.n	87da4 <__divdi3+0xa4>
   87f80:	461a      	mov	r2, r3
   87f82:	e7e5      	b.n	87f50 <__divdi3+0x250>
   87f84:	460b      	mov	r3, r1
   87f86:	e7a0      	b.n	87eca <__divdi3+0x1ca>
   87f88:	4611      	mov	r1, r2
   87f8a:	e7cb      	b.n	87f24 <__divdi3+0x224>
   87f8c:	4690      	mov	r8, r2
   87f8e:	e787      	b.n	87ea0 <__divdi3+0x1a0>
   87f90:	4643      	mov	r3, r8
   87f92:	4642      	mov	r2, r8
   87f94:	e706      	b.n	87da4 <__divdi3+0xa4>
   87f96:	3a02      	subs	r2, #2
   87f98:	e750      	b.n	87e3c <__divdi3+0x13c>
   87f9a:	3902      	subs	r1, #2
   87f9c:	442f      	add	r7, r5
   87f9e:	e739      	b.n	87e14 <__divdi3+0x114>

00087fa0 <__udivdi3>:
   87fa0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87fa4:	4614      	mov	r4, r2
   87fa6:	4605      	mov	r5, r0
   87fa8:	460e      	mov	r6, r1
   87faa:	2b00      	cmp	r3, #0
   87fac:	d143      	bne.n	88036 <__udivdi3+0x96>
   87fae:	428a      	cmp	r2, r1
   87fb0:	d953      	bls.n	8805a <__udivdi3+0xba>
   87fb2:	fab2 f782 	clz	r7, r2
   87fb6:	b157      	cbz	r7, 87fce <__udivdi3+0x2e>
   87fb8:	f1c7 0620 	rsb	r6, r7, #32
   87fbc:	fa20 f606 	lsr.w	r6, r0, r6
   87fc0:	fa01 f307 	lsl.w	r3, r1, r7
   87fc4:	fa02 f407 	lsl.w	r4, r2, r7
   87fc8:	fa00 f507 	lsl.w	r5, r0, r7
   87fcc:	431e      	orrs	r6, r3
   87fce:	0c21      	lsrs	r1, r4, #16
   87fd0:	fbb6 f2f1 	udiv	r2, r6, r1
   87fd4:	fb01 6612 	mls	r6, r1, r2, r6
   87fd8:	b2a0      	uxth	r0, r4
   87fda:	fb00 f302 	mul.w	r3, r0, r2
   87fde:	0c2f      	lsrs	r7, r5, #16
   87fe0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   87fe4:	42b3      	cmp	r3, r6
   87fe6:	d909      	bls.n	87ffc <__udivdi3+0x5c>
   87fe8:	1936      	adds	r6, r6, r4
   87fea:	f102 37ff 	add.w	r7, r2, #4294967295
   87fee:	f080 80fd 	bcs.w	881ec <__udivdi3+0x24c>
   87ff2:	42b3      	cmp	r3, r6
   87ff4:	f240 80fa 	bls.w	881ec <__udivdi3+0x24c>
   87ff8:	3a02      	subs	r2, #2
   87ffa:	4426      	add	r6, r4
   87ffc:	1af6      	subs	r6, r6, r3
   87ffe:	fbb6 f3f1 	udiv	r3, r6, r1
   88002:	fb01 6113 	mls	r1, r1, r3, r6
   88006:	fb00 f003 	mul.w	r0, r0, r3
   8800a:	b2ad      	uxth	r5, r5
   8800c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   88010:	4288      	cmp	r0, r1
   88012:	d908      	bls.n	88026 <__udivdi3+0x86>
   88014:	1909      	adds	r1, r1, r4
   88016:	f103 36ff 	add.w	r6, r3, #4294967295
   8801a:	f080 80e9 	bcs.w	881f0 <__udivdi3+0x250>
   8801e:	4288      	cmp	r0, r1
   88020:	f240 80e6 	bls.w	881f0 <__udivdi3+0x250>
   88024:	3b02      	subs	r3, #2
   88026:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8802a:	2300      	movs	r3, #0
   8802c:	4610      	mov	r0, r2
   8802e:	4619      	mov	r1, r3
   88030:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88034:	4770      	bx	lr
   88036:	428b      	cmp	r3, r1
   88038:	d84c      	bhi.n	880d4 <__udivdi3+0x134>
   8803a:	fab3 f683 	clz	r6, r3
   8803e:	2e00      	cmp	r6, #0
   88040:	d14f      	bne.n	880e2 <__udivdi3+0x142>
   88042:	428b      	cmp	r3, r1
   88044:	d302      	bcc.n	8804c <__udivdi3+0xac>
   88046:	4282      	cmp	r2, r0
   88048:	f200 80dd 	bhi.w	88206 <__udivdi3+0x266>
   8804c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88050:	2300      	movs	r3, #0
   88052:	2201      	movs	r2, #1
   88054:	4610      	mov	r0, r2
   88056:	4619      	mov	r1, r3
   88058:	4770      	bx	lr
   8805a:	b912      	cbnz	r2, 88062 <__udivdi3+0xc2>
   8805c:	2401      	movs	r4, #1
   8805e:	fbb4 f4f2 	udiv	r4, r4, r2
   88062:	fab4 f284 	clz	r2, r4
   88066:	2a00      	cmp	r2, #0
   88068:	f040 8082 	bne.w	88170 <__udivdi3+0x1d0>
   8806c:	1b09      	subs	r1, r1, r4
   8806e:	0c26      	lsrs	r6, r4, #16
   88070:	b2a7      	uxth	r7, r4
   88072:	2301      	movs	r3, #1
   88074:	fbb1 f0f6 	udiv	r0, r1, r6
   88078:	fb06 1110 	mls	r1, r6, r0, r1
   8807c:	fb07 f200 	mul.w	r2, r7, r0
   88080:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   88084:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   88088:	428a      	cmp	r2, r1
   8808a:	d907      	bls.n	8809c <__udivdi3+0xfc>
   8808c:	1909      	adds	r1, r1, r4
   8808e:	f100 3cff 	add.w	ip, r0, #4294967295
   88092:	d202      	bcs.n	8809a <__udivdi3+0xfa>
   88094:	428a      	cmp	r2, r1
   88096:	f200 80c8 	bhi.w	8822a <__udivdi3+0x28a>
   8809a:	4660      	mov	r0, ip
   8809c:	1a89      	subs	r1, r1, r2
   8809e:	fbb1 f2f6 	udiv	r2, r1, r6
   880a2:	fb06 1112 	mls	r1, r6, r2, r1
   880a6:	fb07 f702 	mul.w	r7, r7, r2
   880aa:	b2ad      	uxth	r5, r5
   880ac:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   880b0:	42af      	cmp	r7, r5
   880b2:	d908      	bls.n	880c6 <__udivdi3+0x126>
   880b4:	192c      	adds	r4, r5, r4
   880b6:	f102 31ff 	add.w	r1, r2, #4294967295
   880ba:	f080 809b 	bcs.w	881f4 <__udivdi3+0x254>
   880be:	42a7      	cmp	r7, r4
   880c0:	f240 8098 	bls.w	881f4 <__udivdi3+0x254>
   880c4:	3a02      	subs	r2, #2
   880c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   880ca:	4610      	mov	r0, r2
   880cc:	4619      	mov	r1, r3
   880ce:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   880d2:	4770      	bx	lr
   880d4:	2300      	movs	r3, #0
   880d6:	461a      	mov	r2, r3
   880d8:	4610      	mov	r0, r2
   880da:	4619      	mov	r1, r3
   880dc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   880e0:	4770      	bx	lr
   880e2:	f1c6 0520 	rsb	r5, r6, #32
   880e6:	fa22 f705 	lsr.w	r7, r2, r5
   880ea:	fa03 f406 	lsl.w	r4, r3, r6
   880ee:	fa21 f305 	lsr.w	r3, r1, r5
   880f2:	fa01 fb06 	lsl.w	fp, r1, r6
   880f6:	fa20 f505 	lsr.w	r5, r0, r5
   880fa:	433c      	orrs	r4, r7
   880fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   88100:	fbb3 fcf8 	udiv	ip, r3, r8
   88104:	fb08 331c 	mls	r3, r8, ip, r3
   88108:	fa1f f984 	uxth.w	r9, r4
   8810c:	fb09 fa0c 	mul.w	sl, r9, ip
   88110:	ea45 0b0b 	orr.w	fp, r5, fp
   88114:	ea4f 451b 	mov.w	r5, fp, lsr #16
   88118:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   8811c:	459a      	cmp	sl, r3
   8811e:	fa02 f206 	lsl.w	r2, r2, r6
   88122:	d904      	bls.n	8812e <__udivdi3+0x18e>
   88124:	191b      	adds	r3, r3, r4
   88126:	f10c 35ff 	add.w	r5, ip, #4294967295
   8812a:	d36f      	bcc.n	8820c <__udivdi3+0x26c>
   8812c:	46ac      	mov	ip, r5
   8812e:	ebca 0303 	rsb	r3, sl, r3
   88132:	fbb3 f5f8 	udiv	r5, r3, r8
   88136:	fb08 3315 	mls	r3, r8, r5, r3
   8813a:	fb09 f905 	mul.w	r9, r9, r5
   8813e:	fa1f fb8b 	uxth.w	fp, fp
   88142:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   88146:	45b9      	cmp	r9, r7
   88148:	d904      	bls.n	88154 <__udivdi3+0x1b4>
   8814a:	193f      	adds	r7, r7, r4
   8814c:	f105 33ff 	add.w	r3, r5, #4294967295
   88150:	d362      	bcc.n	88218 <__udivdi3+0x278>
   88152:	461d      	mov	r5, r3
   88154:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   88158:	fbac 2302 	umull	r2, r3, ip, r2
   8815c:	ebc9 0707 	rsb	r7, r9, r7
   88160:	429f      	cmp	r7, r3
   88162:	f04f 0500 	mov.w	r5, #0
   88166:	d34a      	bcc.n	881fe <__udivdi3+0x25e>
   88168:	d046      	beq.n	881f8 <__udivdi3+0x258>
   8816a:	4662      	mov	r2, ip
   8816c:	462b      	mov	r3, r5
   8816e:	e75d      	b.n	8802c <__udivdi3+0x8c>
   88170:	4094      	lsls	r4, r2
   88172:	f1c2 0920 	rsb	r9, r2, #32
   88176:	fa21 fc09 	lsr.w	ip, r1, r9
   8817a:	4091      	lsls	r1, r2
   8817c:	fa20 f909 	lsr.w	r9, r0, r9
   88180:	0c26      	lsrs	r6, r4, #16
   88182:	fbbc f8f6 	udiv	r8, ip, r6
   88186:	fb06 cc18 	mls	ip, r6, r8, ip
   8818a:	b2a7      	uxth	r7, r4
   8818c:	fb07 f308 	mul.w	r3, r7, r8
   88190:	ea49 0901 	orr.w	r9, r9, r1
   88194:	ea4f 4119 	mov.w	r1, r9, lsr #16
   88198:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   8819c:	4563      	cmp	r3, ip
   8819e:	fa00 f502 	lsl.w	r5, r0, r2
   881a2:	d909      	bls.n	881b8 <__udivdi3+0x218>
   881a4:	eb1c 0c04 	adds.w	ip, ip, r4
   881a8:	f108 32ff 	add.w	r2, r8, #4294967295
   881ac:	d23b      	bcs.n	88226 <__udivdi3+0x286>
   881ae:	4563      	cmp	r3, ip
   881b0:	d939      	bls.n	88226 <__udivdi3+0x286>
   881b2:	f1a8 0802 	sub.w	r8, r8, #2
   881b6:	44a4      	add	ip, r4
   881b8:	ebc3 0c0c 	rsb	ip, r3, ip
   881bc:	fbbc f3f6 	udiv	r3, ip, r6
   881c0:	fb06 c113 	mls	r1, r6, r3, ip
   881c4:	fb07 f203 	mul.w	r2, r7, r3
   881c8:	fa1f f989 	uxth.w	r9, r9
   881cc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   881d0:	428a      	cmp	r2, r1
   881d2:	d907      	bls.n	881e4 <__udivdi3+0x244>
   881d4:	1909      	adds	r1, r1, r4
   881d6:	f103 30ff 	add.w	r0, r3, #4294967295
   881da:	d222      	bcs.n	88222 <__udivdi3+0x282>
   881dc:	428a      	cmp	r2, r1
   881de:	d920      	bls.n	88222 <__udivdi3+0x282>
   881e0:	3b02      	subs	r3, #2
   881e2:	4421      	add	r1, r4
   881e4:	1a89      	subs	r1, r1, r2
   881e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   881ea:	e743      	b.n	88074 <__udivdi3+0xd4>
   881ec:	463a      	mov	r2, r7
   881ee:	e705      	b.n	87ffc <__udivdi3+0x5c>
   881f0:	4633      	mov	r3, r6
   881f2:	e718      	b.n	88026 <__udivdi3+0x86>
   881f4:	460a      	mov	r2, r1
   881f6:	e766      	b.n	880c6 <__udivdi3+0x126>
   881f8:	40b0      	lsls	r0, r6
   881fa:	4290      	cmp	r0, r2
   881fc:	d2b5      	bcs.n	8816a <__udivdi3+0x1ca>
   881fe:	f10c 32ff 	add.w	r2, ip, #4294967295
   88202:	2300      	movs	r3, #0
   88204:	e712      	b.n	8802c <__udivdi3+0x8c>
   88206:	4633      	mov	r3, r6
   88208:	4632      	mov	r2, r6
   8820a:	e70f      	b.n	8802c <__udivdi3+0x8c>
   8820c:	459a      	cmp	sl, r3
   8820e:	d98d      	bls.n	8812c <__udivdi3+0x18c>
   88210:	f1ac 0c02 	sub.w	ip, ip, #2
   88214:	4423      	add	r3, r4
   88216:	e78a      	b.n	8812e <__udivdi3+0x18e>
   88218:	45b9      	cmp	r9, r7
   8821a:	d99a      	bls.n	88152 <__udivdi3+0x1b2>
   8821c:	3d02      	subs	r5, #2
   8821e:	4427      	add	r7, r4
   88220:	e798      	b.n	88154 <__udivdi3+0x1b4>
   88222:	4603      	mov	r3, r0
   88224:	e7de      	b.n	881e4 <__udivdi3+0x244>
   88226:	4690      	mov	r8, r2
   88228:	e7c6      	b.n	881b8 <__udivdi3+0x218>
   8822a:	3802      	subs	r0, #2
   8822c:	4421      	add	r1, r4
   8822e:	e735      	b.n	8809c <__udivdi3+0xfc>
   88230:	69636572 	.word	0x69636572
   88234:	64657665 	.word	0x64657665
   88238:	0000000a 	.word	0x0000000a
   8823c:	62203631 	.word	0x62203631
   88240:	72617469 	.word	0x72617469
   88244:	20317820 	.word	0x20317820
   88248:	2064253a 	.word	0x2064253a
   8824c:	0000000a 	.word	0x0000000a
   88250:	62203631 	.word	0x62203631
   88254:	72617469 	.word	0x72617469
   88258:	20317920 	.word	0x20317920
   8825c:	2064253a 	.word	0x2064253a
   88260:	0000000a 	.word	0x0000000a
   88264:	72617453 	.word	0x72617453
   88268:	69702074 	.word	0x69702074
   8826c:	70756b63 	.word	0x70756b63
   88270:	0000000a 	.word	0x0000000a
   88274:	61746164 	.word	0x61746164
   88278:	63657220 	.word	0x63657220
   8827c:	20657669 	.word	0x20657669
   88280:	00642531 	.word	0x00642531
   88284:	61746164 	.word	0x61746164
   88288:	63657220 	.word	0x63657220
   8828c:	20657669 	.word	0x20657669
   88290:	00642532 	.word	0x00642532
   88294:	20495754 	.word	0x20495754
   88298:	2056414e 	.word	0x2056414e
   8829c:	00004b4f 	.word	0x00004b4f
   882a0:	20495754 	.word	0x20495754
   882a4:	20424150 	.word	0x20424150
   882a8:	00004b4f 	.word	0x00004b4f
   882ac:	73206e69 	.word	0x73206e69
   882b0:	0a646e65 	.word	0x0a646e65
   882b4:	00000000 	.word	0x00000000
   882b8:	2056414e 	.word	0x2056414e
   882bc:	4b434150 	.word	0x4b434150
   882c0:	00000000 	.word	0x00000000
   882c4:	49595254 	.word	0x49595254
   882c8:	5420474e 	.word	0x5420474e
   882cc:	4553204f 	.word	0x4553204f
   882d0:	000a444e 	.word	0x000a444e
   882d4:	656e6f64 	.word	0x656e6f64
   882d8:	6e657320 	.word	0x6e657320
   882dc:	676e6964 	.word	0x676e6964
   882e0:	76616e20 	.word	0x76616e20
   882e4:	0000000a 	.word	0x0000000a
   882e8:	20424150 	.word	0x20424150
   882ec:	4b434150 	.word	0x4b434150
   882f0:	00000030 	.word	0x00000030
   882f4:	656e6f64 	.word	0x656e6f64
   882f8:	6e657320 	.word	0x6e657320
   882fc:	676e6964 	.word	0x676e6964
   88300:	62617020 	.word	0x62617020
   88304:	0000000a 	.word	0x0000000a
   88308:	72617453 	.word	0x72617453
   8830c:	666f2074 	.word	0x666f2074
   88310:	63657220 	.word	0x63657220
   88314:	65766965 	.word	0x65766965
   88318:	0000000a 	.word	0x0000000a
   8831c:	69595254 	.word	0x69595254
   88320:	7420676e 	.word	0x7420676e
   88324:	6572206f 	.word	0x6572206f
   88328:	76696563 	.word	0x76696563
   8832c:	616e2065 	.word	0x616e2065
   88330:	00000076 	.word	0x00000076
   88334:	656e6f64 	.word	0x656e6f64
   88338:	6e657320 	.word	0x6e657320
   8833c:	676e6964 	.word	0x676e6964
   88340:	00000000 	.word	0x00000000
   88344:	69595254 	.word	0x69595254
   88348:	7420676e 	.word	0x7420676e
   8834c:	6572206f 	.word	0x6572206f
   88350:	76696563 	.word	0x76696563
   88354:	61502065 	.word	0x61502065
   88358:	00000000 	.word	0x00000000
   8835c:	72617453 	.word	0x72617453
   88360:	666f2074 	.word	0x666f2074
   88364:	696e6920 	.word	0x696e6920
   88368:	000a746e 	.word	0x000a746e
   8836c:	6976616e 	.word	0x6976616e
   88370:	69746167 	.word	0x69746167
   88374:	00006e6f 	.word	0x00006e6f
   88378:	00000043 	.word	0x00000043

0008837c <_global_impure_ptr>:
   8837c:	200701a0                                ... 

00088380 <zeroes.6763>:
   88380:	30303030 30303030 30303030 30303030     0000000000000000
   88390:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
   883a0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   883b0:	00000000 33323130 37363534 62613938     ....0123456789ab
   883c0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

000883d0 <blanks.6762>:
   883d0:	20202020 20202020 20202020 20202020                     

000883e0 <zeroes.6721>:
   883e0:	30303030 30303030 30303030 30303030     0000000000000000

000883f0 <blanks.6720>:
   883f0:	20202020 20202020 20202020 20202020                     
   88400:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   88410:	49534f50 00000058 0000002e 00000000     POSIX...........

00088420 <__mprec_tens>:
   88420:	00000000 3ff00000 00000000 40240000     .......?......$@
   88430:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   88440:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   88450:	00000000 412e8480 00000000 416312d0     .......A......cA
   88460:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   88470:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   88480:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   88490:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   884a0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   884b0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   884c0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   884d0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   884e0:	79d99db4 44ea7843                       ...yCx.D

000884e8 <__mprec_bigtens>:
   884e8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   884f8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   88508:	7f73bf3c 75154fdd                       <.s..O.u

00088510 <p05.5269>:
   88510:	00000005 00000019 0000007d              ........}...

0008851c <_init>:
   8851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8851e:	bf00      	nop
   88520:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88522:	bc08      	pop	{r3}
   88524:	469e      	mov	lr, r3
   88526:	4770      	bx	lr

00088528 <__init_array_start>:
   88528:	00084489 	.word	0x00084489

0008852c <__frame_dummy_init_array_entry>:
   8852c:	00080119                                ....

00088530 <_fini>:
   88530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88532:	bf00      	nop
   88534:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88536:	bc08      	pop	{r3}
   88538:	469e      	mov	lr, r3
   8853a:	4770      	bx	lr

0008853c <__fini_array_start>:
   8853c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070198 	.word	0x20070198

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <uxCriticalNesting>:
20070138:	aaaaaaaa                                ....

2007013c <xFreeBytesRemaining>:
2007013c:	00008000                                ....

20070140 <xNextTaskUnblockTime>:
20070140:	0000ffff                                ....

20070144 <packet_received_pab>:
	...
2007014c:	20078c74 00000003 00000002              t.. ........

20070158 <packet_received_nav>:
	...
20070160:	20078c78 00000005 00000003              x.. ........

2007016c <packet_pab>:
	...
20070174:	20078c6c 00000003 00000002              l.. ........

20070180 <packet_nav>:
	...
20070188:	20078c70 00000001 00000003              p.. ........

20070194 <g_interrupt_enabled>:
20070194:	00000001                                ....

20070198 <SystemCoreClock>:
20070198:	003d0900 00000000                       ..=.....

200701a0 <impure_data>:
200701a0:	00000000 2007048c 200704f4 2007055c     ....... ... \.. 
	...
200701d4:	00088378 00000000 00000000 00000000     x...............
	...
20070248:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070258:	0005deec 0000000b 00000000 00000000     ................
	...

200705c8 <_impure_ptr>:
200705c8:	200701a0                                ... 

200705cc <lconv>:
200705cc:	00088418 000882b4 000882b4 000882b4     ................
200705dc:	000882b4 000882b4 000882b4 000882b4     ................
200705ec:	000882b4 000882b4 ffffffff ffffffff     ................
200705fc:	ffffffff 0000ffff                       ........

20070604 <lc_ctype_charset>:
20070604:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070624 <__mb_cur_max>:
20070624:	00000001                                ....

20070628 <__malloc_av_>:
	...
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 

20070a30 <__malloc_trim_threshold>:
20070a30:	00020000                                ....

20070a34 <__malloc_sbrk_base>:
20070a34:	ffffffff                                ....

20070a38 <__wctomb>:
20070a38:	000870e1                                .p..
