// Seed: 3794496562
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2
);
  logic [7:0] id_4;
  assign module_1.id_5 = 0;
  reg id_5;
  for (id_6 = -1; -1; id_5 = -1) begin : LABEL_0
    assign id_5 = id_1 ? id_5 : id_4[-1];
    wire id_7;
  end
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    output wor id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_2
  );
  supply1 id_13 = -1, id_14;
  wire id_15;
endmodule
