# riscv_verilog
requirement

1. debugging
2. include
3. add clock
4. add instruction memory
5. etc
