// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_retransmit_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearRetransmitTimer_dout,
        rxEng2timer_clearRetransmitTimer_empty_n,
        rxEng2timer_clearRetransmitTimer_read,
        txEng2timer_setRetransmitTimer_dout,
        txEng2timer_setRetransmitTimer_empty_n,
        txEng2timer_setRetransmitTimer_read,
        rtTimer2eventEng_setEvent_din,
        rtTimer2eventEng_setEvent_full_n,
        rtTimer2eventEng_setEvent_write,
        rtTimer2stateTable_releaseState_din,
        rtTimer2stateTable_releaseState_full_n,
        rtTimer2stateTable_releaseState_write,
        timer2rxApp_notification_din,
        timer2rxApp_notification_full_n,
        timer2rxApp_notification_write,
        timer2txApp_notification_din,
        timer2txApp_notification_full_n,
        timer2txApp_notification_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [16:0] rxEng2timer_clearRetransmitTimer_dout;
input   rxEng2timer_clearRetransmitTimer_empty_n;
output   rxEng2timer_clearRetransmitTimer_read;
input  [47:0] txEng2timer_setRetransmitTimer_dout;
input   txEng2timer_setRetransmitTimer_empty_n;
output   txEng2timer_setRetransmitTimer_read;
output  [84:0] rtTimer2eventEng_setEvent_din;
input   rtTimer2eventEng_setEvent_full_n;
output   rtTimer2eventEng_setEvent_write;
output  [15:0] rtTimer2stateTable_releaseState_din;
input   rtTimer2stateTable_releaseState_full_n;
output   rtTimer2stateTable_releaseState_write;
output  [80:0] timer2rxApp_notification_din;
input   timer2rxApp_notification_full_n;
output   timer2rxApp_notification_write;
output  [71:0] timer2txApp_notification_din;
input   timer2txApp_notification_full_n;
output   timer2txApp_notification_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearRetransmitTimer_read;
reg txEng2timer_setRetransmitTimer_read;
reg rtTimer2eventEng_setEvent_write;
reg rtTimer2stateTable_releaseState_write;
reg timer2rxApp_notification_write;
reg timer2txApp_notification_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_150_p3;
reg    ap_predicate_op38_read_state1;
wire   [0:0] icmp_ln1068_fu_463_p2;
wire   [0:0] tmp_i_321_nbreadreq_fu_164_p3;
reg    ap_predicate_op64_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] rt_waitForWrite_load_reg_751;
reg   [0:0] rt_waitForWrite_load_reg_751_pp0_iter1_reg;
reg   [0:0] icmp_ln1068_reg_764;
reg   [0:0] icmp_ln1068_reg_764_pp0_iter1_reg;
reg   [0:0] phi_ln126_reg_262;
reg   [0:0] currEntry_active_reg_821;
reg   [0:0] icmp_ln1080_reg_836;
wire   [0:0] tmp_23_i_nbwritereq_fu_178_p3;
wire   [0:0] tmp_254_fu_694_p3;
reg   [0:0] tmp_i_reg_760;
reg   [0:0] tmp_i_reg_760_pp0_iter1_reg;
reg    ap_predicate_op119_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] rt_waitForWrite_load_reg_751_pp0_iter2_reg;
reg   [0:0] icmp_ln1068_reg_764_pp0_iter2_reg;
reg   [0:0] phi_ln126_reg_262_pp0_iter2_reg;
reg   [0:0] currEntry_active_reg_821_pp0_iter2_reg;
reg   [0:0] icmp_ln1080_reg_836_pp0_iter2_reg;
reg   [0:0] tmp_23_i_reg_845;
reg   [0:0] tmp_254_reg_849;
reg   [0:0] tmp_i_reg_760_pp0_iter2_reg;
reg    ap_predicate_op131_write_state4;
reg   [0:0] icmp_ln175_reg_853;
reg    ap_predicate_op133_write_state4;
reg    ap_predicate_op136_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] rt_waitForWrite;
reg   [15:0] rt_update_sessionID_V;
reg   [15:0] rt_prevPosition_V;
reg   [0:0] rt_update_stop;
reg   [9:0] retransmitTimerTable_address0;
reg    retransmitTimerTable_ce0;
reg    retransmitTimerTable_we0;
reg   [67:0] retransmitTimerTable_d0;
reg   [9:0] retransmitTimerTable_address1;
reg    retransmitTimerTable_ce1;
wire   [67:0] retransmitTimerTable_q1;
reg   [15:0] rt_position_V;
reg    rxEng2timer_clearRetransmitTimer_blk_n;
wire    ap_block_pp0_stage0;
reg    txEng2timer_setRetransmitTimer_blk_n;
reg    rtTimer2eventEng_setEvent_blk_n;
reg    rtTimer2stateTable_releaseState_blk_n;
reg    timer2txApp_notification_blk_n;
reg    timer2rxApp_notification_blk_n;
reg   [15:0] currID_V_2_reg_239;
reg   [15:0] currID_V_2_reg_239_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] currID_V_2_reg_239_pp0_iter2_reg;
reg   [0:0] rt_update_stop_load_reg_755;
reg   [9:0] retransmitTimerTable_addr_reg_768;
reg   [9:0] retransmitTimerTable_addr_reg_768_pp0_iter1_reg;
reg   [9:0] retransmitTimerTable_addr_1_reg_785;
reg   [9:0] retransmitTimerTable_addr_1_reg_785_pp0_iter1_reg;
wire   [67:0] select_ln82_fu_643_p3;
reg   [67:0] select_ln82_reg_791;
reg   [67:0] retransmitTimerTable_load_1_reg_796;
wire   [31:0] currEntry_time_V_fu_650_p1;
wire   [2:0] currEntry_retries_V_fu_654_p4;
reg   [2:0] currEntry_retries_V_reg_807;
wire   [0:0] currEntry_active_fu_664_p3;
reg   [31:0] currEntry_type_reg_825;
wire   [0:0] icmp_ln1080_fu_682_p2;
wire   [0:0] ap_phi_mux_phi_ln126_phi_fu_267_p4;
wire   [31:0] currEntry_time_V_1_fu_688_p2;
reg   [31:0] currEntry_time_V_1_reg_840;
wire   [0:0] icmp_ln175_fu_719_p2;
reg   [15:0] ap_phi_mux_currID_V_2_phi_fu_243_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_currID_V_2_reg_239;
wire   [15:0] set_sessionID_V_fu_525_p1;
wire   [31:0] ap_phi_reg_pp0_iter0_set_type_2_reg_250;
reg   [31:0] ap_phi_reg_pp0_iter1_set_type_2_reg_250;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln126_reg_262;
reg   [0:0] ap_phi_reg_pp0_iter1_phi_ln126_reg_262;
reg   [31:0] ap_phi_mux_currEntry_type_2_phi_fu_279_p22;
wire   [31:0] ap_phi_reg_pp0_iter0_currEntry_type_2_reg_276;
reg   [31:0] ap_phi_reg_pp0_iter1_currEntry_type_2_reg_276;
reg   [31:0] ap_phi_reg_pp0_iter2_currEntry_type_2_reg_276;
reg   [0:0] ap_phi_mux_currEntry_active_1_phi_fu_314_p22;
wire   [0:0] ap_phi_reg_pp0_iter0_currEntry_active_1_reg_309;
reg   [0:0] ap_phi_reg_pp0_iter1_currEntry_active_1_reg_309;
reg   [0:0] ap_phi_reg_pp0_iter2_currEntry_active_1_reg_309;
reg   [2:0] ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22;
wire   [2:0] ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_349;
reg   [2:0] ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_349;
reg   [2:0] ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_349;
wire   [2:0] currEntry_retries_V_1_fu_701_p2;
reg   [31:0] ap_phi_mux_currEntry_time_V_2_phi_fu_385_p22;
wire   [31:0] ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_377;
reg   [31:0] ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_377;
reg   [31:0] ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377;
wire   [63:0] zext_ln587_fu_469_p1;
wire   [63:0] zext_ln587_14_fu_590_p1;
wire   [15:0] trunc_ln144_fu_433_p1;
wire   [15:0] select_ln117_cast_i_fu_515_p1;
wire   [15:0] add_ln885_157_fu_578_p2;
wire   [0:0] or_ln108_fu_572_p2;
reg    ap_block_pp0_stage0_01001;
wire   [67:0] or_ln189_2_i_fu_724_p5;
wire   [9:0] trunc_ln885_fu_485_p1;
wire   [15:0] add_ln885_fu_489_p2;
wire   [0:0] icmp_ln1076_fu_501_p2;
wire   [9:0] add_ln1076_fu_495_p2;
wire   [9:0] select_ln117_fu_507_p3;
wire   [16:0] zext_ln1541_fu_540_p1;
wire   [16:0] ret_fu_544_p2;
wire   [16:0] zext_ln108_fu_550_p1;
wire   [0:0] icmp_ln108_fu_554_p2;
wire   [0:0] xor_ln108_fu_560_p2;
wire   [0:0] icmp_ln1084_fu_566_p2;
wire   [31:0] tmp_fu_601_p4;
wire   [32:0] tmp_s_fu_619_p4;
wire   [67:0] and_ln1_fu_629_p3;
wire   [67:0] and_ln_fu_611_p3;
wire   [67:0] or_ln84_fu_637_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op49_load_state1;
reg    ap_enable_operation_49;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op85_load_state2;
reg    ap_enable_operation_85;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op110_store_state3;
reg    ap_enable_operation_110;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op129_store_state3;
reg    ap_enable_operation_129;
reg    ap_predicate_op82_load_state1;
reg    ap_enable_operation_82;
reg    ap_predicate_op94_load_state2;
reg    ap_enable_operation_94;
wire    ap_enable_pp0;
reg    ap_condition_342;
reg    ap_condition_66;
reg    ap_condition_261;
reg    ap_condition_509;
reg    ap_condition_278;
reg    ap_condition_223;
reg    ap_condition_478;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 rt_waitForWrite = 1'd0;
#0 rt_update_sessionID_V = 16'd0;
#0 rt_prevPosition_V = 16'd0;
#0 rt_update_stop = 1'd0;
#0 rt_position_V = 16'd0;
end

toe_top_retransmit_timer_retransmitTimerTable_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 68 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
retransmitTimerTable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(retransmitTimerTable_address0),
    .ce0(retransmitTimerTable_ce0),
    .we0(retransmitTimerTable_we0),
    .d0(retransmitTimerTable_d0),
    .address1(retransmitTimerTable_address1),
    .ce1(retransmitTimerTable_ce1),
    .q1(retransmitTimerTable_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter1_phi_ln126_reg_262 <= 1'd1;
        end else if ((1'b1 == ap_condition_342)) begin
            ap_phi_reg_pp0_iter1_phi_ln126_reg_262 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln126_reg_262 <= ap_phi_reg_pp0_iter0_phi_ln126_reg_262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter1_set_type_2_reg_250 <= {{txEng2timer_setRetransmitTimer_dout[47:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_set_type_2_reg_250 <= ap_phi_reg_pp0_iter0_set_type_2_reg_250;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0))))) begin
        ap_phi_reg_pp0_iter2_currEntry_active_1_reg_309 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | (~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1)))))) begin
        ap_phi_reg_pp0_iter2_currEntry_active_1_reg_309 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_currEntry_active_1_reg_309 <= ap_phi_reg_pp0_iter1_currEntry_active_1_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | (~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1)))))) begin
        ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_349 <= {{retransmitTimerTable_q1[34:32]}};
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_349 <= ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_349;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= currEntry_time_V_fu_650_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= 32'd156251;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | (~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= 32'd4687501;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= 32'd2343751;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= 32'd1562501;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1))))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= 32'd781251;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377 <= ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_377;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd0))))) begin
        ap_phi_reg_pp0_iter2_currEntry_type_2_reg_276 <= {{retransmitTimerTable_q1[67:36]}};
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | (~(currEntry_retries_V_fu_654_p4 == 3'd0) & ~(currEntry_retries_V_fu_654_p4 == 3'd3) & ~(currEntry_retries_V_fu_654_p4 == 3'd2) & ~(currEntry_retries_V_fu_654_p4 == 3'd1) & (icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd3)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd1) & (currEntry_active_fu_664_p3 == 1'd0) & (currEntry_retries_V_fu_654_p4 == 3'd1)))))) begin
        ap_phi_reg_pp0_iter2_currEntry_type_2_reg_276 <= ap_phi_reg_pp0_iter1_set_type_2_reg_250;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_currEntry_type_2_reg_276 <= ap_phi_reg_pp0_iter1_currEntry_type_2_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((1'b1 == ap_condition_66)) begin
            currID_V_2_reg_239 <= set_sessionID_V_fu_525_p1;
        end else if ((1'b1 == ap_condition_342)) begin
            currID_V_2_reg_239 <= rt_position_V;
        end else if ((1'b1 == 1'b1)) begin
            currID_V_2_reg_239 <= ap_phi_reg_pp0_iter0_currID_V_2_reg_239;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((1'b1 == ap_condition_478)) begin
            rt_position_V <= add_ln885_157_fu_578_p2;
        end else if ((1'b1 == ap_condition_342)) begin
            rt_position_V <= select_ln117_cast_i_fu_515_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if (((icmp_ln1068_fu_463_p2 == 1'd0) & (rt_waitForWrite == 1'd1))) begin
            rt_waitForWrite <= 1'd0;
        end else if (((grp_nbreadreq_fu_150_p3 == 1'd1) & (rt_waitForWrite == 1'd0))) begin
            rt_waitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_currEntry_active_1_reg_309 <= ap_phi_reg_pp0_iter0_currEntry_active_1_reg_309;
        ap_phi_reg_pp0_iter1_currEntry_retries_V_2_reg_349 <= ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_349;
        ap_phi_reg_pp0_iter1_currEntry_time_V_2_reg_377 <= ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_377;
        ap_phi_reg_pp0_iter1_currEntry_type_2_reg_276 <= ap_phi_reg_pp0_iter0_currEntry_type_2_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1))))) begin
        currEntry_active_reg_821 <= retransmitTimerTable_q1[32'd35];
        currEntry_retries_V_reg_807 <= {{retransmitTimerTable_q1[34:32]}};
        currEntry_type_reg_825 <= {{retransmitTimerTable_q1[67:36]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        currEntry_active_reg_821_pp0_iter2_reg <= currEntry_active_reg_821;
        currID_V_2_reg_239_pp0_iter2_reg <= currID_V_2_reg_239_pp0_iter1_reg;
        icmp_ln1068_reg_764_pp0_iter2_reg <= icmp_ln1068_reg_764_pp0_iter1_reg;
        icmp_ln1080_reg_836_pp0_iter2_reg <= icmp_ln1080_reg_836;
        phi_ln126_reg_262_pp0_iter2_reg <= phi_ln126_reg_262;
        rt_waitForWrite_load_reg_751_pp0_iter2_reg <= rt_waitForWrite_load_reg_751_pp0_iter1_reg;
        tmp_i_reg_760_pp0_iter2_reg <= tmp_i_reg_760_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (icmp_ln1080_fu_682_p2 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (icmp_ln1080_fu_682_p2 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd1))))) begin
        currEntry_time_V_1_reg_840 <= currEntry_time_V_1_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currID_V_2_reg_239_pp0_iter1_reg <= currID_V_2_reg_239;
        icmp_ln1068_reg_764_pp0_iter1_reg <= icmp_ln1068_reg_764;
        retransmitTimerTable_addr_1_reg_785_pp0_iter1_reg <= retransmitTimerTable_addr_1_reg_785;
        retransmitTimerTable_addr_reg_768_pp0_iter1_reg <= retransmitTimerTable_addr_reg_768;
        rt_update_stop_load_reg_755 <= rt_update_stop;
        rt_waitForWrite_load_reg_751 <= rt_waitForWrite;
        rt_waitForWrite_load_reg_751_pp0_iter1_reg <= rt_waitForWrite_load_reg_751;
        tmp_i_reg_760_pp0_iter1_reg <= tmp_i_reg_760;
    end
end

always @ (posedge ap_clk) begin
    if (((rt_waitForWrite == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1068_reg_764 <= icmp_ln1068_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd1) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1) & (ap_phi_mux_phi_ln126_phi_fu_267_p4 == 1'd0) & (currEntry_active_fu_664_p3 == 1'd1))))) begin
        icmp_ln1080_reg_836 <= icmp_ln1080_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd1))))) begin
        icmp_ln175_reg_853 <= icmp_ln175_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_ln126_reg_262 <= ap_phi_reg_pp0_iter1_phi_ln126_reg_262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1))))) begin
        retransmitTimerTable_addr_1_reg_785 <= zext_ln587_14_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1068_fu_463_p2 == 1'd0) & (rt_waitForWrite == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        retransmitTimerTable_addr_reg_768 <= zext_ln587_fu_469_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((rt_waitForWrite_load_reg_751 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1))))) begin
        retransmitTimerTable_load_1_reg_796 <= retransmitTimerTable_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1))))) begin
        rt_prevPosition_V <= ap_phi_mux_currID_V_2_phi_fu_243_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_150_p3 == 1'd1) & (rt_waitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rt_update_sessionID_V <= trunc_ln144_fu_433_p1;
        rt_update_stop <= rxEng2timer_clearRetransmitTimer_dout[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1068_reg_764 == 1'd0) & (rt_waitForWrite_load_reg_751 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln82_reg_791[1 : 0] <= select_ln82_fu_643_p3[1 : 0];
select_ln82_reg_791[4 : 3] <= select_ln82_fu_643_p3[4 : 3];
select_ln82_reg_791[6] <= select_ln82_fu_643_p3[6];
select_ln82_reg_791[9] <= select_ln82_fu_643_p3[9];
select_ln82_reg_791[14 : 13] <= select_ln82_fu_643_p3[14 : 13];
select_ln82_reg_791[17] <= select_ln82_fu_643_p3[17];
select_ln82_reg_791[67 : 35] <= select_ln82_fu_643_p3[67 : 35];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0))))) begin
        tmp_23_i_reg_845 <= rtTimer2eventEng_setEvent_full_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0))))) begin
        tmp_254_reg_849 <= retransmitTimerTable_load_1_reg_796[32'd34];
    end
end

always @ (posedge ap_clk) begin
    if (((rt_waitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_760 <= grp_nbreadreq_fu_150_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd0)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_314_p22 = 1'd0;
    end else if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_currEntry_active_1_phi_fu_314_p22 = 1'd1;
    end else begin
        ap_phi_mux_currEntry_active_1_phi_fu_314_p22 = ap_phi_reg_pp0_iter2_currEntry_active_1_reg_309;
    end
end

always @ (*) begin
    if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd1)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22 = 3'd0;
    end else if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd0)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22 = currEntry_retries_V_1_fu_701_p2;
    end else if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22 = currEntry_retries_V_reg_807;
    end else begin
        ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22 = ap_phi_reg_pp0_iter2_currEntry_retries_V_2_reg_349;
    end
end

always @ (*) begin
    if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd0)))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_385_p22 = 32'd0;
    end else if ((((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_385_p22 = currEntry_time_V_1_reg_840;
    end else begin
        ap_phi_mux_currEntry_time_V_2_phi_fu_385_p22 = ap_phi_reg_pp0_iter2_currEntry_time_V_2_reg_377;
    end
end

always @ (*) begin
    if ((((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd0) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((icmp_ln1080_reg_836 == 1'd0) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd1)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd0)))) begin
        ap_phi_mux_currEntry_type_2_phi_fu_279_p22 = currEntry_type_reg_825;
    end else begin
        ap_phi_mux_currEntry_type_2_phi_fu_279_p22 = ap_phi_reg_pp0_iter2_currEntry_type_2_reg_276;
    end
end

always @ (*) begin
    if ((((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)))) begin
        ap_phi_mux_currID_V_2_phi_fu_243_p4 = set_sessionID_V_fu_525_p1;
    end else if ((((tmp_i_321_nbreadreq_fu_164_p3 == 1'd0) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd0) & (icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)))) begin
        ap_phi_mux_currID_V_2_phi_fu_243_p4 = rt_position_V;
    end else begin
        ap_phi_mux_currID_V_2_phi_fu_243_p4 = ap_phi_reg_pp0_iter0_currID_V_2_reg_239;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_509)) begin
            retransmitTimerTable_address0 = retransmitTimerTable_addr_1_reg_785_pp0_iter1_reg;
        end else if (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1))) begin
            retransmitTimerTable_address0 = retransmitTimerTable_addr_reg_768_pp0_iter1_reg;
        end else begin
            retransmitTimerTable_address0 = 'bx;
        end
    end else begin
        retransmitTimerTable_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_223)) begin
        if ((1'b1 == ap_condition_278)) begin
            retransmitTimerTable_address1 = zext_ln587_14_fu_590_p1;
        end else if (((icmp_ln1068_fu_463_p2 == 1'd0) & (rt_waitForWrite == 1'd1))) begin
            retransmitTimerTable_address1 = zext_ln587_fu_469_p1;
        end else begin
            retransmitTimerTable_address1 = 'bx;
        end
    end else begin
        retransmitTimerTable_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)))))) begin
        retransmitTimerTable_ce0 = 1'b1;
    end else begin
        retransmitTimerTable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)))) | ((icmp_ln1068_fu_463_p2 == 1'd0) & (rt_waitForWrite == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        retransmitTimerTable_ce1 = 1'b1;
    end else begin
        retransmitTimerTable_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_509)) begin
            retransmitTimerTable_d0 = or_ln189_2_i_fu_724_p5;
        end else if (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1))) begin
            retransmitTimerTable_d0 = select_ln82_reg_791;
        end else begin
            retransmitTimerTable_d0 = 'bx;
        end
    end else begin
        retransmitTimerTable_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)))))) begin
        retransmitTimerTable_we0 = 1'b1;
    end else begin
        retransmitTimerTable_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op119_write_state3 == 1'b1))) begin
        rtTimer2eventEng_setEvent_blk_n = rtTimer2eventEng_setEvent_full_n;
    end else begin
        rtTimer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op119_write_state3 == 1'b1))) begin
        rtTimer2eventEng_setEvent_write = 1'b1;
    end else begin
        rtTimer2eventEng_setEvent_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op131_write_state4 == 1'b1))) begin
        rtTimer2stateTable_releaseState_blk_n = rtTimer2stateTable_releaseState_full_n;
    end else begin
        rtTimer2stateTable_releaseState_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op131_write_state4 == 1'b1))) begin
        rtTimer2stateTable_releaseState_write = 1'b1;
    end else begin
        rtTimer2stateTable_releaseState_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op38_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2timer_clearRetransmitTimer_blk_n = rxEng2timer_clearRetransmitTimer_empty_n;
    end else begin
        rxEng2timer_clearRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2timer_clearRetransmitTimer_read = 1'b1;
    end else begin
        rxEng2timer_clearRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op133_write_state4 == 1'b1))) begin
        timer2rxApp_notification_blk_n = timer2rxApp_notification_full_n;
    end else begin
        timer2rxApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op133_write_state4 == 1'b1))) begin
        timer2rxApp_notification_write = 1'b1;
    end else begin
        timer2rxApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op136_write_state4 == 1'b1))) begin
        timer2txApp_notification_blk_n = timer2txApp_notification_full_n;
    end else begin
        timer2txApp_notification_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op136_write_state4 == 1'b1))) begin
        timer2txApp_notification_write = 1'b1;
    end else begin
        timer2txApp_notification_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op64_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2timer_setRetransmitTimer_blk_n = txEng2timer_setRetransmitTimer_empty_n;
    end else begin
        txEng2timer_setRetransmitTimer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op64_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2timer_setRetransmitTimer_read = 1'b1;
    end else begin
        txEng2timer_setRetransmitTimer_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1076_fu_495_p2 = (trunc_ln885_fu_485_p1 + 10'd1);

assign add_ln885_157_fu_578_p2 = (rt_position_V + 16'd5);

assign add_ln885_fu_489_p2 = (rt_position_V + 16'd1);

assign and_ln1_fu_629_p3 = {{tmp_s_fu_619_p4}, {35'd0}};

assign and_ln_fu_611_p3 = {{tmp_fu_601_p4}, {36'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op119_write_state3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op64_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op38_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op136_write_state4 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op133_write_state4 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op131_write_state4 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op119_write_state3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op64_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op38_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op136_write_state4 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op133_write_state4 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op131_write_state4 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op119_write_state3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op64_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op38_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op136_write_state4 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op133_write_state4 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op131_write_state4 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op64_read_state1 == 1'b1) & (txEng2timer_setRetransmitTimer_empty_n == 1'b0)) | ((ap_predicate_op38_read_state1 == 1'b1) & (rxEng2timer_clearRetransmitTimer_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((rtTimer2eventEng_setEvent_full_n == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op136_write_state4 == 1'b1) & (timer2txApp_notification_full_n == 1'b0)) | ((ap_predicate_op133_write_state4 == 1'b1) & (timer2rxApp_notification_full_n == 1'b0)) | ((ap_predicate_op131_write_state4 == 1'b1) & (rtTimer2stateTable_releaseState_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_223 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_261 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_278 = (((grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_condition_342 = (((tmp_i_321_nbreadreq_fu_164_p3 == 1'd0) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd0) & (icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_condition_478 = (((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (icmp_ln1068_fu_463_p2 == 1'd1) & (or_ln108_fu_572_p2 == 1'd0) & (rt_waitForWrite == 1'd1)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (or_ln108_fu_572_p2 == 1'd0) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)));
end

always @ (*) begin
    ap_condition_509 = (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_66 = (((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_enable_operation_110 = (ap_predicate_op110_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_129 = (ap_predicate_op129_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_49 = (ap_predicate_op49_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_85 = (ap_predicate_op85_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_mux_phi_ln126_phi_fu_267_p4 = ap_phi_reg_pp0_iter1_phi_ln126_reg_262;

assign ap_phi_reg_pp0_iter0_currEntry_active_1_reg_309 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_retries_V_2_reg_349 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_time_V_2_reg_377 = 'bx;

assign ap_phi_reg_pp0_iter0_currEntry_type_2_reg_276 = 'bx;

assign ap_phi_reg_pp0_iter0_currID_V_2_reg_239 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln126_reg_262 = 'bx;

assign ap_phi_reg_pp0_iter0_set_type_2_reg_250 = 'bx;

always @ (*) begin
    ap_predicate_op110_store_state3 = ((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_write_state3 = (((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1) & (tmp_254_fu_694_p3 == 1'd0)) | ((tmp_23_i_nbwritereq_fu_178_p3 == 1'd1) & (icmp_ln1080_reg_836 == 1'd1) & (currEntry_active_reg_821 == 1'd1) & (phi_ln126_reg_262 == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0) & (tmp_254_fu_694_p3 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op129_store_state3 = (((icmp_ln1068_reg_764_pp0_iter1_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd1)) | ((rt_waitForWrite_load_reg_751_pp0_iter1_reg == 1'd0) & (tmp_i_reg_760_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op131_write_state4 = (((tmp_i_reg_760_pp0_iter2_reg == 1'd0) & (tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd0)) | ((tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (icmp_ln1068_reg_764_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op133_write_state4 = (((icmp_ln175_reg_853 == 1'd0) & (tmp_i_reg_760_pp0_iter2_reg == 1'd0) & (tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd0)) | ((icmp_ln175_reg_853 == 1'd0) & (tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (icmp_ln1068_reg_764_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op136_write_state4 = (((icmp_ln175_reg_853 == 1'd1) & (tmp_i_reg_760_pp0_iter2_reg == 1'd0) & (tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd0)) | ((icmp_ln175_reg_853 == 1'd1) & (tmp_254_reg_849 == 1'd1) & (tmp_23_i_reg_845 == 1'd1) & (icmp_ln1080_reg_836_pp0_iter2_reg == 1'd1) & (currEntry_active_reg_821_pp0_iter2_reg == 1'd1) & (phi_ln126_reg_262_pp0_iter2_reg == 1'd0) & (icmp_ln1068_reg_764_pp0_iter2_reg == 1'd1) & (rt_waitForWrite_load_reg_751_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op38_read_state1 = ((grp_nbreadreq_fu_150_p3 == 1'd1) & (rt_waitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op49_load_state1 = ((icmp_ln1068_fu_463_p2 == 1'd0) & (rt_waitForWrite == 1'd1));
end

always @ (*) begin
    ap_predicate_op64_read_state1 = (((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((tmp_i_321_nbreadreq_fu_164_p3 == 1'd1) & (icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_predicate_op82_load_state1 = (((grp_nbreadreq_fu_150_p3 == 1'd0) & (rt_waitForWrite == 1'd0)) | ((icmp_ln1068_fu_463_p2 == 1'd1) & (rt_waitForWrite == 1'd1)));
end

always @ (*) begin
    ap_predicate_op85_load_state2 = ((icmp_ln1068_reg_764 == 1'd0) & (rt_waitForWrite_load_reg_751 == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_load_state2 = (((rt_waitForWrite_load_reg_751 == 1'd0) & (tmp_i_reg_760 == 1'd0)) | ((icmp_ln1068_reg_764 == 1'd1) & (rt_waitForWrite_load_reg_751 == 1'd1)));
end

assign currEntry_active_fu_664_p3 = retransmitTimerTable_q1[32'd35];

assign currEntry_retries_V_1_fu_701_p2 = (currEntry_retries_V_reg_807 + 3'd1);

assign currEntry_retries_V_fu_654_p4 = {{retransmitTimerTable_q1[34:32]}};

assign currEntry_time_V_1_fu_688_p2 = ($signed(currEntry_time_V_fu_650_p1) + $signed(32'd4294967295));

assign currEntry_time_V_fu_650_p1 = retransmitTimerTable_q1[31:0];

assign grp_nbreadreq_fu_150_p3 = rxEng2timer_clearRetransmitTimer_empty_n;

assign icmp_ln1068_fu_463_p2 = ((rt_update_sessionID_V == rt_prevPosition_V) ? 1'b1 : 1'b0);

assign icmp_ln1076_fu_501_p2 = ((add_ln885_fu_489_p2 > 16'd999) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_682_p2 = ((currEntry_time_V_fu_650_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1084_fu_566_p2 = ((rt_position_V > set_sessionID_V_fu_525_p1) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_554_p2 = (($signed(ret_fu_544_p2) < $signed(zext_ln108_fu_550_p1)) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_719_p2 = ((currEntry_type_reg_825 == 32'd3) ? 1'b1 : 1'b0);

assign or_ln108_fu_572_p2 = (xor_ln108_fu_560_p2 | icmp_ln1084_fu_566_p2);

assign or_ln189_2_i_fu_724_p5 = {{{{ap_phi_mux_currEntry_type_2_phi_fu_279_p22}, {ap_phi_mux_currEntry_active_1_phi_fu_314_p22}}, {ap_phi_mux_currEntry_retries_V_2_phi_fu_352_p22}}, {ap_phi_mux_currEntry_time_V_2_phi_fu_385_p22}};

assign or_ln84_fu_637_p2 = (68'd156251 | and_ln1_fu_629_p3);

assign ret_fu_544_p2 = ($signed(zext_ln1541_fu_540_p1) + $signed(17'd131069));

assign rtTimer2eventEng_setEvent_din = {{{{currEntry_retries_V_1_fu_701_p2}, {34'd0}}, {currID_V_2_reg_239_pp0_iter1_reg}}, {currEntry_type_reg_825}};

assign rtTimer2stateTable_releaseState_din = currID_V_2_reg_239_pp0_iter2_reg;

assign select_ln117_cast_i_fu_515_p1 = select_ln117_fu_507_p3;

assign select_ln117_fu_507_p3 = ((icmp_ln1076_fu_501_p2[0:0] == 1'b1) ? 10'd0 : add_ln1076_fu_495_p2);

assign select_ln82_fu_643_p3 = ((rt_update_stop_load_reg_755[0:0] == 1'b1) ? and_ln_fu_611_p3 : or_ln84_fu_637_p2);

assign set_sessionID_V_fu_525_p1 = txEng2timer_setRetransmitTimer_dout[15:0];

assign timer2rxApp_notification_din = {{65'd18446744073709551616}, {currID_V_2_reg_239_pp0_iter2_reg}};

assign timer2txApp_notification_din = currID_V_2_reg_239_pp0_iter2_reg;

assign tmp_23_i_nbwritereq_fu_178_p3 = rtTimer2eventEng_setEvent_full_n;

assign tmp_254_fu_694_p3 = retransmitTimerTable_load_1_reg_796[32'd34];

assign tmp_fu_601_p4 = {{retransmitTimerTable_q1[67:36]}};

assign tmp_i_321_nbreadreq_fu_164_p3 = txEng2timer_setRetransmitTimer_empty_n;

assign tmp_s_fu_619_p4 = {{retransmitTimerTable_q1[67:35]}};

assign trunc_ln144_fu_433_p1 = rxEng2timer_clearRetransmitTimer_dout[15:0];

assign trunc_ln885_fu_485_p1 = rt_position_V[9:0];

assign xor_ln108_fu_560_p2 = (icmp_ln108_fu_554_p2 ^ 1'd1);

assign zext_ln108_fu_550_p1 = rt_position_V;

assign zext_ln1541_fu_540_p1 = set_sessionID_V_fu_525_p1;

assign zext_ln587_14_fu_590_p1 = ap_phi_mux_currID_V_2_phi_fu_243_p4;

assign zext_ln587_fu_469_p1 = rt_update_sessionID_V;

always @ (posedge ap_clk) begin
    select_ln82_reg_791[2] <= 1'b0;
    select_ln82_reg_791[5:5] <= 1'b0;
    select_ln82_reg_791[8:7] <= 2'b00;
    select_ln82_reg_791[12:10] <= 3'b000;
    select_ln82_reg_791[16:15] <= 2'b00;
    select_ln82_reg_791[34:18] <= 17'b00000000000000000;
end

endmodule //toe_top_retransmit_timer
