Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 15:58:15 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.509     -942.384                    406                  931        0.195        0.000                      0                  931        3.000        0.000                       0                   314  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.509     -942.384                    406                  931        0.195        0.000                      0                  931        3.000        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          406  Failing Endpoints,  Worst Slack       -3.509ns,  Total Violation     -942.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[0])
                                                      4.036     9.996 r  mult2/out0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_153
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[10])
                                                      4.036     9.996 r  mult2/out0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_143
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[11])
                                                      4.036     9.996 r  mult2/out0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_142
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[12])
                                                      4.036     9.996 r  mult2/out0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_141
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[13])
                                                      4.036     9.996 r  mult2/out0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_140
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[14])
                                                      4.036     9.996 r  mult2/out0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_139
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[15])
                                                      4.036     9.996 r  mult2/out0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_138
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[16])
                                                      4.036     9.996 r  mult2/out0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_137
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[17])
                                                      4.036     9.996 r  mult2/out0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_136
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 5.112ns (56.645%)  route 3.913ns (43.355%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.973     0.973    fsm3/clk
    SLICE_X88Y49         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.510     1.939    fsm3/fsm3_out[30]
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.063 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.640     2.703    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X88Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.827 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.916     3.743    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.867 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.606     4.473    fsm2/out_reg[31]_2
    SLICE_X93Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.597 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.864     5.460    tmp0/v0_write_en
    SLICE_X93Y45         LUT2 (Prop_lut2_I1_O)        0.124     5.584 r  tmp0/out0_i_32__0/O
                         net (fo=1, routed)           0.376     5.960    mult2/mult2_left[2]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[18])
                                                      4.036     9.996 r  mult2/out0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.998    mult2/out0_n_135
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=313, unset)          0.924     7.924    mult2/clk
    DSP48_X3Y19          DSP48E1                                      r  mult2/out_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.489    mult2/out_reg
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 -3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.407%)  route 0.135ns (41.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X84Y49         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=8, routed)           0.135     0.686    fsm6/cond_computed0_out
    SLICE_X85Y49         LUT4 (Prop_lut4_I1_O)        0.048     0.734 r  fsm6/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.734    done_reg0/out_reg[0]_0
    SLICE_X85Y49         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    done_reg0/clk
    SLICE_X85Y49         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.107     0.539    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X85Y49         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_stored0/out_reg[0]/Q
                         net (fo=8, routed)           0.132     0.683    fsm4/cond_stored0_out
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.728 r  fsm4/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.728    cond_computed0/out_reg[0]_0
    SLICE_X84Y49         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X84Y49         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X84Y49         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=8, routed)           0.135     0.686    fsm6/cond_computed0_out
    SLICE_X85Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.731 r  fsm6/out[0]_i_1__9/O
                         net (fo=1, routed)           0.000     0.731    cond_stored0/out_reg[0]_0
    SLICE_X85Y49         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X85Y49         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (51.958%)  route 0.169ns (48.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.169     0.720    k0/k0_out[2]
    SLICE_X63Y49         LUT4 (Prop_lut4_I3_O)        0.042     0.762 r  k0/out[3]_i_3__6/O
                         net (fo=1, routed)           0.000     0.762    k0/out[3]_i_3__6_n_0
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    fsm1/clk
    SLICE_X43Y48         FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg[2]/Q
                         net (fo=9, routed)           0.158     0.709    fsm1/fsm1_out[2]
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.754 r  fsm1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.754    fsm1/out[2]_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  fsm1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    fsm1/clk
    SLICE_X43Y48         FDRE                                         r  fsm1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.227%)  route 0.181ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    j1/clk
    SLICE_X53Y50         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[2]/Q
                         net (fo=4, routed)           0.181     0.732    j1/Q[2]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.042     0.774 r  j1/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.774    j1/j1_in[3]
    SLICE_X53Y50         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    j1/clk
    SLICE_X53Y50         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.716%)  route 0.167ns (47.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.167     0.718    k0/k0_out[1]
    SLICE_X63Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.763 r  k0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.763    k0/out[1]_i_1__2_n_0
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.716%)  route 0.167ns (47.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.167     0.718    k0/k0_out[1]
    SLICE_X63Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.763 r  k0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.763    k0/out[2]_i_1__2_n_0
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    k0/clk
    SLICE_X63Y49         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    j0/clk
    SLICE_X52Y50         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.185     0.736    j0/j0_out[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.043     0.779 r  j0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.779    j0/out[3]_i_3__5_n_0
    SLICE_X52Y50         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    j0/clk
    SLICE_X52Y50         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mult1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.846%)  route 0.181ns (56.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.410     0.410    mult1/clk
    SLICE_X93Y52         FDRE                                         r  mult1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[10]/Q
                         net (fo=1, routed)           0.181     0.732    tmp0/Q[10]
    SLICE_X90Y47         FDRE                                         r  tmp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=313, unset)          0.432     0.432    tmp0/clk
    SLICE_X90Y47         FDRE                                         r  tmp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X90Y47         FDRE (Hold_fdre_C_D)         0.059     0.491    tmp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y20   mult1/out0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y21   mult2/out0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y19   mult0/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X3Y21   mult1/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X3Y19   mult2/out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y16   mult0/out0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y45  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y48  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y47  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y48  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y48  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y47  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y48  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y41  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y45  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y48  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y47  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y48  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y48  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y41  C_i_j0/out_reg[18]/C



