# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex10_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/Year\ 2/Labs/VERI/part_3 {H:/Year 2/Labs/VERI/part_3/spi2dac.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# 
restart
# No Design Loaded!
do ./testbench.do
# ** Error: (vish-4008) Object 'sysclk' not found.
# Error in macro ././testbench.do line 8
# ** Error: (vish-4008) Object 'sysclk' not found.
# 
#     while executing
# "force sysclk 1 0, 0 10ns -r 20ns"
restart
# No Design Loaded!
do ./testbench.do
# ** Error: (vish-4008) Object 'sysclk' not found.
# Error in macro ././testbench.do line 8
# ** Error: (vish-4008) Object 'sysclk' not found.
# 
#     while executing
# "force sysclk 1 0, 0 10ns -r 20ns"
vsim -do ex10_top_run_msim_rtl_verilog.do -l msim_transcript -gui work.spi2dac
# vsim -do ex10_top_run_msim_rtl_verilog.do -l msim_transcript -gui work.spi2dac 
# Loading work.spi2dac
# do ex10_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/Year\ 2/Labs/VERI/part_3 {H:/Year 2/Labs/VERI/part_3/spi2dac.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# 
do ./testbench.do
