INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chen3xn' on host 'gacrux.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150500.55.28-default) on Mon Nov 27 21:51:32 EST 2023
INFO: [HLS 200-10] On os "openSUSE Leap 15.5"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project'
Sourcing Tcl script '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project test_1127 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127'.
INFO: [HLS 200-1510] Running: set_top lzw_stream 
INFO: [HLS 200-1510] Running: add_files Server/lzw.cpp 
INFO: [HLS 200-10] Adding design file 'Server/lzw.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Server/lzw.h 
INFO: [HLS 200-10] Adding design file 'Server/lzw.h' to the project
INFO: [HLS 200-1510] Running: add_files Server/lzw_stream.cpp 
INFO: [HLS 200-10] Adding design file 'Server/lzw_stream.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Server/utils.cpp 
INFO: [HLS 200-10] Adding design file 'Server/utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Server/utils.h 
INFO: [HLS 200-10] Adding design file 'Server/utils.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb Server/Testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'Server/Testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 's1' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'file_buffer' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'total_bytes' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling utils.cpp_pre.cpp.tb.cpp
   Compiling Testbench.cpp_pre.cpp.tb.cpp
   Compiling lzw_stream.cpp_pre.cpp.tb.cpp
   Compiling lzw.cpp_pre.cpp.tb.cpp
   Compiling apatb_lzw_stream.cpp
   Compiling apatb_lzw_stream_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Encoding
String	Output_Code	Addition
W	87		WY	256
Y	89		YS	257
S	83		S*	258
*	42		*W	259
WY	256		WYG	260
G	71		GW	261
WY	256		WYS	262
S*	258		S*W	263
WYS	262		WYSW	264
WYS	262		WYSG	265
G	71
result: 1c ;golden: 22
result: 0 ;golden: 0
result: 0 ;golden: 0
result: 0 ;golden: 0
result: 0 ;golden: 5
result: 0 ;golden: 70
result: 0 ;golden: 59
result: 0 ;golden: 5
result: 0 ;golden: 30
result: 0 ;golden: 2a
result: 0 ;golden: 10
result: 0 ;golden: 0
result: 0 ;golden: 47
result: 0 ;golden: 10
TEST PASSED
The maximum depth reached by any of the 3 hls::stream() instances in the design is 12
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'lzw_stream_ap_sitofp_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2253.441 ; gain = 43.035 ; free physical = 10258 ; free virtual = 24911
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lzw_stream_ap_sitofp_2_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lzw_stream_ap_sitofp_2_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lzw_stream_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lzw_stream_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lzw_stream_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'lzw_stream_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lzw_stream_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lzw_stream_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lzw_stream_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lzw_stream_ap_dmul_4_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lzw_stream_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'lzw_stream_ap_sitodp_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lzw_stream_ap_sitodp_2_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lzw_stream_ap_sitodp_2_no_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 21:52:14 2023...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_lzw_stream_top glbl -prj lzw_stream.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s lzw_stream 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/ip/xil_defaultlib/lzw_stream_ap_sitofp_2_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_ap_sitofp_2_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/ip/xil_defaultlib/lzw_stream_ap_fptrunc_0_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_ap_fptrunc_0_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/ip/xil_defaultlib/lzw_stream_ap_fcmp_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/ip/xil_defaultlib/lzw_stream_ap_dmul_4_max_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_ap_dmul_4_max_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/ip/xil_defaultlib/lzw_stream_ap_sitodp_2_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_ap_sitodp_2_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lzw_stream_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_compute_lzw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_compute_lzw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_hardware_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_hardware_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_sitofp_32ns_32_4_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_sitofp_32ns_32_4_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_fptrunc_64ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_fptrunc_64ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_dmul_64ns_64ns_64_6_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_dmul_64ns_64ns_64_6_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_sitodp_32ns_64_4_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_sitodp_32ns_64_4_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w8_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w8_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w16_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w16_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module lzw_stream_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_hash_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_hash_table_ram
INFO: [VRFC 10-311] analyzing module lzw_stream_hash_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_my_assoc_mem_upper_key_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_my_assoc_mem_upper_key_mem_ram
INFO: [VRFC 10-311] analyzing module lzw_stream_my_assoc_mem_upper_key_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_my_assoc_mem_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_my_assoc_mem_value_ram
INFO: [VRFC 10-311] analyzing module lzw_stream_my_assoc_mem_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/lzw_stream_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module lzw_stream_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lzw_stream_control_s_axi
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_fifo(DEPTH...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_write(NUM_...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_buffer(DAT...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_reg_slice(...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_read(NUM_R...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi_throttle(A...
Compiling module xil_defaultlib.lzw_stream_gmem_m_axi(NUM_READ_O...
Compiling module xil_defaultlib.lzw_stream_hash_table_ram
Compiling module xil_defaultlib.lzw_stream_hash_table(DataWidth=...
Compiling module xil_defaultlib.lzw_stream_my_assoc_mem_upper_ke...
Compiling module xil_defaultlib.lzw_stream_my_assoc_mem_upper_ke...
Compiling module xil_defaultlib.lzw_stream_my_assoc_mem_value_ra...
Compiling module xil_defaultlib.lzw_stream_my_assoc_mem_value(Da...
Compiling module xil_defaultlib.lzw_stream_compute_lzw
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.lzw_stream_ap_sitofp_2_no_dsp_32
Compiling module xil_defaultlib.lzw_stream_sitofp_32ns_32_4_no_d...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.lzw_stream_ap_fptrunc_0_no_dsp_6...
Compiling module xil_defaultlib.lzw_stream_fptrunc_64ns_32_2_no_...
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.lzw_stream_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.lzw_stream_fcmp_32ns_32ns_1_2_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=45)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.lzw_stream_ap_dmul_4_max_dsp_64
Compiling module xil_defaultlib.lzw_stream_dmul_64ns_64ns_64_6_m...
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.lzw_stream_ap_sitodp_2_no_dsp_32
Compiling module xil_defaultlib.lzw_stream_sitodp_32ns_64_4_no_d...
Compiling module xil_defaultlib.lzw_stream_fifo_w8_d2_S_shiftReg
Compiling module xil_defaultlib.lzw_stream_fifo_w8_d2_S
Compiling module xil_defaultlib.lzw_stream_fifo_w16_d2_S_shiftRe...
Compiling module xil_defaultlib.lzw_stream_fifo_w16_d2_S
Compiling module xil_defaultlib.lzw_stream_fifo_w32_d2_S_shiftRe...
Compiling module xil_defaultlib.lzw_stream_fifo_w32_d2_S
Compiling module xil_defaultlib.lzw_stream_hardware_encoder
Compiling module xil_defaultlib.lzw_stream
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lzw_stream_top
Compiling module work.glbl
Built simulation snapshot lzw_stream

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/xsim.dir/lzw_stream/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 27 21:52:42 2023...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lzw_stream/xsim_script.tcl
# xsim {lzw_stream} -autoloadwcfg -tclbatch {lzw_stream.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source lzw_stream.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "155000"
/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address                    4 exceed AXI master gmem array depth:          3
$finish called at time : 340145 ns : File "/mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 687
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 27 21:52:50 2023...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 43.79 seconds. CPU system time: 5.42 seconds. Elapsed time: 75.79 seconds; current allocated memory: 216.966 MB.
command 'ap_source' returned error code
    while executing
"source /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/cosim.tcl"
    invoked from within
"hls::main /mnt/castor/seas_home/c/chen3xn/ese532_code/project_1127/ESE5320-Final-Project/test_1127/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
