
blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c60  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003e30  08003e30  00013e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e8c  08003e8c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003e8c  08003e8c  00013e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e94  08003e94  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e94  08003e94  00013e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e98  08003e98  00013e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006bc  2000005c  08003ef8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  08003ef8  00020718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c269  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e8b  00000000  00000000  0002c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  0002e1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007a9  00000000  00000000  0002ebd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021dd1  00000000  00000000  0002f379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d37a  00000000  00000000  0005114a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca5e3  00000000  00000000  0005e4c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e18  00000000  00000000  00128aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0012b8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003e18 	.word	0x08003e18

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08003e18 	.word	0x08003e18

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	; 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 031c 	add.w	r3, r7, #28
 80005c6:	2234      	movs	r2, #52	; 0x34
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 ffa0 	bl	8003510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 0308 	add.w	r3, r7, #8
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	4b29      	ldr	r3, [pc, #164]	; (800068c <SystemClock_Config+0xd0>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	4a28      	ldr	r2, [pc, #160]	; (800068c <SystemClock_Config+0xd0>)
 80005ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ee:	6413      	str	r3, [r2, #64]	; 0x40
 80005f0:	4b26      	ldr	r3, [pc, #152]	; (800068c <SystemClock_Config+0xd0>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fc:	2300      	movs	r3, #0
 80005fe:	603b      	str	r3, [r7, #0]
 8000600:	4b23      	ldr	r3, [pc, #140]	; (8000690 <SystemClock_Config+0xd4>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a22      	ldr	r2, [pc, #136]	; (8000690 <SystemClock_Config+0xd4>)
 8000606:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	4b20      	ldr	r3, [pc, #128]	; (8000690 <SystemClock_Config+0xd4>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000614:	603b      	str	r3, [r7, #0]
 8000616:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000618:	2301      	movs	r3, #1
 800061a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800061c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000620:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000626:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800062a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000630:	23a8      	movs	r3, #168	; 0xa8
 8000632:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000634:	2302      	movs	r3, #2
 8000636:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000638:	2307      	movs	r3, #7
 800063a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800063c:	2302      	movs	r3, #2
 800063e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 031c 	add.w	r3, r7, #28
 8000644:	4618      	mov	r0, r3
 8000646:	f001 fde7 	bl	8002218 <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000650:	f000 f93a 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	230f      	movs	r3, #15
 8000656:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000658:	2302      	movs	r3, #2
 800065a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000660:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000664:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000666:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800066a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	2105      	movs	r1, #5
 8000672:	4618      	mov	r0, r3
 8000674:	f000 ff5c 	bl	8001530 <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800067e:	f000 f923 	bl	80008c8 <Error_Handler>
  }
}
 8000682:	bf00      	nop
 8000684:	3750      	adds	r7, #80	; 0x50
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40023800 	.word	0x40023800
 8000690:	40007000 	.word	0x40007000

08000694 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000698:	4b11      	ldr	r3, [pc, #68]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 800069a:	4a12      	ldr	r2, [pc, #72]	; (80006e4 <MX_USART3_UART_Init+0x50>)
 800069c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800069e:	4b10      	ldr	r3, [pc, #64]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006a0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80006a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006a6:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006ba:	220c      	movs	r2, #12
 80006bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006be:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006ca:	4805      	ldr	r0, [pc, #20]	; (80006e0 <MX_USART3_UART_Init+0x4c>)
 80006cc:	f002 f842 	bl	8002754 <HAL_UART_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80006d6:	f000 f8f7 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000078 	.word	0x20000078
 80006e4:	40004800 	.word	0x40004800

080006e8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
void MX_USB_OTG_FS_PCD_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80006ec:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80006f2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006f6:	2206      	movs	r2, #6
 80006f8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006fc:	2202      	movs	r2, #2
 80006fe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000702:	2200      	movs	r2, #0
 8000704:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000708:	2202      	movs	r2, #2
 800070a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800070e:	2201      	movs	r2, #1
 8000710:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800071a:	2200      	movs	r2, #0
 800071c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800071e:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000720:	2201      	movs	r2, #1
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000726:	2200      	movs	r2, #0
 8000728:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800072c:	f000 fdb7 	bl	800129e <HAL_PCD_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000736:	f000 f8c7 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	200000bc 	.word	0x200000bc

08000744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08c      	sub	sp, #48	; 0x30
 8000748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
 8000758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	61bb      	str	r3, [r7, #24]
 800075e:	4b4c      	ldr	r3, [pc, #304]	; (8000890 <MX_GPIO_Init+0x14c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a4b      	ldr	r2, [pc, #300]	; (8000890 <MX_GPIO_Init+0x14c>)
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b49      	ldr	r3, [pc, #292]	; (8000890 <MX_GPIO_Init+0x14c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0304 	and.w	r3, r3, #4
 8000772:	61bb      	str	r3, [r7, #24]
 8000774:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
 800077a:	4b45      	ldr	r3, [pc, #276]	; (8000890 <MX_GPIO_Init+0x14c>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a44      	ldr	r2, [pc, #272]	; (8000890 <MX_GPIO_Init+0x14c>)
 8000780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b42      	ldr	r3, [pc, #264]	; (8000890 <MX_GPIO_Init+0x14c>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
 8000796:	4b3e      	ldr	r3, [pc, #248]	; (8000890 <MX_GPIO_Init+0x14c>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a3d      	ldr	r2, [pc, #244]	; (8000890 <MX_GPIO_Init+0x14c>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b3b      	ldr	r3, [pc, #236]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	613b      	str	r3, [r7, #16]
 80007ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	4b37      	ldr	r3, [pc, #220]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a36      	ldr	r2, [pc, #216]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007b8:	f043 0308 	orr.w	r3, r3, #8
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0308 	and.w	r3, r3, #8
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	4b30      	ldr	r3, [pc, #192]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a2f      	ldr	r2, [pc, #188]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b2d      	ldr	r3, [pc, #180]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007e2:	60bb      	str	r3, [r7, #8]
 80007e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	4b29      	ldr	r3, [pc, #164]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a28      	ldr	r2, [pc, #160]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <MX_GPIO_Init+0x14c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f244 0181 	movw	r1, #16513	; 0x4081
 8000808:	4822      	ldr	r0, [pc, #136]	; (8000894 <MX_GPIO_Init+0x150>)
 800080a:	f000 fd15 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2140      	movs	r1, #64	; 0x40
 8000812:	4821      	ldr	r0, [pc, #132]	; (8000898 <MX_GPIO_Init+0x154>)
 8000814:	f000 fd10 	bl	8001238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000818:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800081e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000828:	f107 031c 	add.w	r3, r7, #28
 800082c:	4619      	mov	r1, r3
 800082e:	481b      	ldr	r0, [pc, #108]	; (800089c <MX_GPIO_Init+0x158>)
 8000830:	f000 fb6e 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000834:	f244 0381 	movw	r3, #16513	; 0x4081
 8000838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083a:	2301      	movs	r3, #1
 800083c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000842:	2300      	movs	r3, #0
 8000844:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	4619      	mov	r1, r3
 800084c:	4811      	ldr	r0, [pc, #68]	; (8000894 <MX_GPIO_Init+0x150>)
 800084e:	f000 fb5f 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000852:	2340      	movs	r3, #64	; 0x40
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	2300      	movs	r3, #0
 8000860:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	480b      	ldr	r0, [pc, #44]	; (8000898 <MX_GPIO_Init+0x154>)
 800086a:	f000 fb51 	bl	8000f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800086e:	2380      	movs	r3, #128	; 0x80
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	4619      	mov	r1, r3
 8000880:	4805      	ldr	r0, [pc, #20]	; (8000898 <MX_GPIO_Init+0x154>)
 8000882:	f000 fb45 	bl	8000f10 <HAL_GPIO_Init>

}
 8000886:	bf00      	nop
 8000888:	3730      	adds	r7, #48	; 0x30
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40023800 	.word	0x40023800
 8000894:	40020400 	.word	0x40020400
 8000898:	40021800 	.word	0x40021800
 800089c:	40020800 	.word	0x40020800

080008a0 <print_msg>:

/* USER CODE BEGIN 4 */
void print_msg(char * msg) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 100);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff fcb1 	bl	8000210 <strlen>
 80008ae:	4603      	mov	r3, r0
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	2364      	movs	r3, #100	; 0x64
 80008b4:	6879      	ldr	r1, [r7, #4]
 80008b6:	4803      	ldr	r0, [pc, #12]	; (80008c4 <print_msg+0x24>)
 80008b8:	f001 ff99 	bl	80027ee <HAL_UART_Transmit>
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000078 	.word	0x20000078

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <Error_Handler+0x8>
	...

080008d4 <main>:

#include <stdio.h>
#include "config.h"

int main(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b09a      	sub	sp, #104	; 0x68
 80008d8:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008da:	f000 f99d 	bl	8000c18 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80008de:	f7ff fe6d 	bl	80005bc <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008e2:	f7ff ff2f 	bl	8000744 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008e6:	f7ff fed5 	bl	8000694 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80008ea:	f7ff fefd 	bl	80006e8 <MX_USB_OTG_FS_PCD_Init>

  char message[100];
  sprintf(message, "Printing test\n");
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	4909      	ldr	r1, [pc, #36]	; (8000918 <main+0x44>)
 80008f2:	4618      	mov	r0, r3
 80008f4:	f002 fdec 	bl	80034d0 <siprintf>
  print_msg(message);
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ffd0 	bl	80008a0 <print_msg>

  /* Infinite loop */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000900:	2180      	movs	r1, #128	; 0x80
 8000902:	4806      	ldr	r0, [pc, #24]	; (800091c <main+0x48>)
 8000904:	f000 fcb1 	bl	800126a <HAL_GPIO_TogglePin>
	  print_msg(message);
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ffc8 	bl	80008a0 <print_msg>
	  HAL_Delay(250);
 8000910:	20fa      	movs	r0, #250	; 0xfa
 8000912:	f000 f9f3 	bl	8000cfc <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000916:	e7f3      	b.n	8000900 <main+0x2c>
 8000918:	08003e30 	.word	0x08003e30
 800091c:	40020400 	.word	0x40020400

08000920 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <HAL_MspInit+0x4c>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092e:	4a0f      	ldr	r2, [pc, #60]	; (800096c <HAL_MspInit+0x4c>)
 8000930:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000934:	6453      	str	r3, [r2, #68]	; 0x44
 8000936:	4b0d      	ldr	r3, [pc, #52]	; (800096c <HAL_MspInit+0x4c>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_MspInit+0x4c>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <HAL_MspInit+0x4c>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000950:	6413      	str	r3, [r2, #64]	; 0x40
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800

08000970 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	; 0x28
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <HAL_UART_MspInit+0x84>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d12c      	bne.n	80009ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	613b      	str	r3, [r7, #16]
 8000996:	4b18      	ldr	r3, [pc, #96]	; (80009f8 <HAL_UART_MspInit+0x88>)
 8000998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099a:	4a17      	ldr	r2, [pc, #92]	; (80009f8 <HAL_UART_MspInit+0x88>)
 800099c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009a0:	6413      	str	r3, [r2, #64]	; 0x40
 80009a2:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <HAL_UART_MspInit+0x88>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
 80009b2:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <HAL_UART_MspInit+0x88>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a10      	ldr	r2, [pc, #64]	; (80009f8 <HAL_UART_MspInit+0x88>)
 80009b8:	f043 0308 	orr.w	r3, r3, #8
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <HAL_UART_MspInit+0x88>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f003 0308 	and.w	r3, r3, #8
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80009ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80009ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d0:	2302      	movs	r3, #2
 80009d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d8:	2303      	movs	r3, #3
 80009da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80009dc:	2307      	movs	r3, #7
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	4805      	ldr	r0, [pc, #20]	; (80009fc <HAL_UART_MspInit+0x8c>)
 80009e8:	f000 fa92 	bl	8000f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80009ec:	bf00      	nop
 80009ee:	3728      	adds	r7, #40	; 0x28
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40004800 	.word	0x40004800
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020c00 	.word	0x40020c00

08000a00 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b0a0      	sub	sp, #128	; 0x80
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a18:	f107 0310 	add.w	r3, r7, #16
 8000a1c:	225c      	movs	r2, #92	; 0x5c
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fd75 	bl	8003510 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a2e:	d14e      	bne.n	8000ace <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000a30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a34:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000a36:	2300      	movs	r3, #0
 8000a38:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a3a:	f107 0310 	add.w	r3, r7, #16
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 fe90 	bl	8001764 <HAL_RCCEx_PeriphCLKConfig>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8000a4a:	f7ff ff3d 	bl	80008c8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b21      	ldr	r3, [pc, #132]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a20      	ldr	r2, [pc, #128]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5e:	4b1e      	ldr	r3, [pc, #120]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000a6a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000a6e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a7c:	230a      	movs	r3, #10
 8000a7e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a80:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a84:	4619      	mov	r1, r3
 8000a86:	4815      	ldr	r0, [pc, #84]	; (8000adc <HAL_PCD_MspInit+0xdc>)
 8000a88:	f000 fa42 	bl	8000f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000a8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a90:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a92:	2300      	movs	r3, #0
 8000a94:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	480e      	ldr	r0, [pc, #56]	; (8000adc <HAL_PCD_MspInit+0xdc>)
 8000aa2:	f000 fa35 	bl	8000f10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ab0:	6353      	str	r3, [r2, #52]	; 0x34
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <HAL_PCD_MspInit+0xd8>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000ace:	bf00      	nop
 8000ad0:	3780      	adds	r7, #128	; 0x80
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000

08000ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <NMI_Handler+0x4>

08000ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aea:	e7fe      	b.n	8000aea <HardFault_Handler+0x4>

08000aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af0:	e7fe      	b.n	8000af0 <MemManage_Handler+0x4>

08000af2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af6:	e7fe      	b.n	8000af6 <BusFault_Handler+0x4>

08000af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <UsageFault_Handler+0x4>

08000afe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000afe:	b480      	push	{r7}
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr

08000b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2c:	f000 f8c6 	bl	8000cbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	; (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f002 fcdc 	bl	8003520 <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	; (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20020000 	.word	0x20020000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	200005c8 	.word	0x200005c8
 8000b9c:	20000718 	.word	0x20000718

08000ba0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <SystemInit+0x20>)
 8000ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000baa:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <SystemInit+0x20>)
 8000bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bc8:	480d      	ldr	r0, [pc, #52]	; (8000c00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bca:	490e      	ldr	r1, [pc, #56]	; (8000c04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bcc:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000be0:	4c0b      	ldr	r4, [pc, #44]	; (8000c10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bee:	f7ff ffd7 	bl	8000ba0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bf2:	f002 fc9b 	bl	800352c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf6:	f7ff fe6d 	bl	80008d4 <main>
  bx  lr    
 8000bfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c04:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c08:	08003e9c 	.word	0x08003e9c
  ldr r2, =_sbss
 8000c0c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c10:	20000718 	.word	0x20000718

08000c14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c14:	e7fe      	b.n	8000c14 <ADC_IRQHandler>
	...

08000c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <HAL_Init+0x40>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <HAL_Init+0x40>)
 8000c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <HAL_Init+0x40>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a0a      	ldr	r2, [pc, #40]	; (8000c58 <HAL_Init+0x40>)
 8000c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_Init+0x40>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <HAL_Init+0x40>)
 8000c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c40:	2003      	movs	r0, #3
 8000c42:	f000 f931 	bl	8000ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c46:	2000      	movs	r0, #0
 8000c48:	f000 f808 	bl	8000c5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c4c:	f7ff fe68 	bl	8000920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40023c00 	.word	0x40023c00

08000c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c64:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <HAL_InitTick+0x54>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	4b12      	ldr	r3, [pc, #72]	; (8000cb4 <HAL_InitTick+0x58>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 f93b 	bl	8000ef6 <HAL_SYSTICK_Config>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00e      	b.n	8000ca8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2b0f      	cmp	r3, #15
 8000c8e:	d80a      	bhi.n	8000ca6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c90:	2200      	movs	r2, #0
 8000c92:	6879      	ldr	r1, [r7, #4]
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c98:	f000 f911 	bl	8000ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c9c:	4a06      	ldr	r2, [pc, #24]	; (8000cb8 <HAL_InitTick+0x5c>)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e000      	b.n	8000ca8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20000000 	.word	0x20000000
 8000cb4:	20000008 	.word	0x20000008
 8000cb8:	20000004 	.word	0x20000004

08000cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_IncTick+0x20>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cce:	6013      	str	r3, [r2, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	200005cc 	.word	0x200005cc

08000ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_GetTick+0x14>)
 8000cea:	681b      	ldr	r3, [r3, #0]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	200005cc 	.word	0x200005cc

08000cfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d04:	f7ff ffee 	bl	8000ce4 <HAL_GetTick>
 8000d08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d14:	d005      	beq.n	8000d22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d16:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <HAL_Delay+0x44>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4413      	add	r3, r2
 8000d20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d22:	bf00      	nop
 8000d24:	f7ff ffde 	bl	8000ce4 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d8f7      	bhi.n	8000d24 <HAL_Delay+0x28>
  {
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008

08000d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	6039      	str	r1, [r7, #0]
 8000db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	db0a      	blt.n	8000dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	490c      	ldr	r1, [pc, #48]	; (8000df4 <__NVIC_SetPriority+0x4c>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	0112      	lsls	r2, r2, #4
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd0:	e00a      	b.n	8000de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4908      	ldr	r1, [pc, #32]	; (8000df8 <__NVIC_SetPriority+0x50>)
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	3b04      	subs	r3, #4
 8000de0:	0112      	lsls	r2, r2, #4
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	440b      	add	r3, r1
 8000de6:	761a      	strb	r2, [r3, #24]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000e100 	.word	0xe000e100
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b089      	sub	sp, #36	; 0x24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	f1c3 0307 	rsb	r3, r3, #7
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	bf28      	it	cs
 8000e1a:	2304      	movcs	r3, #4
 8000e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3304      	adds	r3, #4
 8000e22:	2b06      	cmp	r3, #6
 8000e24:	d902      	bls.n	8000e2c <NVIC_EncodePriority+0x30>
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3b03      	subs	r3, #3
 8000e2a:	e000      	b.n	8000e2e <NVIC_EncodePriority+0x32>
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	401a      	ands	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	43d9      	mvns	r1, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	4313      	orrs	r3, r2
         );
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3724      	adds	r7, #36	; 0x24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e74:	d301      	bcc.n	8000e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e76:	2301      	movs	r3, #1
 8000e78:	e00f      	b.n	8000e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ea4 <SysTick_Config+0x40>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e82:	210f      	movs	r1, #15
 8000e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e88:	f7ff ff8e 	bl	8000da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e8c:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <SysTick_Config+0x40>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e92:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <SysTick_Config+0x40>)
 8000e94:	2207      	movs	r2, #7
 8000e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	e000e010 	.word	0xe000e010

08000ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff ff47 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
 8000eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed0:	f7ff ff5c 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	68b9      	ldr	r1, [r7, #8]
 8000eda:	6978      	ldr	r0, [r7, #20]
 8000edc:	f7ff ff8e 	bl	8000dfc <NVIC_EncodePriority>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff ff5d 	bl	8000da8 <__NVIC_SetPriority>
}
 8000eee:	bf00      	nop
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ffb0 	bl	8000e64 <SysTick_Config>
 8000f04:	4603      	mov	r3, r0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	; 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
 8000f2a:	e165      	b.n	80011f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	f040 8154 	bne.w	80011f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 0303 	and.w	r3, r3, #3
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d005      	beq.n	8000f62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d130      	bne.n	8000fc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43db      	mvns	r3, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4013      	ands	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	68da      	ldr	r2, [r3, #12]
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	091b      	lsrs	r3, r3, #4
 8000fae:	f003 0201 	and.w	r2, r3, #1
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 0303 	and.w	r3, r3, #3
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d017      	beq.n	8001000 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	2203      	movs	r2, #3
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	689a      	ldr	r2, [r3, #8]
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 0303 	and.w	r3, r3, #3
 8001008:	2b02      	cmp	r3, #2
 800100a:	d123      	bne.n	8001054 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	08da      	lsrs	r2, r3, #3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3208      	adds	r2, #8
 8001014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001018:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	f003 0307 	and.w	r3, r3, #7
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	220f      	movs	r2, #15
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	691a      	ldr	r2, [r3, #16]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	08da      	lsrs	r2, r3, #3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3208      	adds	r2, #8
 800104e:	69b9      	ldr	r1, [r7, #24]
 8001050:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	2203      	movs	r2, #3
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f003 0203 	and.w	r2, r3, #3
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 80ae 	beq.w	80011f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b5d      	ldr	r3, [pc, #372]	; (8001210 <HAL_GPIO_Init+0x300>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109e:	4a5c      	ldr	r2, [pc, #368]	; (8001210 <HAL_GPIO_Init+0x300>)
 80010a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a4:	6453      	str	r3, [r2, #68]	; 0x44
 80010a6:	4b5a      	ldr	r3, [pc, #360]	; (8001210 <HAL_GPIO_Init+0x300>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010b2:	4a58      	ldr	r2, [pc, #352]	; (8001214 <HAL_GPIO_Init+0x304>)
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	089b      	lsrs	r3, r3, #2
 80010b8:	3302      	adds	r3, #2
 80010ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	f003 0303 	and.w	r3, r3, #3
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	220f      	movs	r2, #15
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	43db      	mvns	r3, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4013      	ands	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4f      	ldr	r2, [pc, #316]	; (8001218 <HAL_GPIO_Init+0x308>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d025      	beq.n	800112a <HAL_GPIO_Init+0x21a>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4e      	ldr	r2, [pc, #312]	; (800121c <HAL_GPIO_Init+0x30c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d01f      	beq.n	8001126 <HAL_GPIO_Init+0x216>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4d      	ldr	r2, [pc, #308]	; (8001220 <HAL_GPIO_Init+0x310>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d019      	beq.n	8001122 <HAL_GPIO_Init+0x212>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4c      	ldr	r2, [pc, #304]	; (8001224 <HAL_GPIO_Init+0x314>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d013      	beq.n	800111e <HAL_GPIO_Init+0x20e>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4b      	ldr	r2, [pc, #300]	; (8001228 <HAL_GPIO_Init+0x318>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d00d      	beq.n	800111a <HAL_GPIO_Init+0x20a>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4a      	ldr	r2, [pc, #296]	; (800122c <HAL_GPIO_Init+0x31c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d007      	beq.n	8001116 <HAL_GPIO_Init+0x206>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a49      	ldr	r2, [pc, #292]	; (8001230 <HAL_GPIO_Init+0x320>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d101      	bne.n	8001112 <HAL_GPIO_Init+0x202>
 800110e:	2306      	movs	r3, #6
 8001110:	e00c      	b.n	800112c <HAL_GPIO_Init+0x21c>
 8001112:	2307      	movs	r3, #7
 8001114:	e00a      	b.n	800112c <HAL_GPIO_Init+0x21c>
 8001116:	2305      	movs	r3, #5
 8001118:	e008      	b.n	800112c <HAL_GPIO_Init+0x21c>
 800111a:	2304      	movs	r3, #4
 800111c:	e006      	b.n	800112c <HAL_GPIO_Init+0x21c>
 800111e:	2303      	movs	r3, #3
 8001120:	e004      	b.n	800112c <HAL_GPIO_Init+0x21c>
 8001122:	2302      	movs	r3, #2
 8001124:	e002      	b.n	800112c <HAL_GPIO_Init+0x21c>
 8001126:	2301      	movs	r3, #1
 8001128:	e000      	b.n	800112c <HAL_GPIO_Init+0x21c>
 800112a:	2300      	movs	r3, #0
 800112c:	69fa      	ldr	r2, [r7, #28]
 800112e:	f002 0203 	and.w	r2, r2, #3
 8001132:	0092      	lsls	r2, r2, #2
 8001134:	4093      	lsls	r3, r2
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4313      	orrs	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800113c:	4935      	ldr	r1, [pc, #212]	; (8001214 <HAL_GPIO_Init+0x304>)
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	3302      	adds	r3, #2
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114a:	4b3a      	ldr	r3, [pc, #232]	; (8001234 <HAL_GPIO_Init+0x324>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	43db      	mvns	r3, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4013      	ands	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800116e:	4a31      	ldr	r2, [pc, #196]	; (8001234 <HAL_GPIO_Init+0x324>)
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001174:	4b2f      	ldr	r3, [pc, #188]	; (8001234 <HAL_GPIO_Init+0x324>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001198:	4a26      	ldr	r2, [pc, #152]	; (8001234 <HAL_GPIO_Init+0x324>)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800119e:	4b25      	ldr	r3, [pc, #148]	; (8001234 <HAL_GPIO_Init+0x324>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011c2:	4a1c      	ldr	r2, [pc, #112]	; (8001234 <HAL_GPIO_Init+0x324>)
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c8:	4b1a      	ldr	r3, [pc, #104]	; (8001234 <HAL_GPIO_Init+0x324>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011ec:	4a11      	ldr	r2, [pc, #68]	; (8001234 <HAL_GPIO_Init+0x324>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	3301      	adds	r3, #1
 80011f6:	61fb      	str	r3, [r7, #28]
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	2b0f      	cmp	r3, #15
 80011fc:	f67f ae96 	bls.w	8000f2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3724      	adds	r7, #36	; 0x24
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800
 8001214:	40013800 	.word	0x40013800
 8001218:	40020000 	.word	0x40020000
 800121c:	40020400 	.word	0x40020400
 8001220:	40020800 	.word	0x40020800
 8001224:	40020c00 	.word	0x40020c00
 8001228:	40021000 	.word	0x40021000
 800122c:	40021400 	.word	0x40021400
 8001230:	40021800 	.word	0x40021800
 8001234:	40013c00 	.word	0x40013c00

08001238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
 8001244:	4613      	mov	r3, r2
 8001246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001248:	787b      	ldrb	r3, [r7, #1]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124e:	887a      	ldrh	r2, [r7, #2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001254:	e003      	b.n	800125e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	041a      	lsls	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	619a      	str	r2, [r3, #24]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800126a:	b480      	push	{r7}
 800126c:	b085      	sub	sp, #20
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800127c:	887a      	ldrh	r2, [r7, #2]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4013      	ands	r3, r2
 8001282:	041a      	lsls	r2, r3, #16
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	43d9      	mvns	r1, r3
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	400b      	ands	r3, r1
 800128c:	431a      	orrs	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	619a      	str	r2, [r3, #24]
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800129e:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a0:	b08f      	sub	sp, #60	; 0x3c
 80012a2:	af0a      	add	r7, sp, #40	; 0x28
 80012a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e116      	b.n	80014de <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fb98 	bl	8000a00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2203      	movs	r2, #3
 80012d4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d102      	bne.n	80012ea <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f001 fe53 	bl	8002f9a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	603b      	str	r3, [r7, #0]
 80012fa:	687e      	ldr	r6, [r7, #4]
 80012fc:	466d      	mov	r5, sp
 80012fe:	f106 0410 	add.w	r4, r6, #16
 8001302:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800130e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001312:	1d33      	adds	r3, r6, #4
 8001314:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f001 fdde 	bl	8002ed8 <USB_CoreInit>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2202      	movs	r2, #2
 8001326:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e0d7      	b.n	80014de <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2100      	movs	r1, #0
 8001334:	4618      	mov	r0, r3
 8001336:	f001 fe41 	bl	8002fbc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800133a:	2300      	movs	r3, #0
 800133c:	73fb      	strb	r3, [r7, #15]
 800133e:	e04a      	b.n	80013d6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001340:	7bfa      	ldrb	r2, [r7, #15]
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	4613      	mov	r3, r2
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	4413      	add	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	440b      	add	r3, r1
 800134e:	333d      	adds	r3, #61	; 0x3d
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001354:	7bfa      	ldrb	r2, [r7, #15]
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	4613      	mov	r3, r2
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	4413      	add	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	333c      	adds	r3, #60	; 0x3c
 8001364:	7bfa      	ldrb	r2, [r7, #15]
 8001366:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001368:	7bfa      	ldrb	r2, [r7, #15]
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	b298      	uxth	r0, r3
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	4613      	mov	r3, r2
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	4413      	add	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	3344      	adds	r3, #68	; 0x44
 800137c:	4602      	mov	r2, r0
 800137e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001380:	7bfa      	ldrb	r2, [r7, #15]
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4613      	mov	r3, r2
 8001386:	00db      	lsls	r3, r3, #3
 8001388:	4413      	add	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	3340      	adds	r3, #64	; 0x40
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	4613      	mov	r3, r2
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4413      	add	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	440b      	add	r3, r1
 80013a2:	3348      	adds	r3, #72	; 0x48
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80013a8:	7bfa      	ldrb	r2, [r7, #15]
 80013aa:	6879      	ldr	r1, [r7, #4]
 80013ac:	4613      	mov	r3, r2
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	4413      	add	r3, r2
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	440b      	add	r3, r1
 80013b6:	334c      	adds	r3, #76	; 0x4c
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013bc:	7bfa      	ldrb	r2, [r7, #15]
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	4613      	mov	r3, r2
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	4413      	add	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	440b      	add	r3, r1
 80013ca:	3354      	adds	r3, #84	; 0x54
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	3301      	adds	r3, #1
 80013d4:	73fb      	strb	r3, [r7, #15]
 80013d6:	7bfa      	ldrb	r2, [r7, #15]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d3af      	bcc.n	8001340 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]
 80013e4:	e044      	b.n	8001470 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013e6:	7bfa      	ldrb	r2, [r7, #15]
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013fc:	7bfa      	ldrb	r2, [r7, #15]
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	4613      	mov	r3, r2
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800140e:	7bfa      	ldrb	r2, [r7, #15]
 8001410:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001412:	7bfa      	ldrb	r2, [r7, #15]
 8001414:	6879      	ldr	r1, [r7, #4]
 8001416:	4613      	mov	r3, r2
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001428:	7bfa      	ldrb	r2, [r7, #15]
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4613      	mov	r3, r2
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	4413      	add	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800143e:	7bfa      	ldrb	r2, [r7, #15]
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4413      	add	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001454:	7bfa      	ldrb	r2, [r7, #15]
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	4613      	mov	r3, r2
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	4413      	add	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	440b      	add	r3, r1
 8001462:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	3301      	adds	r3, #1
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	7bfa      	ldrb	r2, [r7, #15]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	429a      	cmp	r2, r3
 8001478:	d3b5      	bcc.n	80013e6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	687e      	ldr	r6, [r7, #4]
 8001482:	466d      	mov	r5, sp
 8001484:	f106 0410 	add.w	r4, r6, #16
 8001488:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001490:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001494:	e885 0003 	stmia.w	r5, {r0, r1}
 8001498:	1d33      	adds	r3, r6, #4
 800149a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800149c:	6838      	ldr	r0, [r7, #0]
 800149e:	f001 fdd9 	bl	8003054 <USB_DevInit>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2202      	movs	r2, #2
 80014ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e014      	b.n	80014de <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d102      	bne.n	80014d2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f000 f80a 	bl	80014e6 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f001 ff97 	bl	800340a <USB_DevDisconnect>

  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014e6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b085      	sub	sp, #20
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001518:	f043 0303 	orr.w	r3, r3, #3
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e0cc      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001544:	4b68      	ldr	r3, [pc, #416]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 030f 	and.w	r3, r3, #15
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	429a      	cmp	r2, r3
 8001550:	d90c      	bls.n	800156c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001552:	4b65      	ldr	r3, [pc, #404]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001554:	683a      	ldr	r2, [r7, #0]
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800155a:	4b63      	ldr	r3, [pc, #396]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 030f 	and.w	r3, r3, #15
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	429a      	cmp	r2, r3
 8001566:	d001      	beq.n	800156c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e0b8      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d020      	beq.n	80015ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001584:	4b59      	ldr	r3, [pc, #356]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	4a58      	ldr	r2, [pc, #352]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 800158a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800158e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0308 	and.w	r3, r3, #8
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800159c:	4b53      	ldr	r3, [pc, #332]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4a52      	ldr	r2, [pc, #328]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015a8:	4b50      	ldr	r3, [pc, #320]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	494d      	ldr	r1, [pc, #308]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80015b6:	4313      	orrs	r3, r2
 80015b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d044      	beq.n	8001650 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d107      	bne.n	80015de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	4b47      	ldr	r3, [pc, #284]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d119      	bne.n	800160e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e07f      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d003      	beq.n	80015ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015ea:	2b03      	cmp	r3, #3
 80015ec:	d107      	bne.n	80015fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ee:	4b3f      	ldr	r3, [pc, #252]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d109      	bne.n	800160e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e06f      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fe:	4b3b      	ldr	r3, [pc, #236]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e067      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800160e:	4b37      	ldr	r3, [pc, #220]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f023 0203 	bic.w	r2, r3, #3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	4934      	ldr	r1, [pc, #208]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 800161c:	4313      	orrs	r3, r2
 800161e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001620:	f7ff fb60 	bl	8000ce4 <HAL_GetTick>
 8001624:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001626:	e00a      	b.n	800163e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001628:	f7ff fb5c 	bl	8000ce4 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	f241 3288 	movw	r2, #5000	; 0x1388
 8001636:	4293      	cmp	r3, r2
 8001638:	d901      	bls.n	800163e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e04f      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800163e:	4b2b      	ldr	r3, [pc, #172]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 020c 	and.w	r2, r3, #12
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	429a      	cmp	r2, r3
 800164e:	d1eb      	bne.n	8001628 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001650:	4b25      	ldr	r3, [pc, #148]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 030f 	and.w	r3, r3, #15
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	d20c      	bcs.n	8001678 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e032      	b.n	80016de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	d008      	beq.n	8001696 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001684:	4b19      	ldr	r3, [pc, #100]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4916      	ldr	r1, [pc, #88]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 8001692:	4313      	orrs	r3, r2
 8001694:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0308 	and.w	r3, r3, #8
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d009      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016a2:	4b12      	ldr	r3, [pc, #72]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	490e      	ldr	r1, [pc, #56]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016b6:	f000 fb7f 	bl	8001db8 <HAL_RCC_GetSysClockFreq>
 80016ba:	4602      	mov	r2, r0
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	490a      	ldr	r1, [pc, #40]	; (80016f0 <HAL_RCC_ClockConfig+0x1c0>)
 80016c8:	5ccb      	ldrb	r3, [r1, r3]
 80016ca:	fa22 f303 	lsr.w	r3, r2, r3
 80016ce:	4a09      	ldr	r2, [pc, #36]	; (80016f4 <HAL_RCC_ClockConfig+0x1c4>)
 80016d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_RCC_ClockConfig+0x1c8>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fac0 	bl	8000c5c <HAL_InitTick>

  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023c00 	.word	0x40023c00
 80016ec:	40023800 	.word	0x40023800
 80016f0:	08003e40 	.word	0x08003e40
 80016f4:	20000000 	.word	0x20000000
 80016f8:	20000004 	.word	0x20000004

080016fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001700:	4b03      	ldr	r3, [pc, #12]	; (8001710 <HAL_RCC_GetHCLKFreq+0x14>)
 8001702:	681b      	ldr	r3, [r3, #0]
}
 8001704:	4618      	mov	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000000 	.word	0x20000000

08001714 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001718:	f7ff fff0 	bl	80016fc <HAL_RCC_GetHCLKFreq>
 800171c:	4602      	mov	r2, r0
 800171e:	4b05      	ldr	r3, [pc, #20]	; (8001734 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	0a9b      	lsrs	r3, r3, #10
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	4903      	ldr	r1, [pc, #12]	; (8001738 <HAL_RCC_GetPCLK1Freq+0x24>)
 800172a:	5ccb      	ldrb	r3, [r1, r3]
 800172c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001730:	4618      	mov	r0, r3
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40023800 	.word	0x40023800
 8001738:	08003e50 	.word	0x08003e50

0800173c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001740:	f7ff ffdc 	bl	80016fc <HAL_RCC_GetHCLKFreq>
 8001744:	4602      	mov	r2, r0
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	0b5b      	lsrs	r3, r3, #13
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	4903      	ldr	r1, [pc, #12]	; (8001760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001752:	5ccb      	ldrb	r3, [r1, r3]
 8001754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001758:	4618      	mov	r0, r3
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40023800 	.word	0x40023800
 8001760:	08003e50 	.word	0x08003e50

08001764 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08c      	sub	sp, #48	; 0x30
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001770:	2300      	movs	r3, #0
 8001772:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001788:	2300      	movs	r3, #0
 800178a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	2b00      	cmp	r3, #0
 800179a:	d010      	beq.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800179c:	4b6f      	ldr	r3, [pc, #444]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800179e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017a2:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017aa:	496c      	ldr	r1, [pc, #432]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017ac:	4313      	orrs	r3, r2
 80017ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80017ba:	2301      	movs	r3, #1
 80017bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d010      	beq.n	80017ec <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80017ca:	4b64      	ldr	r3, [pc, #400]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017d0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d8:	4960      	ldr	r1, [pc, #384]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80017e8:	2301      	movs	r3, #1
 80017ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d017      	beq.n	8001828 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80017f8:	4b58      	ldr	r3, [pc, #352]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4955      	ldr	r1, [pc, #340]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001808:	4313      	orrs	r3, r2
 800180a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001816:	d101      	bne.n	800181c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001818:	2301      	movs	r3, #1
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001824:	2301      	movs	r3, #1
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	2b00      	cmp	r3, #0
 8001832:	d017      	beq.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001834:	4b49      	ldr	r3, [pc, #292]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800183a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001842:	4946      	ldr	r1, [pc, #280]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001844:	4313      	orrs	r3, r2
 8001846:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001852:	d101      	bne.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001854:	2301      	movs	r3, #1
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001860:	2301      	movs	r3, #1
 8001862:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0320 	and.w	r3, r3, #32
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 808a 	beq.w	8001986 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	4b39      	ldr	r3, [pc, #228]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a38      	ldr	r2, [pc, #224]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b36      	ldr	r3, [pc, #216]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800188e:	4b34      	ldr	r3, [pc, #208]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a33      	ldr	r2, [pc, #204]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001898:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800189a:	f7ff fa23 	bl	8000ce4 <HAL_GetTick>
 800189e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018a0:	e008      	b.n	80018b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018a2:	f7ff fa1f 	bl	8000ce4 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e278      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018b4:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d0f0      	beq.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018c0:	4b26      	ldr	r3, [pc, #152]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018c8:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018ca:	6a3b      	ldr	r3, [r7, #32]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d02f      	beq.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018d8:	6a3a      	ldr	r2, [r7, #32]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d028      	beq.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018de:	4b1f      	ldr	r3, [pc, #124]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018e6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018e8:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018ee:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80018f4:	4a19      	ldr	r2, [pc, #100]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018f6:	6a3b      	ldr	r3, [r7, #32]
 80018f8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b01      	cmp	r3, #1
 8001904:	d114      	bne.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001906:	f7ff f9ed 	bl	8000ce4 <HAL_GetTick>
 800190a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800190c:	e00a      	b.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800190e:	f7ff f9e9 	bl	8000ce4 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	f241 3288 	movw	r2, #5000	; 0x1388
 800191c:	4293      	cmp	r3, r2
 800191e:	d901      	bls.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e240      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001924:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0ee      	beq.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001938:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800193c:	d114      	bne.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800194e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001952:	4902      	ldr	r1, [pc, #8]	; (800195c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001954:	4313      	orrs	r3, r2
 8001956:	608b      	str	r3, [r1, #8]
 8001958:	e00c      	b.n	8001974 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	40007000 	.word	0x40007000
 8001964:	42470e40 	.word	0x42470e40
 8001968:	4b4a      	ldr	r3, [pc, #296]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a49      	ldr	r2, [pc, #292]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800196e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001972:	6093      	str	r3, [r2, #8]
 8001974:	4b47      	ldr	r3, [pc, #284]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001976:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001980:	4944      	ldr	r1, [pc, #272]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001982:	4313      	orrs	r3, r2
 8001984:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0310 	and.w	r3, r3, #16
 800198e:	2b00      	cmp	r3, #0
 8001990:	d004      	beq.n	800199c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001998:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800199a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00a      	beq.n	80019be <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80019a8:	4b3a      	ldr	r3, [pc, #232]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b6:	4937      	ldr	r1, [pc, #220]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00a      	beq.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80019ca:	4b32      	ldr	r3, [pc, #200]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019d0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019d8:	492e      	ldr	r1, [pc, #184]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d011      	beq.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80019ec:	4b29      	ldr	r3, [pc, #164]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019f2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019fa:	4926      	ldr	r1, [pc, #152]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a0a:	d101      	bne.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d00a      	beq.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001a1c:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a22:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	491a      	ldr	r1, [pc, #104]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d011      	beq.n	8001a62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a44:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a4c:	4911      	ldr	r1, [pc, #68]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a5c:	d101      	bne.n	8001a62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d005      	beq.n	8001a74 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a70:	f040 80ff 	bne.w	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a7a:	f7ff f933 	bl	8000ce4 <HAL_GetTick>
 8001a7e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a80:	e00e      	b.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a82:	f7ff f92f 	bl	8000ce4 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d907      	bls.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e188      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001a94:	40023800 	.word	0x40023800
 8001a98:	424711e0 	.word	0x424711e0
 8001a9c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001aa0:	4b7e      	ldr	r3, [pc, #504]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1ea      	bne.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d009      	beq.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d028      	beq.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d124      	bne.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ad4:	4b71      	ldr	r3, [pc, #452]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ada:	0c1b      	lsrs	r3, r3, #16
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001ae6:	4b6d      	ldr	r3, [pc, #436]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001aec:	0e1b      	lsrs	r3, r3, #24
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	019b      	lsls	r3, r3, #6
 8001afe:	431a      	orrs	r2, r3
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	085b      	lsrs	r3, r3, #1
 8001b04:	3b01      	subs	r3, #1
 8001b06:	041b      	lsls	r3, r3, #16
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	061b      	lsls	r3, r3, #24
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	071b      	lsls	r3, r3, #28
 8001b16:	4961      	ldr	r1, [pc, #388]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d004      	beq.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b32:	d00a      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d035      	beq.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b48:	d130      	bne.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001b4a:	4b54      	ldr	r3, [pc, #336]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b50:	0c1b      	lsrs	r3, r3, #16
 8001b52:	f003 0303 	and.w	r3, r3, #3
 8001b56:	3301      	adds	r3, #1
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001b5c:	4b4f      	ldr	r3, [pc, #316]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b62:	0f1b      	lsrs	r3, r3, #28
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	019b      	lsls	r3, r3, #6
 8001b74:	431a      	orrs	r2, r3
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	085b      	lsrs	r3, r3, #1
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	041b      	lsls	r3, r3, #16
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	061b      	lsls	r3, r3, #24
 8001b86:	431a      	orrs	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	071b      	lsls	r3, r3, #28
 8001b8c:	4943      	ldr	r1, [pc, #268]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001b94:	4b41      	ldr	r3, [pc, #260]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b9a:	f023 021f 	bic.w	r2, r3, #31
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	493d      	ldr	r1, [pc, #244]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d029      	beq.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bc0:	d124      	bne.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001bc2:	4b36      	ldr	r3, [pc, #216]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001bd4:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bda:	0f1b      	lsrs	r3, r3, #28
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	019b      	lsls	r3, r3, #6
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	085b      	lsrs	r3, r3, #1
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	041b      	lsls	r3, r3, #16
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	061b      	lsls	r3, r3, #24
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	071b      	lsls	r3, r3, #28
 8001c04:	4925      	ldr	r1, [pc, #148]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d016      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	019b      	lsls	r3, r3, #6
 8001c22:	431a      	orrs	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	085b      	lsrs	r3, r3, #1
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	041b      	lsls	r3, r3, #16
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	061b      	lsls	r3, r3, #24
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	695b      	ldr	r3, [r3, #20]
 8001c3c:	071b      	lsls	r3, r3, #28
 8001c3e:	4917      	ldr	r1, [pc, #92]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c46:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c4c:	f7ff f84a 	bl	8000ce4 <HAL_GetTick>
 8001c50:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c54:	f7ff f846 	bl	8000ce4 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e09f      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c66:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	f040 8095 	bne.w	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c80:	f7ff f830 	bl	8000ce4 <HAL_GetTick>
 8001c84:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001c86:	e00f      	b.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001c88:	f7ff f82c 	bl	8000ce4 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d908      	bls.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e085      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001c9a:	bf00      	nop
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	42470068 	.word	0x42470068
 8001ca4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ca8:	4b41      	ldr	r3, [pc, #260]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001cb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cb4:	d0e8      	beq.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0304 	and.w	r3, r3, #4
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d009      	beq.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d02b      	beq.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d127      	bne.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001cde:	4b34      	ldr	r3, [pc, #208]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce4:	0c1b      	lsrs	r3, r3, #16
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	3301      	adds	r3, #1
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	699a      	ldr	r2, [r3, #24]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	019b      	lsls	r3, r3, #6
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	085b      	lsrs	r3, r3, #1
 8001d00:	3b01      	subs	r3, #1
 8001d02:	041b      	lsls	r3, r3, #16
 8001d04:	431a      	orrs	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	061b      	lsls	r3, r3, #24
 8001d0c:	4928      	ldr	r1, [pc, #160]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001d14:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d1a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d22:	3b01      	subs	r3, #1
 8001d24:	021b      	lsls	r3, r3, #8
 8001d26:	4922      	ldr	r1, [pc, #136]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d01d      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001d42:	d118      	bne.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001d44:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4a:	0e1b      	lsrs	r3, r3, #24
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699a      	ldr	r2, [r3, #24]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	019b      	lsls	r3, r3, #6
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	3b01      	subs	r3, #1
 8001d66:	041b      	lsls	r3, r3, #16
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	061b      	lsls	r3, r3, #24
 8001d6e:	4910      	ldr	r1, [pc, #64]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001d7c:	f7fe ffb2 	bl	8000ce4 <HAL_GetTick>
 8001d80:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001d82:	e008      	b.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001d84:	f7fe ffae 	bl	8000ce4 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e007      	b.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001d96:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001da2:	d1ef      	bne.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3730      	adds	r7, #48	; 0x30
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40023800 	.word	0x40023800
 8001db4:	42470070 	.word	0x42470070

08001db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dbc:	b0ae      	sub	sp, #184	; 0xb8
 8001dbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dde:	4bcb      	ldr	r3, [pc, #812]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 030c 	and.w	r3, r3, #12
 8001de6:	2b0c      	cmp	r3, #12
 8001de8:	f200 8206 	bhi.w	80021f8 <HAL_RCC_GetSysClockFreq+0x440>
 8001dec:	a201      	add	r2, pc, #4	; (adr r2, 8001df4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df2:	bf00      	nop
 8001df4:	08001e29 	.word	0x08001e29
 8001df8:	080021f9 	.word	0x080021f9
 8001dfc:	080021f9 	.word	0x080021f9
 8001e00:	080021f9 	.word	0x080021f9
 8001e04:	08001e31 	.word	0x08001e31
 8001e08:	080021f9 	.word	0x080021f9
 8001e0c:	080021f9 	.word	0x080021f9
 8001e10:	080021f9 	.word	0x080021f9
 8001e14:	08001e39 	.word	0x08001e39
 8001e18:	080021f9 	.word	0x080021f9
 8001e1c:	080021f9 	.word	0x080021f9
 8001e20:	080021f9 	.word	0x080021f9
 8001e24:	08002029 	.word	0x08002029
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e28:	4bb9      	ldr	r3, [pc, #740]	; (8002110 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001e2e:	e1e7      	b.n	8002200 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e30:	4bb8      	ldr	r3, [pc, #736]	; (8002114 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001e36:	e1e3      	b.n	8002200 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e38:	4bb4      	ldr	r3, [pc, #720]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e44:	4bb1      	ldr	r3, [pc, #708]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d071      	beq.n	8001f34 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e50:	4bae      	ldr	r3, [pc, #696]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	099b      	lsrs	r3, r3, #6
 8001e56:	2200      	movs	r2, #0
 8001e58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001e5c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001e60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001e72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001e76:	4622      	mov	r2, r4
 8001e78:	462b      	mov	r3, r5
 8001e7a:	f04f 0000 	mov.w	r0, #0
 8001e7e:	f04f 0100 	mov.w	r1, #0
 8001e82:	0159      	lsls	r1, r3, #5
 8001e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e88:	0150      	lsls	r0, r2, #5
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4621      	mov	r1, r4
 8001e90:	1a51      	subs	r1, r2, r1
 8001e92:	6439      	str	r1, [r7, #64]	; 0x40
 8001e94:	4629      	mov	r1, r5
 8001e96:	eb63 0301 	sbc.w	r3, r3, r1
 8001e9a:	647b      	str	r3, [r7, #68]	; 0x44
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	f04f 0300 	mov.w	r3, #0
 8001ea4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001ea8:	4649      	mov	r1, r9
 8001eaa:	018b      	lsls	r3, r1, #6
 8001eac:	4641      	mov	r1, r8
 8001eae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eb2:	4641      	mov	r1, r8
 8001eb4:	018a      	lsls	r2, r1, #6
 8001eb6:	4641      	mov	r1, r8
 8001eb8:	1a51      	subs	r1, r2, r1
 8001eba:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ebc:	4649      	mov	r1, r9
 8001ebe:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001ed0:	4649      	mov	r1, r9
 8001ed2:	00cb      	lsls	r3, r1, #3
 8001ed4:	4641      	mov	r1, r8
 8001ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001eda:	4641      	mov	r1, r8
 8001edc:	00ca      	lsls	r2, r1, #3
 8001ede:	4610      	mov	r0, r2
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4622      	mov	r2, r4
 8001ee6:	189b      	adds	r3, r3, r2
 8001ee8:	633b      	str	r3, [r7, #48]	; 0x30
 8001eea:	462b      	mov	r3, r5
 8001eec:	460a      	mov	r2, r1
 8001eee:	eb42 0303 	adc.w	r3, r2, r3
 8001ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001f00:	4629      	mov	r1, r5
 8001f02:	024b      	lsls	r3, r1, #9
 8001f04:	4621      	mov	r1, r4
 8001f06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f0a:	4621      	mov	r1, r4
 8001f0c:	024a      	lsls	r2, r1, #9
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f16:	2200      	movs	r2, #0
 8001f18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001f1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001f20:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001f24:	f7fe f9cc 	bl	80002c0 <__aeabi_uldivmod>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f32:	e067      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f34:	4b75      	ldr	r3, [pc, #468]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	099b      	lsrs	r3, r3, #6
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001f40:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001f44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001f4e:	2300      	movs	r3, #0
 8001f50:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f52:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001f56:	4622      	mov	r2, r4
 8001f58:	462b      	mov	r3, r5
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0159      	lsls	r1, r3, #5
 8001f64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f68:	0150      	lsls	r0, r2, #5
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4621      	mov	r1, r4
 8001f70:	1a51      	subs	r1, r2, r1
 8001f72:	62b9      	str	r1, [r7, #40]	; 0x28
 8001f74:	4629      	mov	r1, r5
 8001f76:	eb63 0301 	sbc.w	r3, r3, r1
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001f88:	4649      	mov	r1, r9
 8001f8a:	018b      	lsls	r3, r1, #6
 8001f8c:	4641      	mov	r1, r8
 8001f8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f92:	4641      	mov	r1, r8
 8001f94:	018a      	lsls	r2, r1, #6
 8001f96:	4641      	mov	r1, r8
 8001f98:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f9c:	4649      	mov	r1, r9
 8001f9e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f04f 0300 	mov.w	r3, #0
 8001faa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fb6:	4692      	mov	sl, r2
 8001fb8:	469b      	mov	fp, r3
 8001fba:	4623      	mov	r3, r4
 8001fbc:	eb1a 0303 	adds.w	r3, sl, r3
 8001fc0:	623b      	str	r3, [r7, #32]
 8001fc2:	462b      	mov	r3, r5
 8001fc4:	eb4b 0303 	adc.w	r3, fp, r3
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fd6:	4629      	mov	r1, r5
 8001fd8:	028b      	lsls	r3, r1, #10
 8001fda:	4621      	mov	r1, r4
 8001fdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fe0:	4621      	mov	r1, r4
 8001fe2:	028a      	lsls	r2, r1, #10
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001fec:	2200      	movs	r2, #0
 8001fee:	673b      	str	r3, [r7, #112]	; 0x70
 8001ff0:	677a      	str	r2, [r7, #116]	; 0x74
 8001ff2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001ff6:	f7fe f963 	bl	80002c0 <__aeabi_uldivmod>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	4613      	mov	r3, r2
 8002000:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002004:	4b41      	ldr	r3, [pc, #260]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	0c1b      	lsrs	r3, r3, #16
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	3301      	adds	r3, #1
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002016:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800201a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800201e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002022:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002026:	e0eb      	b.n	8002200 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002028:	4b38      	ldr	r3, [pc, #224]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002030:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002034:	4b35      	ldr	r3, [pc, #212]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d06b      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002040:	4b32      	ldr	r3, [pc, #200]	; (800210c <HAL_RCC_GetSysClockFreq+0x354>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	099b      	lsrs	r3, r3, #6
 8002046:	2200      	movs	r2, #0
 8002048:	66bb      	str	r3, [r7, #104]	; 0x68
 800204a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800204c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800204e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002052:	663b      	str	r3, [r7, #96]	; 0x60
 8002054:	2300      	movs	r3, #0
 8002056:	667b      	str	r3, [r7, #100]	; 0x64
 8002058:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800205c:	4622      	mov	r2, r4
 800205e:	462b      	mov	r3, r5
 8002060:	f04f 0000 	mov.w	r0, #0
 8002064:	f04f 0100 	mov.w	r1, #0
 8002068:	0159      	lsls	r1, r3, #5
 800206a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800206e:	0150      	lsls	r0, r2, #5
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	4621      	mov	r1, r4
 8002076:	1a51      	subs	r1, r2, r1
 8002078:	61b9      	str	r1, [r7, #24]
 800207a:	4629      	mov	r1, r5
 800207c:	eb63 0301 	sbc.w	r3, r3, r1
 8002080:	61fb      	str	r3, [r7, #28]
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f04f 0300 	mov.w	r3, #0
 800208a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800208e:	4659      	mov	r1, fp
 8002090:	018b      	lsls	r3, r1, #6
 8002092:	4651      	mov	r1, sl
 8002094:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002098:	4651      	mov	r1, sl
 800209a:	018a      	lsls	r2, r1, #6
 800209c:	4651      	mov	r1, sl
 800209e:	ebb2 0801 	subs.w	r8, r2, r1
 80020a2:	4659      	mov	r1, fp
 80020a4:	eb63 0901 	sbc.w	r9, r3, r1
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	f04f 0300 	mov.w	r3, #0
 80020b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020bc:	4690      	mov	r8, r2
 80020be:	4699      	mov	r9, r3
 80020c0:	4623      	mov	r3, r4
 80020c2:	eb18 0303 	adds.w	r3, r8, r3
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	462b      	mov	r3, r5
 80020ca:	eb49 0303 	adc.w	r3, r9, r3
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80020dc:	4629      	mov	r1, r5
 80020de:	024b      	lsls	r3, r1, #9
 80020e0:	4621      	mov	r1, r4
 80020e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80020e6:	4621      	mov	r1, r4
 80020e8:	024a      	lsls	r2, r1, #9
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020f2:	2200      	movs	r2, #0
 80020f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80020f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80020f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020fc:	f7fe f8e0 	bl	80002c0 <__aeabi_uldivmod>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4613      	mov	r3, r2
 8002106:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800210a:	e065      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x420>
 800210c:	40023800 	.word	0x40023800
 8002110:	00f42400 	.word	0x00f42400
 8002114:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002118:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <HAL_RCC_GetSysClockFreq+0x458>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	099b      	lsrs	r3, r3, #6
 800211e:	2200      	movs	r2, #0
 8002120:	4618      	mov	r0, r3
 8002122:	4611      	mov	r1, r2
 8002124:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002128:	653b      	str	r3, [r7, #80]	; 0x50
 800212a:	2300      	movs	r3, #0
 800212c:	657b      	str	r3, [r7, #84]	; 0x54
 800212e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002132:	4642      	mov	r2, r8
 8002134:	464b      	mov	r3, r9
 8002136:	f04f 0000 	mov.w	r0, #0
 800213a:	f04f 0100 	mov.w	r1, #0
 800213e:	0159      	lsls	r1, r3, #5
 8002140:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002144:	0150      	lsls	r0, r2, #5
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4641      	mov	r1, r8
 800214c:	1a51      	subs	r1, r2, r1
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	4649      	mov	r1, r9
 8002152:	eb63 0301 	sbc.w	r3, r3, r1
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002164:	4659      	mov	r1, fp
 8002166:	018b      	lsls	r3, r1, #6
 8002168:	4651      	mov	r1, sl
 800216a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800216e:	4651      	mov	r1, sl
 8002170:	018a      	lsls	r2, r1, #6
 8002172:	4651      	mov	r1, sl
 8002174:	1a54      	subs	r4, r2, r1
 8002176:	4659      	mov	r1, fp
 8002178:	eb63 0501 	sbc.w	r5, r3, r1
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	00eb      	lsls	r3, r5, #3
 8002186:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800218a:	00e2      	lsls	r2, r4, #3
 800218c:	4614      	mov	r4, r2
 800218e:	461d      	mov	r5, r3
 8002190:	4643      	mov	r3, r8
 8002192:	18e3      	adds	r3, r4, r3
 8002194:	603b      	str	r3, [r7, #0]
 8002196:	464b      	mov	r3, r9
 8002198:	eb45 0303 	adc.w	r3, r5, r3
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	f04f 0300 	mov.w	r3, #0
 80021a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021aa:	4629      	mov	r1, r5
 80021ac:	028b      	lsls	r3, r1, #10
 80021ae:	4621      	mov	r1, r4
 80021b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021b4:	4621      	mov	r1, r4
 80021b6:	028a      	lsls	r2, r1, #10
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80021c0:	2200      	movs	r2, #0
 80021c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80021c4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80021c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021ca:	f7fe f879 	bl	80002c0 <__aeabi_uldivmod>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	4613      	mov	r3, r2
 80021d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021d8:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <HAL_RCC_GetSysClockFreq+0x458>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	0f1b      	lsrs	r3, r3, #28
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80021e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80021ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80021ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80021f6:	e003      	b.n	8002200 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_RCC_GetSysClockFreq+0x45c>)
 80021fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80021fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002200:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002204:	4618      	mov	r0, r3
 8002206:	37b8      	adds	r7, #184	; 0xb8
 8002208:	46bd      	mov	sp, r7
 800220a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800220e:	bf00      	nop
 8002210:	40023800 	.word	0x40023800
 8002214:	00f42400 	.word	0x00f42400

08002218 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e28d      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 8083 	beq.w	800233e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002238:	4b94      	ldr	r3, [pc, #592]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 030c 	and.w	r3, r3, #12
 8002240:	2b04      	cmp	r3, #4
 8002242:	d019      	beq.n	8002278 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002244:	4b91      	ldr	r3, [pc, #580]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800224c:	2b08      	cmp	r3, #8
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002250:	4b8e      	ldr	r3, [pc, #568]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002258:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800225c:	d00c      	beq.n	8002278 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800225e:	4b8b      	ldr	r3, [pc, #556]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002266:	2b0c      	cmp	r3, #12
 8002268:	d112      	bne.n	8002290 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800226a:	4b88      	ldr	r3, [pc, #544]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002276:	d10b      	bne.n	8002290 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002278:	4b84      	ldr	r3, [pc, #528]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d05b      	beq.n	800233c <HAL_RCC_OscConfig+0x124>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d157      	bne.n	800233c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e25a      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002298:	d106      	bne.n	80022a8 <HAL_RCC_OscConfig+0x90>
 800229a:	4b7c      	ldr	r3, [pc, #496]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a7b      	ldr	r2, [pc, #492]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	e01d      	b.n	80022e4 <HAL_RCC_OscConfig+0xcc>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022b0:	d10c      	bne.n	80022cc <HAL_RCC_OscConfig+0xb4>
 80022b2:	4b76      	ldr	r3, [pc, #472]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a75      	ldr	r2, [pc, #468]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	4b73      	ldr	r3, [pc, #460]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a72      	ldr	r2, [pc, #456]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	e00b      	b.n	80022e4 <HAL_RCC_OscConfig+0xcc>
 80022cc:	4b6f      	ldr	r3, [pc, #444]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a6e      	ldr	r2, [pc, #440]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022d6:	6013      	str	r3, [r2, #0]
 80022d8:	4b6c      	ldr	r3, [pc, #432]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a6b      	ldr	r2, [pc, #428]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80022de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d013      	beq.n	8002314 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ec:	f7fe fcfa 	bl	8000ce4 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022f4:	f7fe fcf6 	bl	8000ce4 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b64      	cmp	r3, #100	; 0x64
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e21f      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002306:	4b61      	ldr	r3, [pc, #388]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0f0      	beq.n	80022f4 <HAL_RCC_OscConfig+0xdc>
 8002312:	e014      	b.n	800233e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe fce6 	bl	8000ce4 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800231c:	f7fe fce2 	bl	8000ce4 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	; 0x64
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e20b      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232e:	4b57      	ldr	r3, [pc, #348]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x104>
 800233a:	e000      	b.n	800233e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800233c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d06f      	beq.n	800242a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800234a:	4b50      	ldr	r3, [pc, #320]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	2b00      	cmp	r3, #0
 8002354:	d017      	beq.n	8002386 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002356:	4b4d      	ldr	r3, [pc, #308]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800235e:	2b08      	cmp	r3, #8
 8002360:	d105      	bne.n	800236e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002362:	4b4a      	ldr	r3, [pc, #296]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00b      	beq.n	8002386 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800236e:	4b47      	ldr	r3, [pc, #284]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002376:	2b0c      	cmp	r3, #12
 8002378:	d11c      	bne.n	80023b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800237a:	4b44      	ldr	r3, [pc, #272]	; (800248c <HAL_RCC_OscConfig+0x274>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d116      	bne.n	80023b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002386:	4b41      	ldr	r3, [pc, #260]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d005      	beq.n	800239e <HAL_RCC_OscConfig+0x186>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d001      	beq.n	800239e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e1d3      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239e:	4b3b      	ldr	r3, [pc, #236]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4937      	ldr	r1, [pc, #220]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b2:	e03a      	b.n	800242a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023bc:	4b34      	ldr	r3, [pc, #208]	; (8002490 <HAL_RCC_OscConfig+0x278>)
 80023be:	2201      	movs	r2, #1
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c2:	f7fe fc8f 	bl	8000ce4 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ca:	f7fe fc8b 	bl	8000ce4 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e1b4      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023dc:	4b2b      	ldr	r3, [pc, #172]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f0      	beq.n	80023ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e8:	4b28      	ldr	r3, [pc, #160]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4925      	ldr	r1, [pc, #148]	; (800248c <HAL_RCC_OscConfig+0x274>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	600b      	str	r3, [r1, #0]
 80023fc:	e015      	b.n	800242a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fe:	4b24      	ldr	r3, [pc, #144]	; (8002490 <HAL_RCC_OscConfig+0x278>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002404:	f7fe fc6e 	bl	8000ce4 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800240c:	f7fe fc6a 	bl	8000ce4 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e193      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241e:	4b1b      	ldr	r3, [pc, #108]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f0      	bne.n	800240c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d036      	beq.n	80024a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d016      	beq.n	800246c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243e:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_RCC_OscConfig+0x27c>)
 8002440:	2201      	movs	r2, #1
 8002442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002444:	f7fe fc4e 	bl	8000ce4 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800244c:	f7fe fc4a 	bl	8000ce4 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e173      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245e:	4b0b      	ldr	r3, [pc, #44]	; (800248c <HAL_RCC_OscConfig+0x274>)
 8002460:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0f0      	beq.n	800244c <HAL_RCC_OscConfig+0x234>
 800246a:	e01b      	b.n	80024a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800246c:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_RCC_OscConfig+0x27c>)
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002472:	f7fe fc37 	bl	8000ce4 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002478:	e00e      	b.n	8002498 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800247a:	f7fe fc33 	bl	8000ce4 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d907      	bls.n	8002498 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e15c      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
 800248c:	40023800 	.word	0x40023800
 8002490:	42470000 	.word	0x42470000
 8002494:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002498:	4b8a      	ldr	r3, [pc, #552]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800249a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1ea      	bne.n	800247a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0304 	and.w	r3, r3, #4
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f000 8097 	beq.w	80025e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b2:	2300      	movs	r3, #0
 80024b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b6:	4b83      	ldr	r3, [pc, #524]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10f      	bne.n	80024e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	4b7f      	ldr	r3, [pc, #508]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	4a7e      	ldr	r2, [pc, #504]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d0:	6413      	str	r3, [r2, #64]	; 0x40
 80024d2:	4b7c      	ldr	r3, [pc, #496]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024de:	2301      	movs	r3, #1
 80024e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e2:	4b79      	ldr	r3, [pc, #484]	; (80026c8 <HAL_RCC_OscConfig+0x4b0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d118      	bne.n	8002520 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ee:	4b76      	ldr	r3, [pc, #472]	; (80026c8 <HAL_RCC_OscConfig+0x4b0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a75      	ldr	r2, [pc, #468]	; (80026c8 <HAL_RCC_OscConfig+0x4b0>)
 80024f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fa:	f7fe fbf3 	bl	8000ce4 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002502:	f7fe fbef 	bl	8000ce4 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e118      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	4b6c      	ldr	r3, [pc, #432]	; (80026c8 <HAL_RCC_OscConfig+0x4b0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x31e>
 8002528:	4b66      	ldr	r3, [pc, #408]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800252a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252c:	4a65      	ldr	r2, [pc, #404]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6713      	str	r3, [r2, #112]	; 0x70
 8002534:	e01c      	b.n	8002570 <HAL_RCC_OscConfig+0x358>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	2b05      	cmp	r3, #5
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x340>
 800253e:	4b61      	ldr	r3, [pc, #388]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002542:	4a60      	ldr	r2, [pc, #384]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002544:	f043 0304 	orr.w	r3, r3, #4
 8002548:	6713      	str	r3, [r2, #112]	; 0x70
 800254a:	4b5e      	ldr	r3, [pc, #376]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800254c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254e:	4a5d      	ldr	r2, [pc, #372]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6713      	str	r3, [r2, #112]	; 0x70
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0x358>
 8002558:	4b5a      	ldr	r3, [pc, #360]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800255a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800255c:	4a59      	ldr	r2, [pc, #356]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800255e:	f023 0301 	bic.w	r3, r3, #1
 8002562:	6713      	str	r3, [r2, #112]	; 0x70
 8002564:	4b57      	ldr	r3, [pc, #348]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002568:	4a56      	ldr	r2, [pc, #344]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800256a:	f023 0304 	bic.w	r3, r3, #4
 800256e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d015      	beq.n	80025a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002578:	f7fe fbb4 	bl	8000ce4 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257e:	e00a      	b.n	8002596 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002580:	f7fe fbb0 	bl	8000ce4 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	f241 3288 	movw	r2, #5000	; 0x1388
 800258e:	4293      	cmp	r3, r2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e0d7      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002596:	4b4b      	ldr	r3, [pc, #300]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0ee      	beq.n	8002580 <HAL_RCC_OscConfig+0x368>
 80025a2:	e014      	b.n	80025ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a4:	f7fe fb9e 	bl	8000ce4 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025aa:	e00a      	b.n	80025c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025ac:	f7fe fb9a 	bl	8000ce4 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e0c1      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c2:	4b40      	ldr	r3, [pc, #256]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80025c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1ee      	bne.n	80025ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d105      	bne.n	80025e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d4:	4b3b      	ldr	r3, [pc, #236]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d8:	4a3a      	ldr	r2, [pc, #232]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80025da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f000 80ad 	beq.w	8002744 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025ea:	4b36      	ldr	r3, [pc, #216]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d060      	beq.n	80026b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d145      	bne.n	800268a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fe:	4b33      	ldr	r3, [pc, #204]	; (80026cc <HAL_RCC_OscConfig+0x4b4>)
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7fe fb6e 	bl	8000ce4 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fb6a 	bl	8000ce4 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e093      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261e:	4b29      	ldr	r3, [pc, #164]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69da      	ldr	r2, [r3, #28]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	019b      	lsls	r3, r3, #6
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002640:	085b      	lsrs	r3, r3, #1
 8002642:	3b01      	subs	r3, #1
 8002644:	041b      	lsls	r3, r3, #16
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	061b      	lsls	r3, r3, #24
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	071b      	lsls	r3, r3, #28
 8002656:	491b      	ldr	r1, [pc, #108]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 8002658:	4313      	orrs	r3, r2
 800265a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800265c:	4b1b      	ldr	r3, [pc, #108]	; (80026cc <HAL_RCC_OscConfig+0x4b4>)
 800265e:	2201      	movs	r2, #1
 8002660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002662:	f7fe fb3f 	bl	8000ce4 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266a:	f7fe fb3b 	bl	8000ce4 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e064      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0f0      	beq.n	800266a <HAL_RCC_OscConfig+0x452>
 8002688:	e05c      	b.n	8002744 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <HAL_RCC_OscConfig+0x4b4>)
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002690:	f7fe fb28 	bl	8000ce4 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fb24 	bl	8000ce4 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e04d      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_RCC_OscConfig+0x4ac>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x480>
 80026b6:	e045      	b.n	8002744 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d107      	bne.n	80026d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e040      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40007000 	.word	0x40007000
 80026cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026d0:	4b1f      	ldr	r3, [pc, #124]	; (8002750 <HAL_RCC_OscConfig+0x538>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d030      	beq.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d129      	bne.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d122      	bne.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002700:	4013      	ands	r3, r2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002706:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002708:	4293      	cmp	r3, r2
 800270a:	d119      	bne.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	3b01      	subs	r3, #1
 800271a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d10f      	bne.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d107      	bne.n	8002740 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800

08002754 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e03f      	b.n	80027e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe f8f8 	bl	8000970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2224      	movs	r2, #36	; 0x24
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002796:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f929 	bl	80029f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b08a      	sub	sp, #40	; 0x28
 80027f2:	af02      	add	r7, sp, #8
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b20      	cmp	r3, #32
 800280c:	d17c      	bne.n	8002908 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_UART_Transmit+0x2c>
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e075      	b.n	800290a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_UART_Transmit+0x3e>
 8002828:	2302      	movs	r3, #2
 800282a:	e06e      	b.n	800290a <HAL_UART_Transmit+0x11c>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2221      	movs	r2, #33	; 0x21
 800283e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002842:	f7fe fa4f 	bl	8000ce4 <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	88fa      	ldrh	r2, [r7, #6]
 8002852:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285c:	d108      	bne.n	8002870 <HAL_UART_Transmit+0x82>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d104      	bne.n	8002870 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002866:	2300      	movs	r3, #0
 8002868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	e003      	b.n	8002878 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002880:	e02a      	b.n	80028d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2200      	movs	r2, #0
 800288a:	2180      	movs	r1, #128	; 0x80
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f840 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e036      	b.n	800290a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10b      	bne.n	80028ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	3302      	adds	r3, #2
 80028b6:	61bb      	str	r3, [r7, #24]
 80028b8:	e007      	b.n	80028ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	781a      	ldrb	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3301      	adds	r3, #1
 80028c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1cf      	bne.n	8002882 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	2200      	movs	r2, #0
 80028ea:	2140      	movs	r1, #64	; 0x40
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 f810 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e006      	b.n	800290a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002904:	2300      	movs	r3, #0
 8002906:	e000      	b.n	800290a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002908:	2302      	movs	r3, #2
  }
}
 800290a:	4618      	mov	r0, r3
 800290c:	3720      	adds	r7, #32
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b090      	sub	sp, #64	; 0x40
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4613      	mov	r3, r2
 8002920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002922:	e050      	b.n	80029c6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002924:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800292a:	d04c      	beq.n	80029c6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800292c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0x30>
 8002932:	f7fe f9d7 	bl	8000ce4 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800293e:	429a      	cmp	r2, r3
 8002940:	d241      	bcs.n	80029c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	330c      	adds	r3, #12
 8002948:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800294a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800294c:	e853 3f00 	ldrex	r3, [r3]
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002958:	63fb      	str	r3, [r7, #60]	; 0x3c
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	330c      	adds	r3, #12
 8002960:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002962:	637a      	str	r2, [r7, #52]	; 0x34
 8002964:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002966:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002968:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800296a:	e841 2300 	strex	r3, r2, [r1]
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1e5      	bne.n	8002942 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	3314      	adds	r3, #20
 800297c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	e853 3f00 	ldrex	r3, [r3]
 8002984:	613b      	str	r3, [r7, #16]
   return(result);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	63bb      	str	r3, [r7, #56]	; 0x38
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	3314      	adds	r3, #20
 8002994:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002996:	623a      	str	r2, [r7, #32]
 8002998:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800299a:	69f9      	ldr	r1, [r7, #28]
 800299c:	6a3a      	ldr	r2, [r7, #32]
 800299e:	e841 2300 	strex	r3, r2, [r1]
 80029a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1e5      	bne.n	8002976 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2220      	movs	r2, #32
 80029b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e00f      	b.n	80029e6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	4013      	ands	r3, r2
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	bf0c      	ite	eq
 80029d6:	2301      	moveq	r3, #1
 80029d8:	2300      	movne	r3, #0
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d09f      	beq.n	8002924 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3740      	adds	r7, #64	; 0x40
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029f4:	b0c0      	sub	sp, #256	; 0x100
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a0c:	68d9      	ldr	r1, [r3, #12]
 8002a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	ea40 0301 	orr.w	r3, r0, r1
 8002a18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a2c:	695b      	ldr	r3, [r3, #20]
 8002a2e:	431a      	orrs	r2, r3
 8002a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a48:	f021 010c 	bic.w	r1, r1, #12
 8002a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a56:	430b      	orrs	r3, r1
 8002a58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a6a:	6999      	ldr	r1, [r3, #24]
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	ea40 0301 	orr.w	r3, r0, r1
 8002a76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	4b8f      	ldr	r3, [pc, #572]	; (8002cbc <UART_SetConfig+0x2cc>)
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d005      	beq.n	8002a90 <UART_SetConfig+0xa0>
 8002a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	4b8d      	ldr	r3, [pc, #564]	; (8002cc0 <UART_SetConfig+0x2d0>)
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d104      	bne.n	8002a9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a90:	f7fe fe54 	bl	800173c <HAL_RCC_GetPCLK2Freq>
 8002a94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002a98:	e003      	b.n	8002aa2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a9a:	f7fe fe3b 	bl	8001714 <HAL_RCC_GetPCLK1Freq>
 8002a9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aac:	f040 810c 	bne.w	8002cc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ab0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002aba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002abe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002ac2:	4622      	mov	r2, r4
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	1891      	adds	r1, r2, r2
 8002ac8:	65b9      	str	r1, [r7, #88]	; 0x58
 8002aca:	415b      	adcs	r3, r3
 8002acc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ace:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ad2:	4621      	mov	r1, r4
 8002ad4:	eb12 0801 	adds.w	r8, r2, r1
 8002ad8:	4629      	mov	r1, r5
 8002ada:	eb43 0901 	adc.w	r9, r3, r1
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002aea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002aee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002af2:	4690      	mov	r8, r2
 8002af4:	4699      	mov	r9, r3
 8002af6:	4623      	mov	r3, r4
 8002af8:	eb18 0303 	adds.w	r3, r8, r3
 8002afc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002b00:	462b      	mov	r3, r5
 8002b02:	eb49 0303 	adc.w	r3, r9, r3
 8002b06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002b16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002b1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002b1e:	460b      	mov	r3, r1
 8002b20:	18db      	adds	r3, r3, r3
 8002b22:	653b      	str	r3, [r7, #80]	; 0x50
 8002b24:	4613      	mov	r3, r2
 8002b26:	eb42 0303 	adc.w	r3, r2, r3
 8002b2a:	657b      	str	r3, [r7, #84]	; 0x54
 8002b2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002b30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002b34:	f7fd fbc4 	bl	80002c0 <__aeabi_uldivmod>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	4b61      	ldr	r3, [pc, #388]	; (8002cc4 <UART_SetConfig+0x2d4>)
 8002b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b42:	095b      	lsrs	r3, r3, #5
 8002b44:	011c      	lsls	r4, r3, #4
 8002b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002b54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002b58:	4642      	mov	r2, r8
 8002b5a:	464b      	mov	r3, r9
 8002b5c:	1891      	adds	r1, r2, r2
 8002b5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002b60:	415b      	adcs	r3, r3
 8002b62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002b68:	4641      	mov	r1, r8
 8002b6a:	eb12 0a01 	adds.w	sl, r2, r1
 8002b6e:	4649      	mov	r1, r9
 8002b70:	eb43 0b01 	adc.w	fp, r3, r1
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b88:	4692      	mov	sl, r2
 8002b8a:	469b      	mov	fp, r3
 8002b8c:	4643      	mov	r3, r8
 8002b8e:	eb1a 0303 	adds.w	r3, sl, r3
 8002b92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b96:	464b      	mov	r3, r9
 8002b98:	eb4b 0303 	adc.w	r3, fp, r3
 8002b9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002bb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	18db      	adds	r3, r3, r3
 8002bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8002bba:	4613      	mov	r3, r2
 8002bbc:	eb42 0303 	adc.w	r3, r2, r3
 8002bc0:	647b      	str	r3, [r7, #68]	; 0x44
 8002bc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002bc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002bca:	f7fd fb79 	bl	80002c0 <__aeabi_uldivmod>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4b3b      	ldr	r3, [pc, #236]	; (8002cc4 <UART_SetConfig+0x2d4>)
 8002bd6:	fba3 2301 	umull	r2, r3, r3, r1
 8002bda:	095b      	lsrs	r3, r3, #5
 8002bdc:	2264      	movs	r2, #100	; 0x64
 8002bde:	fb02 f303 	mul.w	r3, r2, r3
 8002be2:	1acb      	subs	r3, r1, r3
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002bea:	4b36      	ldr	r3, [pc, #216]	; (8002cc4 <UART_SetConfig+0x2d4>)
 8002bec:	fba3 2302 	umull	r2, r3, r3, r2
 8002bf0:	095b      	lsrs	r3, r3, #5
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002bf8:	441c      	add	r4, r3
 8002bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c04:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002c08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002c0c:	4642      	mov	r2, r8
 8002c0e:	464b      	mov	r3, r9
 8002c10:	1891      	adds	r1, r2, r2
 8002c12:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c14:	415b      	adcs	r3, r3
 8002c16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c1c:	4641      	mov	r1, r8
 8002c1e:	1851      	adds	r1, r2, r1
 8002c20:	6339      	str	r1, [r7, #48]	; 0x30
 8002c22:	4649      	mov	r1, r9
 8002c24:	414b      	adcs	r3, r1
 8002c26:	637b      	str	r3, [r7, #52]	; 0x34
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	f04f 0300 	mov.w	r3, #0
 8002c30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002c34:	4659      	mov	r1, fp
 8002c36:	00cb      	lsls	r3, r1, #3
 8002c38:	4651      	mov	r1, sl
 8002c3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c3e:	4651      	mov	r1, sl
 8002c40:	00ca      	lsls	r2, r1, #3
 8002c42:	4610      	mov	r0, r2
 8002c44:	4619      	mov	r1, r3
 8002c46:	4603      	mov	r3, r0
 8002c48:	4642      	mov	r2, r8
 8002c4a:	189b      	adds	r3, r3, r2
 8002c4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c50:	464b      	mov	r3, r9
 8002c52:	460a      	mov	r2, r1
 8002c54:	eb42 0303 	adc.w	r3, r2, r3
 8002c58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002c68:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002c6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002c70:	460b      	mov	r3, r1
 8002c72:	18db      	adds	r3, r3, r3
 8002c74:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c76:	4613      	mov	r3, r2
 8002c78:	eb42 0303 	adc.w	r3, r2, r3
 8002c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c86:	f7fd fb1b 	bl	80002c0 <__aeabi_uldivmod>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <UART_SetConfig+0x2d4>)
 8002c90:	fba3 1302 	umull	r1, r3, r3, r2
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	2164      	movs	r1, #100	; 0x64
 8002c98:	fb01 f303 	mul.w	r3, r1, r3
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	3332      	adds	r3, #50	; 0x32
 8002ca2:	4a08      	ldr	r2, [pc, #32]	; (8002cc4 <UART_SetConfig+0x2d4>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	095b      	lsrs	r3, r3, #5
 8002caa:	f003 0207 	and.w	r2, r3, #7
 8002cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4422      	add	r2, r4
 8002cb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002cb8:	e106      	b.n	8002ec8 <UART_SetConfig+0x4d8>
 8002cba:	bf00      	nop
 8002cbc:	40011000 	.word	0x40011000
 8002cc0:	40011400 	.word	0x40011400
 8002cc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002cd2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002cd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002cda:	4642      	mov	r2, r8
 8002cdc:	464b      	mov	r3, r9
 8002cde:	1891      	adds	r1, r2, r2
 8002ce0:	6239      	str	r1, [r7, #32]
 8002ce2:	415b      	adcs	r3, r3
 8002ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cea:	4641      	mov	r1, r8
 8002cec:	1854      	adds	r4, r2, r1
 8002cee:	4649      	mov	r1, r9
 8002cf0:	eb43 0501 	adc.w	r5, r3, r1
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	f04f 0300 	mov.w	r3, #0
 8002cfc:	00eb      	lsls	r3, r5, #3
 8002cfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d02:	00e2      	lsls	r2, r4, #3
 8002d04:	4614      	mov	r4, r2
 8002d06:	461d      	mov	r5, r3
 8002d08:	4643      	mov	r3, r8
 8002d0a:	18e3      	adds	r3, r4, r3
 8002d0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d10:	464b      	mov	r3, r9
 8002d12:	eb45 0303 	adc.w	r3, r5, r3
 8002d16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d2a:	f04f 0200 	mov.w	r2, #0
 8002d2e:	f04f 0300 	mov.w	r3, #0
 8002d32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d36:	4629      	mov	r1, r5
 8002d38:	008b      	lsls	r3, r1, #2
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d40:	4621      	mov	r1, r4
 8002d42:	008a      	lsls	r2, r1, #2
 8002d44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002d48:	f7fd faba 	bl	80002c0 <__aeabi_uldivmod>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4b60      	ldr	r3, [pc, #384]	; (8002ed4 <UART_SetConfig+0x4e4>)
 8002d52:	fba3 2302 	umull	r2, r3, r3, r2
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	011c      	lsls	r4, r3, #4
 8002d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002d64:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002d68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002d6c:	4642      	mov	r2, r8
 8002d6e:	464b      	mov	r3, r9
 8002d70:	1891      	adds	r1, r2, r2
 8002d72:	61b9      	str	r1, [r7, #24]
 8002d74:	415b      	adcs	r3, r3
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d7c:	4641      	mov	r1, r8
 8002d7e:	1851      	adds	r1, r2, r1
 8002d80:	6139      	str	r1, [r7, #16]
 8002d82:	4649      	mov	r1, r9
 8002d84:	414b      	adcs	r3, r1
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d94:	4659      	mov	r1, fp
 8002d96:	00cb      	lsls	r3, r1, #3
 8002d98:	4651      	mov	r1, sl
 8002d9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d9e:	4651      	mov	r1, sl
 8002da0:	00ca      	lsls	r2, r1, #3
 8002da2:	4610      	mov	r0, r2
 8002da4:	4619      	mov	r1, r3
 8002da6:	4603      	mov	r3, r0
 8002da8:	4642      	mov	r2, r8
 8002daa:	189b      	adds	r3, r3, r2
 8002dac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002db0:	464b      	mov	r3, r9
 8002db2:	460a      	mov	r2, r1
 8002db4:	eb42 0303 	adc.w	r3, r2, r3
 8002db8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	67bb      	str	r3, [r7, #120]	; 0x78
 8002dc6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002dd4:	4649      	mov	r1, r9
 8002dd6:	008b      	lsls	r3, r1, #2
 8002dd8:	4641      	mov	r1, r8
 8002dda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dde:	4641      	mov	r1, r8
 8002de0:	008a      	lsls	r2, r1, #2
 8002de2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002de6:	f7fd fa6b 	bl	80002c0 <__aeabi_uldivmod>
 8002dea:	4602      	mov	r2, r0
 8002dec:	460b      	mov	r3, r1
 8002dee:	4611      	mov	r1, r2
 8002df0:	4b38      	ldr	r3, [pc, #224]	; (8002ed4 <UART_SetConfig+0x4e4>)
 8002df2:	fba3 2301 	umull	r2, r3, r3, r1
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	2264      	movs	r2, #100	; 0x64
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	1acb      	subs	r3, r1, r3
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	3332      	adds	r3, #50	; 0x32
 8002e04:	4a33      	ldr	r2, [pc, #204]	; (8002ed4 <UART_SetConfig+0x4e4>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e10:	441c      	add	r4, r3
 8002e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e16:	2200      	movs	r2, #0
 8002e18:	673b      	str	r3, [r7, #112]	; 0x70
 8002e1a:	677a      	str	r2, [r7, #116]	; 0x74
 8002e1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002e20:	4642      	mov	r2, r8
 8002e22:	464b      	mov	r3, r9
 8002e24:	1891      	adds	r1, r2, r2
 8002e26:	60b9      	str	r1, [r7, #8]
 8002e28:	415b      	adcs	r3, r3
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e30:	4641      	mov	r1, r8
 8002e32:	1851      	adds	r1, r2, r1
 8002e34:	6039      	str	r1, [r7, #0]
 8002e36:	4649      	mov	r1, r9
 8002e38:	414b      	adcs	r3, r1
 8002e3a:	607b      	str	r3, [r7, #4]
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e48:	4659      	mov	r1, fp
 8002e4a:	00cb      	lsls	r3, r1, #3
 8002e4c:	4651      	mov	r1, sl
 8002e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e52:	4651      	mov	r1, sl
 8002e54:	00ca      	lsls	r2, r1, #3
 8002e56:	4610      	mov	r0, r2
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	4642      	mov	r2, r8
 8002e5e:	189b      	adds	r3, r3, r2
 8002e60:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e62:	464b      	mov	r3, r9
 8002e64:	460a      	mov	r2, r1
 8002e66:	eb42 0303 	adc.w	r3, r2, r3
 8002e6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	663b      	str	r3, [r7, #96]	; 0x60
 8002e76:	667a      	str	r2, [r7, #100]	; 0x64
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002e84:	4649      	mov	r1, r9
 8002e86:	008b      	lsls	r3, r1, #2
 8002e88:	4641      	mov	r1, r8
 8002e8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e8e:	4641      	mov	r1, r8
 8002e90:	008a      	lsls	r2, r1, #2
 8002e92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002e96:	f7fd fa13 	bl	80002c0 <__aeabi_uldivmod>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <UART_SetConfig+0x4e4>)
 8002ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ea4:	095b      	lsrs	r3, r3, #5
 8002ea6:	2164      	movs	r1, #100	; 0x64
 8002ea8:	fb01 f303 	mul.w	r3, r1, r3
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	3332      	adds	r3, #50	; 0x32
 8002eb2:	4a08      	ldr	r2, [pc, #32]	; (8002ed4 <UART_SetConfig+0x4e4>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	095b      	lsrs	r3, r3, #5
 8002eba:	f003 020f 	and.w	r2, r3, #15
 8002ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4422      	add	r2, r4
 8002ec6:	609a      	str	r2, [r3, #8]
}
 8002ec8:	bf00      	nop
 8002eca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ed4:	51eb851f 	.word	0x51eb851f

08002ed8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002ed8:	b084      	sub	sp, #16
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	f107 001c 	add.w	r0, r7, #28
 8002ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d122      	bne.n	8002f36 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d105      	bne.n	8002f2a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fa9c 	bl	8003468 <USB_CoreReset>
 8002f30:	4603      	mov	r3, r0
 8002f32:	73fb      	strb	r3, [r7, #15]
 8002f34:	e01a      	b.n	8002f6c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 fa90 	bl	8003468 <USB_CoreReset>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8002f4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f56:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
 8002f5e:	e005      	b.n	8002f6c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f64:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8002f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d10b      	bne.n	8002f8a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f043 0206 	orr.w	r2, r3, #6
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f043 0220 	orr.w	r2, r3, #32
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002f96:	b004      	add	sp, #16
 8002f98:	4770      	bx	lr

08002f9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f023 0201 	bic.w	r2, r3, #1
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d115      	bne.n	800300a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f7fd fe86 	bl	8000cfc <HAL_Delay>
      ms++;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fa28 	bl	800344c <USB_GetMode>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d01e      	beq.n	8003040 <USB_SetCurrentMode+0x84>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b31      	cmp	r3, #49	; 0x31
 8003006:	d9f0      	bls.n	8002fea <USB_SetCurrentMode+0x2e>
 8003008:	e01a      	b.n	8003040 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d115      	bne.n	800303c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800301c:	2001      	movs	r0, #1
 800301e:	f7fd fe6d 	bl	8000cfc <HAL_Delay>
      ms++;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3301      	adds	r3, #1
 8003026:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 fa0f 	bl	800344c <USB_GetMode>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <USB_SetCurrentMode+0x84>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b31      	cmp	r3, #49	; 0x31
 8003038:	d9f0      	bls.n	800301c <USB_SetCurrentMode+0x60>
 800303a:	e001      	b.n	8003040 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e005      	b.n	800304c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2b32      	cmp	r3, #50	; 0x32
 8003044:	d101      	bne.n	800304a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e000      	b.n	800304c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003054:	b084      	sub	sp, #16
 8003056:	b580      	push	{r7, lr}
 8003058:	b086      	sub	sp, #24
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
 800305e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800306e:	2300      	movs	r3, #0
 8003070:	613b      	str	r3, [r7, #16]
 8003072:	e009      	b.n	8003088 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	3340      	adds	r3, #64	; 0x40
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	2200      	movs	r2, #0
 8003080:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	3301      	adds	r3, #1
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	2b0e      	cmp	r3, #14
 800308c:	d9f2      	bls.n	8003074 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800308e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003090:	2b00      	cmp	r3, #0
 8003092:	d11c      	bne.n	80030ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030a2:	f043 0302 	orr.w	r3, r3, #2
 80030a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	e005      	b.n	80030da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80030e0:	461a      	mov	r2, r3
 80030e2:	2300      	movs	r3, #0
 80030e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030ec:	4619      	mov	r1, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030f4:	461a      	mov	r2, r3
 80030f6:	680b      	ldr	r3, [r1, #0]
 80030f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80030fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d10c      	bne.n	800311a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d104      	bne.n	8003110 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003106:	2100      	movs	r1, #0
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f965 	bl	80033d8 <USB_SetDevSpeed>
 800310e:	e008      	b.n	8003122 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003110:	2101      	movs	r1, #1
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f960 	bl	80033d8 <USB_SetDevSpeed>
 8003118:	e003      	b.n	8003122 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800311a:	2103      	movs	r1, #3
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f95b 	bl	80033d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003122:	2110      	movs	r1, #16
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 f8f3 	bl	8003310 <USB_FlushTxFifo>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 f91f 	bl	8003378 <USB_FlushRxFifo>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800314a:	461a      	mov	r2, r3
 800314c:	2300      	movs	r3, #0
 800314e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003156:	461a      	mov	r2, r3
 8003158:	2300      	movs	r3, #0
 800315a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003162:	461a      	mov	r2, r3
 8003164:	2300      	movs	r3, #0
 8003166:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003168:	2300      	movs	r3, #0
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	e043      	b.n	80031f6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4413      	add	r3, r2
 8003176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003180:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003184:	d118      	bne.n	80031b8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	015a      	lsls	r2, r3, #5
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003198:	461a      	mov	r2, r3
 800319a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	e013      	b.n	80031ca <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	015a      	lsls	r2, r3, #5
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	4413      	add	r3, r2
 80031aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031ae:	461a      	mov	r2, r3
 80031b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e008      	b.n	80031ca <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031c4:	461a      	mov	r2, r3
 80031c6:	2300      	movs	r3, #0
 80031c8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	015a      	lsls	r2, r3, #5
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4413      	add	r3, r2
 80031d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031d6:	461a      	mov	r2, r3
 80031d8:	2300      	movs	r3, #0
 80031da:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031e8:	461a      	mov	r2, r3
 80031ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80031ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	3301      	adds	r3, #1
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d3b7      	bcc.n	800316e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80031fe:	2300      	movs	r3, #0
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	e043      	b.n	800328c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4413      	add	r3, r2
 800320c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003216:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800321a:	d118      	bne.n	800324e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10a      	bne.n	8003238 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4413      	add	r3, r2
 800322a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800322e:	461a      	mov	r2, r3
 8003230:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	e013      	b.n	8003260 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4413      	add	r3, r2
 8003240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003244:	461a      	mov	r2, r3
 8003246:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e008      	b.n	8003260 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	015a      	lsls	r2, r3, #5
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4413      	add	r3, r2
 8003256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800325a:	461a      	mov	r2, r3
 800325c:	2300      	movs	r3, #0
 800325e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4413      	add	r3, r2
 8003268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800326c:	461a      	mov	r2, r3
 800326e:	2300      	movs	r3, #0
 8003270:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	015a      	lsls	r2, r3, #5
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4413      	add	r3, r2
 800327a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800327e:	461a      	mov	r2, r3
 8003280:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003284:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	3301      	adds	r3, #1
 800328a:	613b      	str	r3, [r7, #16]
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	429a      	cmp	r2, r3
 8003292:	d3b7      	bcc.n	8003204 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032a6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80032b4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80032b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d105      	bne.n	80032c8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f043 0210 	orr.w	r2, r3, #16
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	699a      	ldr	r2, [r3, #24]
 80032cc:	4b0f      	ldr	r3, [pc, #60]	; (800330c <USB_DevInit+0x2b8>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80032d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d005      	beq.n	80032e6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	f043 0208 	orr.w	r2, r3, #8
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80032e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d107      	bne.n	80032fc <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80032f4:	f043 0304 	orr.w	r3, r3, #4
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80032fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003308:	b004      	add	sp, #16
 800330a:	4770      	bx	lr
 800330c:	803c3800 	.word	0x803c3800

08003310 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	3301      	adds	r3, #1
 8003322:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4a13      	ldr	r2, [pc, #76]	; (8003374 <USB_FlushTxFifo+0x64>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d901      	bls.n	8003330 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e01b      	b.n	8003368 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	daf2      	bge.n	800331e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	019b      	lsls	r3, r3, #6
 8003340:	f043 0220 	orr.w	r2, r3, #32
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	3301      	adds	r3, #1
 800334c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4a08      	ldr	r2, [pc, #32]	; (8003374 <USB_FlushTxFifo+0x64>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d901      	bls.n	800335a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e006      	b.n	8003368 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	f003 0320 	and.w	r3, r3, #32
 8003362:	2b20      	cmp	r3, #32
 8003364:	d0f0      	beq.n	8003348 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	00030d40 	.word	0x00030d40

08003378 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	3301      	adds	r3, #1
 8003388:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4a11      	ldr	r2, [pc, #68]	; (80033d4 <USB_FlushRxFifo+0x5c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e018      	b.n	80033c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b00      	cmp	r3, #0
 800339c:	daf2      	bge.n	8003384 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2210      	movs	r2, #16
 80033a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3301      	adds	r3, #1
 80033ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <USB_FlushRxFifo+0x5c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e006      	b.n	80033c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	f003 0310 	and.w	r3, r3, #16
 80033c2:	2b10      	cmp	r3, #16
 80033c4:	d0f0      	beq.n	80033a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	00030d40 	.word	0x00030d40

080033d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	68f9      	ldr	r1, [r7, #12]
 80033f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80033f8:	4313      	orrs	r3, r2
 80033fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800340a:	b480      	push	{r7}
 800340c:	b085      	sub	sp, #20
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003424:	f023 0303 	bic.w	r3, r3, #3
 8003428:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	f003 0301 	and.w	r3, r3, #1
}
 800345c:	4618      	mov	r0, r3
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	3301      	adds	r3, #1
 8003478:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4a13      	ldr	r2, [pc, #76]	; (80034cc <USB_CoreReset+0x64>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e01b      	b.n	80034be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	daf2      	bge.n	8003474 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800348e:	2300      	movs	r3, #0
 8003490:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f043 0201 	orr.w	r2, r3, #1
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	3301      	adds	r3, #1
 80034a2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4a09      	ldr	r2, [pc, #36]	; (80034cc <USB_CoreReset+0x64>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d901      	bls.n	80034b0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e006      	b.n	80034be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d0f0      	beq.n	800349e <USB_CoreReset+0x36>

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	00030d40 	.word	0x00030d40

080034d0 <siprintf>:
 80034d0:	b40e      	push	{r1, r2, r3}
 80034d2:	b500      	push	{lr}
 80034d4:	b09c      	sub	sp, #112	; 0x70
 80034d6:	ab1d      	add	r3, sp, #116	; 0x74
 80034d8:	9002      	str	r0, [sp, #8]
 80034da:	9006      	str	r0, [sp, #24]
 80034dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80034e0:	4809      	ldr	r0, [pc, #36]	; (8003508 <siprintf+0x38>)
 80034e2:	9107      	str	r1, [sp, #28]
 80034e4:	9104      	str	r1, [sp, #16]
 80034e6:	4909      	ldr	r1, [pc, #36]	; (800350c <siprintf+0x3c>)
 80034e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80034ec:	9105      	str	r1, [sp, #20]
 80034ee:	6800      	ldr	r0, [r0, #0]
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	a902      	add	r1, sp, #8
 80034f4:	f000 f89a 	bl	800362c <_svfiprintf_r>
 80034f8:	9b02      	ldr	r3, [sp, #8]
 80034fa:	2200      	movs	r2, #0
 80034fc:	701a      	strb	r2, [r3, #0]
 80034fe:	b01c      	add	sp, #112	; 0x70
 8003500:	f85d eb04 	ldr.w	lr, [sp], #4
 8003504:	b003      	add	sp, #12
 8003506:	4770      	bx	lr
 8003508:	20000058 	.word	0x20000058
 800350c:	ffff0208 	.word	0xffff0208

08003510 <memset>:
 8003510:	4402      	add	r2, r0
 8003512:	4603      	mov	r3, r0
 8003514:	4293      	cmp	r3, r2
 8003516:	d100      	bne.n	800351a <memset+0xa>
 8003518:	4770      	bx	lr
 800351a:	f803 1b01 	strb.w	r1, [r3], #1
 800351e:	e7f9      	b.n	8003514 <memset+0x4>

08003520 <__errno>:
 8003520:	4b01      	ldr	r3, [pc, #4]	; (8003528 <__errno+0x8>)
 8003522:	6818      	ldr	r0, [r3, #0]
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	20000058 	.word	0x20000058

0800352c <__libc_init_array>:
 800352c:	b570      	push	{r4, r5, r6, lr}
 800352e:	4d0d      	ldr	r5, [pc, #52]	; (8003564 <__libc_init_array+0x38>)
 8003530:	4c0d      	ldr	r4, [pc, #52]	; (8003568 <__libc_init_array+0x3c>)
 8003532:	1b64      	subs	r4, r4, r5
 8003534:	10a4      	asrs	r4, r4, #2
 8003536:	2600      	movs	r6, #0
 8003538:	42a6      	cmp	r6, r4
 800353a:	d109      	bne.n	8003550 <__libc_init_array+0x24>
 800353c:	4d0b      	ldr	r5, [pc, #44]	; (800356c <__libc_init_array+0x40>)
 800353e:	4c0c      	ldr	r4, [pc, #48]	; (8003570 <__libc_init_array+0x44>)
 8003540:	f000 fc6a 	bl	8003e18 <_init>
 8003544:	1b64      	subs	r4, r4, r5
 8003546:	10a4      	asrs	r4, r4, #2
 8003548:	2600      	movs	r6, #0
 800354a:	42a6      	cmp	r6, r4
 800354c:	d105      	bne.n	800355a <__libc_init_array+0x2e>
 800354e:	bd70      	pop	{r4, r5, r6, pc}
 8003550:	f855 3b04 	ldr.w	r3, [r5], #4
 8003554:	4798      	blx	r3
 8003556:	3601      	adds	r6, #1
 8003558:	e7ee      	b.n	8003538 <__libc_init_array+0xc>
 800355a:	f855 3b04 	ldr.w	r3, [r5], #4
 800355e:	4798      	blx	r3
 8003560:	3601      	adds	r6, #1
 8003562:	e7f2      	b.n	800354a <__libc_init_array+0x1e>
 8003564:	08003e94 	.word	0x08003e94
 8003568:	08003e94 	.word	0x08003e94
 800356c:	08003e94 	.word	0x08003e94
 8003570:	08003e98 	.word	0x08003e98

08003574 <__retarget_lock_acquire_recursive>:
 8003574:	4770      	bx	lr

08003576 <__retarget_lock_release_recursive>:
 8003576:	4770      	bx	lr

08003578 <__ssputs_r>:
 8003578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800357c:	688e      	ldr	r6, [r1, #8]
 800357e:	461f      	mov	r7, r3
 8003580:	42be      	cmp	r6, r7
 8003582:	680b      	ldr	r3, [r1, #0]
 8003584:	4682      	mov	sl, r0
 8003586:	460c      	mov	r4, r1
 8003588:	4690      	mov	r8, r2
 800358a:	d82c      	bhi.n	80035e6 <__ssputs_r+0x6e>
 800358c:	898a      	ldrh	r2, [r1, #12]
 800358e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003592:	d026      	beq.n	80035e2 <__ssputs_r+0x6a>
 8003594:	6965      	ldr	r5, [r4, #20]
 8003596:	6909      	ldr	r1, [r1, #16]
 8003598:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800359c:	eba3 0901 	sub.w	r9, r3, r1
 80035a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035a4:	1c7b      	adds	r3, r7, #1
 80035a6:	444b      	add	r3, r9
 80035a8:	106d      	asrs	r5, r5, #1
 80035aa:	429d      	cmp	r5, r3
 80035ac:	bf38      	it	cc
 80035ae:	461d      	movcc	r5, r3
 80035b0:	0553      	lsls	r3, r2, #21
 80035b2:	d527      	bpl.n	8003604 <__ssputs_r+0x8c>
 80035b4:	4629      	mov	r1, r5
 80035b6:	f000 f957 	bl	8003868 <_malloc_r>
 80035ba:	4606      	mov	r6, r0
 80035bc:	b360      	cbz	r0, 8003618 <__ssputs_r+0xa0>
 80035be:	6921      	ldr	r1, [r4, #16]
 80035c0:	464a      	mov	r2, r9
 80035c2:	f000 fbc7 	bl	8003d54 <memcpy>
 80035c6:	89a3      	ldrh	r3, [r4, #12]
 80035c8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035d0:	81a3      	strh	r3, [r4, #12]
 80035d2:	6126      	str	r6, [r4, #16]
 80035d4:	6165      	str	r5, [r4, #20]
 80035d6:	444e      	add	r6, r9
 80035d8:	eba5 0509 	sub.w	r5, r5, r9
 80035dc:	6026      	str	r6, [r4, #0]
 80035de:	60a5      	str	r5, [r4, #8]
 80035e0:	463e      	mov	r6, r7
 80035e2:	42be      	cmp	r6, r7
 80035e4:	d900      	bls.n	80035e8 <__ssputs_r+0x70>
 80035e6:	463e      	mov	r6, r7
 80035e8:	6820      	ldr	r0, [r4, #0]
 80035ea:	4632      	mov	r2, r6
 80035ec:	4641      	mov	r1, r8
 80035ee:	f000 fb86 	bl	8003cfe <memmove>
 80035f2:	68a3      	ldr	r3, [r4, #8]
 80035f4:	1b9b      	subs	r3, r3, r6
 80035f6:	60a3      	str	r3, [r4, #8]
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	4433      	add	r3, r6
 80035fc:	6023      	str	r3, [r4, #0]
 80035fe:	2000      	movs	r0, #0
 8003600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003604:	462a      	mov	r2, r5
 8003606:	f000 fb4b 	bl	8003ca0 <_realloc_r>
 800360a:	4606      	mov	r6, r0
 800360c:	2800      	cmp	r0, #0
 800360e:	d1e0      	bne.n	80035d2 <__ssputs_r+0x5a>
 8003610:	6921      	ldr	r1, [r4, #16]
 8003612:	4650      	mov	r0, sl
 8003614:	f000 fbac 	bl	8003d70 <_free_r>
 8003618:	230c      	movs	r3, #12
 800361a:	f8ca 3000 	str.w	r3, [sl]
 800361e:	89a3      	ldrh	r3, [r4, #12]
 8003620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003624:	81a3      	strh	r3, [r4, #12]
 8003626:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800362a:	e7e9      	b.n	8003600 <__ssputs_r+0x88>

0800362c <_svfiprintf_r>:
 800362c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003630:	4698      	mov	r8, r3
 8003632:	898b      	ldrh	r3, [r1, #12]
 8003634:	061b      	lsls	r3, r3, #24
 8003636:	b09d      	sub	sp, #116	; 0x74
 8003638:	4607      	mov	r7, r0
 800363a:	460d      	mov	r5, r1
 800363c:	4614      	mov	r4, r2
 800363e:	d50e      	bpl.n	800365e <_svfiprintf_r+0x32>
 8003640:	690b      	ldr	r3, [r1, #16]
 8003642:	b963      	cbnz	r3, 800365e <_svfiprintf_r+0x32>
 8003644:	2140      	movs	r1, #64	; 0x40
 8003646:	f000 f90f 	bl	8003868 <_malloc_r>
 800364a:	6028      	str	r0, [r5, #0]
 800364c:	6128      	str	r0, [r5, #16]
 800364e:	b920      	cbnz	r0, 800365a <_svfiprintf_r+0x2e>
 8003650:	230c      	movs	r3, #12
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003658:	e0d0      	b.n	80037fc <_svfiprintf_r+0x1d0>
 800365a:	2340      	movs	r3, #64	; 0x40
 800365c:	616b      	str	r3, [r5, #20]
 800365e:	2300      	movs	r3, #0
 8003660:	9309      	str	r3, [sp, #36]	; 0x24
 8003662:	2320      	movs	r3, #32
 8003664:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003668:	f8cd 800c 	str.w	r8, [sp, #12]
 800366c:	2330      	movs	r3, #48	; 0x30
 800366e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003814 <_svfiprintf_r+0x1e8>
 8003672:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003676:	f04f 0901 	mov.w	r9, #1
 800367a:	4623      	mov	r3, r4
 800367c:	469a      	mov	sl, r3
 800367e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003682:	b10a      	cbz	r2, 8003688 <_svfiprintf_r+0x5c>
 8003684:	2a25      	cmp	r2, #37	; 0x25
 8003686:	d1f9      	bne.n	800367c <_svfiprintf_r+0x50>
 8003688:	ebba 0b04 	subs.w	fp, sl, r4
 800368c:	d00b      	beq.n	80036a6 <_svfiprintf_r+0x7a>
 800368e:	465b      	mov	r3, fp
 8003690:	4622      	mov	r2, r4
 8003692:	4629      	mov	r1, r5
 8003694:	4638      	mov	r0, r7
 8003696:	f7ff ff6f 	bl	8003578 <__ssputs_r>
 800369a:	3001      	adds	r0, #1
 800369c:	f000 80a9 	beq.w	80037f2 <_svfiprintf_r+0x1c6>
 80036a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036a2:	445a      	add	r2, fp
 80036a4:	9209      	str	r2, [sp, #36]	; 0x24
 80036a6:	f89a 3000 	ldrb.w	r3, [sl]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 80a1 	beq.w	80037f2 <_svfiprintf_r+0x1c6>
 80036b0:	2300      	movs	r3, #0
 80036b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036ba:	f10a 0a01 	add.w	sl, sl, #1
 80036be:	9304      	str	r3, [sp, #16]
 80036c0:	9307      	str	r3, [sp, #28]
 80036c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036c6:	931a      	str	r3, [sp, #104]	; 0x68
 80036c8:	4654      	mov	r4, sl
 80036ca:	2205      	movs	r2, #5
 80036cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036d0:	4850      	ldr	r0, [pc, #320]	; (8003814 <_svfiprintf_r+0x1e8>)
 80036d2:	f7fc fda5 	bl	8000220 <memchr>
 80036d6:	9a04      	ldr	r2, [sp, #16]
 80036d8:	b9d8      	cbnz	r0, 8003712 <_svfiprintf_r+0xe6>
 80036da:	06d0      	lsls	r0, r2, #27
 80036dc:	bf44      	itt	mi
 80036de:	2320      	movmi	r3, #32
 80036e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036e4:	0711      	lsls	r1, r2, #28
 80036e6:	bf44      	itt	mi
 80036e8:	232b      	movmi	r3, #43	; 0x2b
 80036ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036ee:	f89a 3000 	ldrb.w	r3, [sl]
 80036f2:	2b2a      	cmp	r3, #42	; 0x2a
 80036f4:	d015      	beq.n	8003722 <_svfiprintf_r+0xf6>
 80036f6:	9a07      	ldr	r2, [sp, #28]
 80036f8:	4654      	mov	r4, sl
 80036fa:	2000      	movs	r0, #0
 80036fc:	f04f 0c0a 	mov.w	ip, #10
 8003700:	4621      	mov	r1, r4
 8003702:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003706:	3b30      	subs	r3, #48	; 0x30
 8003708:	2b09      	cmp	r3, #9
 800370a:	d94d      	bls.n	80037a8 <_svfiprintf_r+0x17c>
 800370c:	b1b0      	cbz	r0, 800373c <_svfiprintf_r+0x110>
 800370e:	9207      	str	r2, [sp, #28]
 8003710:	e014      	b.n	800373c <_svfiprintf_r+0x110>
 8003712:	eba0 0308 	sub.w	r3, r0, r8
 8003716:	fa09 f303 	lsl.w	r3, r9, r3
 800371a:	4313      	orrs	r3, r2
 800371c:	9304      	str	r3, [sp, #16]
 800371e:	46a2      	mov	sl, r4
 8003720:	e7d2      	b.n	80036c8 <_svfiprintf_r+0x9c>
 8003722:	9b03      	ldr	r3, [sp, #12]
 8003724:	1d19      	adds	r1, r3, #4
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	9103      	str	r1, [sp, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	bfbb      	ittet	lt
 800372e:	425b      	neglt	r3, r3
 8003730:	f042 0202 	orrlt.w	r2, r2, #2
 8003734:	9307      	strge	r3, [sp, #28]
 8003736:	9307      	strlt	r3, [sp, #28]
 8003738:	bfb8      	it	lt
 800373a:	9204      	strlt	r2, [sp, #16]
 800373c:	7823      	ldrb	r3, [r4, #0]
 800373e:	2b2e      	cmp	r3, #46	; 0x2e
 8003740:	d10c      	bne.n	800375c <_svfiprintf_r+0x130>
 8003742:	7863      	ldrb	r3, [r4, #1]
 8003744:	2b2a      	cmp	r3, #42	; 0x2a
 8003746:	d134      	bne.n	80037b2 <_svfiprintf_r+0x186>
 8003748:	9b03      	ldr	r3, [sp, #12]
 800374a:	1d1a      	adds	r2, r3, #4
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	9203      	str	r2, [sp, #12]
 8003750:	2b00      	cmp	r3, #0
 8003752:	bfb8      	it	lt
 8003754:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003758:	3402      	adds	r4, #2
 800375a:	9305      	str	r3, [sp, #20]
 800375c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003824 <_svfiprintf_r+0x1f8>
 8003760:	7821      	ldrb	r1, [r4, #0]
 8003762:	2203      	movs	r2, #3
 8003764:	4650      	mov	r0, sl
 8003766:	f7fc fd5b 	bl	8000220 <memchr>
 800376a:	b138      	cbz	r0, 800377c <_svfiprintf_r+0x150>
 800376c:	9b04      	ldr	r3, [sp, #16]
 800376e:	eba0 000a 	sub.w	r0, r0, sl
 8003772:	2240      	movs	r2, #64	; 0x40
 8003774:	4082      	lsls	r2, r0
 8003776:	4313      	orrs	r3, r2
 8003778:	3401      	adds	r4, #1
 800377a:	9304      	str	r3, [sp, #16]
 800377c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003780:	4825      	ldr	r0, [pc, #148]	; (8003818 <_svfiprintf_r+0x1ec>)
 8003782:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003786:	2206      	movs	r2, #6
 8003788:	f7fc fd4a 	bl	8000220 <memchr>
 800378c:	2800      	cmp	r0, #0
 800378e:	d038      	beq.n	8003802 <_svfiprintf_r+0x1d6>
 8003790:	4b22      	ldr	r3, [pc, #136]	; (800381c <_svfiprintf_r+0x1f0>)
 8003792:	bb1b      	cbnz	r3, 80037dc <_svfiprintf_r+0x1b0>
 8003794:	9b03      	ldr	r3, [sp, #12]
 8003796:	3307      	adds	r3, #7
 8003798:	f023 0307 	bic.w	r3, r3, #7
 800379c:	3308      	adds	r3, #8
 800379e:	9303      	str	r3, [sp, #12]
 80037a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037a2:	4433      	add	r3, r6
 80037a4:	9309      	str	r3, [sp, #36]	; 0x24
 80037a6:	e768      	b.n	800367a <_svfiprintf_r+0x4e>
 80037a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ac:	460c      	mov	r4, r1
 80037ae:	2001      	movs	r0, #1
 80037b0:	e7a6      	b.n	8003700 <_svfiprintf_r+0xd4>
 80037b2:	2300      	movs	r3, #0
 80037b4:	3401      	adds	r4, #1
 80037b6:	9305      	str	r3, [sp, #20]
 80037b8:	4619      	mov	r1, r3
 80037ba:	f04f 0c0a 	mov.w	ip, #10
 80037be:	4620      	mov	r0, r4
 80037c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037c4:	3a30      	subs	r2, #48	; 0x30
 80037c6:	2a09      	cmp	r2, #9
 80037c8:	d903      	bls.n	80037d2 <_svfiprintf_r+0x1a6>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0c6      	beq.n	800375c <_svfiprintf_r+0x130>
 80037ce:	9105      	str	r1, [sp, #20]
 80037d0:	e7c4      	b.n	800375c <_svfiprintf_r+0x130>
 80037d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80037d6:	4604      	mov	r4, r0
 80037d8:	2301      	movs	r3, #1
 80037da:	e7f0      	b.n	80037be <_svfiprintf_r+0x192>
 80037dc:	ab03      	add	r3, sp, #12
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	462a      	mov	r2, r5
 80037e2:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <_svfiprintf_r+0x1f4>)
 80037e4:	a904      	add	r1, sp, #16
 80037e6:	4638      	mov	r0, r7
 80037e8:	f3af 8000 	nop.w
 80037ec:	1c42      	adds	r2, r0, #1
 80037ee:	4606      	mov	r6, r0
 80037f0:	d1d6      	bne.n	80037a0 <_svfiprintf_r+0x174>
 80037f2:	89ab      	ldrh	r3, [r5, #12]
 80037f4:	065b      	lsls	r3, r3, #25
 80037f6:	f53f af2d 	bmi.w	8003654 <_svfiprintf_r+0x28>
 80037fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037fc:	b01d      	add	sp, #116	; 0x74
 80037fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003802:	ab03      	add	r3, sp, #12
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	462a      	mov	r2, r5
 8003808:	4b05      	ldr	r3, [pc, #20]	; (8003820 <_svfiprintf_r+0x1f4>)
 800380a:	a904      	add	r1, sp, #16
 800380c:	4638      	mov	r0, r7
 800380e:	f000 f919 	bl	8003a44 <_printf_i>
 8003812:	e7eb      	b.n	80037ec <_svfiprintf_r+0x1c0>
 8003814:	08003e58 	.word	0x08003e58
 8003818:	08003e62 	.word	0x08003e62
 800381c:	00000000 	.word	0x00000000
 8003820:	08003579 	.word	0x08003579
 8003824:	08003e5e 	.word	0x08003e5e

08003828 <sbrk_aligned>:
 8003828:	b570      	push	{r4, r5, r6, lr}
 800382a:	4e0e      	ldr	r6, [pc, #56]	; (8003864 <sbrk_aligned+0x3c>)
 800382c:	460c      	mov	r4, r1
 800382e:	6831      	ldr	r1, [r6, #0]
 8003830:	4605      	mov	r5, r0
 8003832:	b911      	cbnz	r1, 800383a <sbrk_aligned+0x12>
 8003834:	f000 fa7e 	bl	8003d34 <_sbrk_r>
 8003838:	6030      	str	r0, [r6, #0]
 800383a:	4621      	mov	r1, r4
 800383c:	4628      	mov	r0, r5
 800383e:	f000 fa79 	bl	8003d34 <_sbrk_r>
 8003842:	1c43      	adds	r3, r0, #1
 8003844:	d00a      	beq.n	800385c <sbrk_aligned+0x34>
 8003846:	1cc4      	adds	r4, r0, #3
 8003848:	f024 0403 	bic.w	r4, r4, #3
 800384c:	42a0      	cmp	r0, r4
 800384e:	d007      	beq.n	8003860 <sbrk_aligned+0x38>
 8003850:	1a21      	subs	r1, r4, r0
 8003852:	4628      	mov	r0, r5
 8003854:	f000 fa6e 	bl	8003d34 <_sbrk_r>
 8003858:	3001      	adds	r0, #1
 800385a:	d101      	bne.n	8003860 <sbrk_aligned+0x38>
 800385c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003860:	4620      	mov	r0, r4
 8003862:	bd70      	pop	{r4, r5, r6, pc}
 8003864:	20000710 	.word	0x20000710

08003868 <_malloc_r>:
 8003868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800386c:	1ccd      	adds	r5, r1, #3
 800386e:	f025 0503 	bic.w	r5, r5, #3
 8003872:	3508      	adds	r5, #8
 8003874:	2d0c      	cmp	r5, #12
 8003876:	bf38      	it	cc
 8003878:	250c      	movcc	r5, #12
 800387a:	2d00      	cmp	r5, #0
 800387c:	4607      	mov	r7, r0
 800387e:	db01      	blt.n	8003884 <_malloc_r+0x1c>
 8003880:	42a9      	cmp	r1, r5
 8003882:	d905      	bls.n	8003890 <_malloc_r+0x28>
 8003884:	230c      	movs	r3, #12
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	2600      	movs	r6, #0
 800388a:	4630      	mov	r0, r6
 800388c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003890:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003964 <_malloc_r+0xfc>
 8003894:	f000 f9f8 	bl	8003c88 <__malloc_lock>
 8003898:	f8d8 3000 	ldr.w	r3, [r8]
 800389c:	461c      	mov	r4, r3
 800389e:	bb5c      	cbnz	r4, 80038f8 <_malloc_r+0x90>
 80038a0:	4629      	mov	r1, r5
 80038a2:	4638      	mov	r0, r7
 80038a4:	f7ff ffc0 	bl	8003828 <sbrk_aligned>
 80038a8:	1c43      	adds	r3, r0, #1
 80038aa:	4604      	mov	r4, r0
 80038ac:	d155      	bne.n	800395a <_malloc_r+0xf2>
 80038ae:	f8d8 4000 	ldr.w	r4, [r8]
 80038b2:	4626      	mov	r6, r4
 80038b4:	2e00      	cmp	r6, #0
 80038b6:	d145      	bne.n	8003944 <_malloc_r+0xdc>
 80038b8:	2c00      	cmp	r4, #0
 80038ba:	d048      	beq.n	800394e <_malloc_r+0xe6>
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	4631      	mov	r1, r6
 80038c0:	4638      	mov	r0, r7
 80038c2:	eb04 0903 	add.w	r9, r4, r3
 80038c6:	f000 fa35 	bl	8003d34 <_sbrk_r>
 80038ca:	4581      	cmp	r9, r0
 80038cc:	d13f      	bne.n	800394e <_malloc_r+0xe6>
 80038ce:	6821      	ldr	r1, [r4, #0]
 80038d0:	1a6d      	subs	r5, r5, r1
 80038d2:	4629      	mov	r1, r5
 80038d4:	4638      	mov	r0, r7
 80038d6:	f7ff ffa7 	bl	8003828 <sbrk_aligned>
 80038da:	3001      	adds	r0, #1
 80038dc:	d037      	beq.n	800394e <_malloc_r+0xe6>
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	442b      	add	r3, r5
 80038e2:	6023      	str	r3, [r4, #0]
 80038e4:	f8d8 3000 	ldr.w	r3, [r8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d038      	beq.n	800395e <_malloc_r+0xf6>
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	42a2      	cmp	r2, r4
 80038f0:	d12b      	bne.n	800394a <_malloc_r+0xe2>
 80038f2:	2200      	movs	r2, #0
 80038f4:	605a      	str	r2, [r3, #4]
 80038f6:	e00f      	b.n	8003918 <_malloc_r+0xb0>
 80038f8:	6822      	ldr	r2, [r4, #0]
 80038fa:	1b52      	subs	r2, r2, r5
 80038fc:	d41f      	bmi.n	800393e <_malloc_r+0xd6>
 80038fe:	2a0b      	cmp	r2, #11
 8003900:	d917      	bls.n	8003932 <_malloc_r+0xca>
 8003902:	1961      	adds	r1, r4, r5
 8003904:	42a3      	cmp	r3, r4
 8003906:	6025      	str	r5, [r4, #0]
 8003908:	bf18      	it	ne
 800390a:	6059      	strne	r1, [r3, #4]
 800390c:	6863      	ldr	r3, [r4, #4]
 800390e:	bf08      	it	eq
 8003910:	f8c8 1000 	streq.w	r1, [r8]
 8003914:	5162      	str	r2, [r4, r5]
 8003916:	604b      	str	r3, [r1, #4]
 8003918:	4638      	mov	r0, r7
 800391a:	f104 060b 	add.w	r6, r4, #11
 800391e:	f000 f9b9 	bl	8003c94 <__malloc_unlock>
 8003922:	f026 0607 	bic.w	r6, r6, #7
 8003926:	1d23      	adds	r3, r4, #4
 8003928:	1af2      	subs	r2, r6, r3
 800392a:	d0ae      	beq.n	800388a <_malloc_r+0x22>
 800392c:	1b9b      	subs	r3, r3, r6
 800392e:	50a3      	str	r3, [r4, r2]
 8003930:	e7ab      	b.n	800388a <_malloc_r+0x22>
 8003932:	42a3      	cmp	r3, r4
 8003934:	6862      	ldr	r2, [r4, #4]
 8003936:	d1dd      	bne.n	80038f4 <_malloc_r+0x8c>
 8003938:	f8c8 2000 	str.w	r2, [r8]
 800393c:	e7ec      	b.n	8003918 <_malloc_r+0xb0>
 800393e:	4623      	mov	r3, r4
 8003940:	6864      	ldr	r4, [r4, #4]
 8003942:	e7ac      	b.n	800389e <_malloc_r+0x36>
 8003944:	4634      	mov	r4, r6
 8003946:	6876      	ldr	r6, [r6, #4]
 8003948:	e7b4      	b.n	80038b4 <_malloc_r+0x4c>
 800394a:	4613      	mov	r3, r2
 800394c:	e7cc      	b.n	80038e8 <_malloc_r+0x80>
 800394e:	230c      	movs	r3, #12
 8003950:	603b      	str	r3, [r7, #0]
 8003952:	4638      	mov	r0, r7
 8003954:	f000 f99e 	bl	8003c94 <__malloc_unlock>
 8003958:	e797      	b.n	800388a <_malloc_r+0x22>
 800395a:	6025      	str	r5, [r4, #0]
 800395c:	e7dc      	b.n	8003918 <_malloc_r+0xb0>
 800395e:	605b      	str	r3, [r3, #4]
 8003960:	deff      	udf	#255	; 0xff
 8003962:	bf00      	nop
 8003964:	2000070c 	.word	0x2000070c

08003968 <_printf_common>:
 8003968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800396c:	4616      	mov	r6, r2
 800396e:	4699      	mov	r9, r3
 8003970:	688a      	ldr	r2, [r1, #8]
 8003972:	690b      	ldr	r3, [r1, #16]
 8003974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003978:	4293      	cmp	r3, r2
 800397a:	bfb8      	it	lt
 800397c:	4613      	movlt	r3, r2
 800397e:	6033      	str	r3, [r6, #0]
 8003980:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003984:	4607      	mov	r7, r0
 8003986:	460c      	mov	r4, r1
 8003988:	b10a      	cbz	r2, 800398e <_printf_common+0x26>
 800398a:	3301      	adds	r3, #1
 800398c:	6033      	str	r3, [r6, #0]
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	0699      	lsls	r1, r3, #26
 8003992:	bf42      	ittt	mi
 8003994:	6833      	ldrmi	r3, [r6, #0]
 8003996:	3302      	addmi	r3, #2
 8003998:	6033      	strmi	r3, [r6, #0]
 800399a:	6825      	ldr	r5, [r4, #0]
 800399c:	f015 0506 	ands.w	r5, r5, #6
 80039a0:	d106      	bne.n	80039b0 <_printf_common+0x48>
 80039a2:	f104 0a19 	add.w	sl, r4, #25
 80039a6:	68e3      	ldr	r3, [r4, #12]
 80039a8:	6832      	ldr	r2, [r6, #0]
 80039aa:	1a9b      	subs	r3, r3, r2
 80039ac:	42ab      	cmp	r3, r5
 80039ae:	dc26      	bgt.n	80039fe <_printf_common+0x96>
 80039b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039b4:	1e13      	subs	r3, r2, #0
 80039b6:	6822      	ldr	r2, [r4, #0]
 80039b8:	bf18      	it	ne
 80039ba:	2301      	movne	r3, #1
 80039bc:	0692      	lsls	r2, r2, #26
 80039be:	d42b      	bmi.n	8003a18 <_printf_common+0xb0>
 80039c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039c4:	4649      	mov	r1, r9
 80039c6:	4638      	mov	r0, r7
 80039c8:	47c0      	blx	r8
 80039ca:	3001      	adds	r0, #1
 80039cc:	d01e      	beq.n	8003a0c <_printf_common+0xa4>
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	6922      	ldr	r2, [r4, #16]
 80039d2:	f003 0306 	and.w	r3, r3, #6
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	bf02      	ittt	eq
 80039da:	68e5      	ldreq	r5, [r4, #12]
 80039dc:	6833      	ldreq	r3, [r6, #0]
 80039de:	1aed      	subeq	r5, r5, r3
 80039e0:	68a3      	ldr	r3, [r4, #8]
 80039e2:	bf0c      	ite	eq
 80039e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039e8:	2500      	movne	r5, #0
 80039ea:	4293      	cmp	r3, r2
 80039ec:	bfc4      	itt	gt
 80039ee:	1a9b      	subgt	r3, r3, r2
 80039f0:	18ed      	addgt	r5, r5, r3
 80039f2:	2600      	movs	r6, #0
 80039f4:	341a      	adds	r4, #26
 80039f6:	42b5      	cmp	r5, r6
 80039f8:	d11a      	bne.n	8003a30 <_printf_common+0xc8>
 80039fa:	2000      	movs	r0, #0
 80039fc:	e008      	b.n	8003a10 <_printf_common+0xa8>
 80039fe:	2301      	movs	r3, #1
 8003a00:	4652      	mov	r2, sl
 8003a02:	4649      	mov	r1, r9
 8003a04:	4638      	mov	r0, r7
 8003a06:	47c0      	blx	r8
 8003a08:	3001      	adds	r0, #1
 8003a0a:	d103      	bne.n	8003a14 <_printf_common+0xac>
 8003a0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a14:	3501      	adds	r5, #1
 8003a16:	e7c6      	b.n	80039a6 <_printf_common+0x3e>
 8003a18:	18e1      	adds	r1, r4, r3
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	2030      	movs	r0, #48	; 0x30
 8003a1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a22:	4422      	add	r2, r4
 8003a24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a2c:	3302      	adds	r3, #2
 8003a2e:	e7c7      	b.n	80039c0 <_printf_common+0x58>
 8003a30:	2301      	movs	r3, #1
 8003a32:	4622      	mov	r2, r4
 8003a34:	4649      	mov	r1, r9
 8003a36:	4638      	mov	r0, r7
 8003a38:	47c0      	blx	r8
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	d0e6      	beq.n	8003a0c <_printf_common+0xa4>
 8003a3e:	3601      	adds	r6, #1
 8003a40:	e7d9      	b.n	80039f6 <_printf_common+0x8e>
	...

08003a44 <_printf_i>:
 8003a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a48:	7e0f      	ldrb	r7, [r1, #24]
 8003a4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a4c:	2f78      	cmp	r7, #120	; 0x78
 8003a4e:	4691      	mov	r9, r2
 8003a50:	4680      	mov	r8, r0
 8003a52:	460c      	mov	r4, r1
 8003a54:	469a      	mov	sl, r3
 8003a56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a5a:	d807      	bhi.n	8003a6c <_printf_i+0x28>
 8003a5c:	2f62      	cmp	r7, #98	; 0x62
 8003a5e:	d80a      	bhi.n	8003a76 <_printf_i+0x32>
 8003a60:	2f00      	cmp	r7, #0
 8003a62:	f000 80d4 	beq.w	8003c0e <_printf_i+0x1ca>
 8003a66:	2f58      	cmp	r7, #88	; 0x58
 8003a68:	f000 80c0 	beq.w	8003bec <_printf_i+0x1a8>
 8003a6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a74:	e03a      	b.n	8003aec <_printf_i+0xa8>
 8003a76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a7a:	2b15      	cmp	r3, #21
 8003a7c:	d8f6      	bhi.n	8003a6c <_printf_i+0x28>
 8003a7e:	a101      	add	r1, pc, #4	; (adr r1, 8003a84 <_printf_i+0x40>)
 8003a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a84:	08003add 	.word	0x08003add
 8003a88:	08003af1 	.word	0x08003af1
 8003a8c:	08003a6d 	.word	0x08003a6d
 8003a90:	08003a6d 	.word	0x08003a6d
 8003a94:	08003a6d 	.word	0x08003a6d
 8003a98:	08003a6d 	.word	0x08003a6d
 8003a9c:	08003af1 	.word	0x08003af1
 8003aa0:	08003a6d 	.word	0x08003a6d
 8003aa4:	08003a6d 	.word	0x08003a6d
 8003aa8:	08003a6d 	.word	0x08003a6d
 8003aac:	08003a6d 	.word	0x08003a6d
 8003ab0:	08003bf5 	.word	0x08003bf5
 8003ab4:	08003b1d 	.word	0x08003b1d
 8003ab8:	08003baf 	.word	0x08003baf
 8003abc:	08003a6d 	.word	0x08003a6d
 8003ac0:	08003a6d 	.word	0x08003a6d
 8003ac4:	08003c17 	.word	0x08003c17
 8003ac8:	08003a6d 	.word	0x08003a6d
 8003acc:	08003b1d 	.word	0x08003b1d
 8003ad0:	08003a6d 	.word	0x08003a6d
 8003ad4:	08003a6d 	.word	0x08003a6d
 8003ad8:	08003bb7 	.word	0x08003bb7
 8003adc:	682b      	ldr	r3, [r5, #0]
 8003ade:	1d1a      	adds	r2, r3, #4
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	602a      	str	r2, [r5, #0]
 8003ae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ae8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003aec:	2301      	movs	r3, #1
 8003aee:	e09f      	b.n	8003c30 <_printf_i+0x1ec>
 8003af0:	6820      	ldr	r0, [r4, #0]
 8003af2:	682b      	ldr	r3, [r5, #0]
 8003af4:	0607      	lsls	r7, r0, #24
 8003af6:	f103 0104 	add.w	r1, r3, #4
 8003afa:	6029      	str	r1, [r5, #0]
 8003afc:	d501      	bpl.n	8003b02 <_printf_i+0xbe>
 8003afe:	681e      	ldr	r6, [r3, #0]
 8003b00:	e003      	b.n	8003b0a <_printf_i+0xc6>
 8003b02:	0646      	lsls	r6, r0, #25
 8003b04:	d5fb      	bpl.n	8003afe <_printf_i+0xba>
 8003b06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003b0a:	2e00      	cmp	r6, #0
 8003b0c:	da03      	bge.n	8003b16 <_printf_i+0xd2>
 8003b0e:	232d      	movs	r3, #45	; 0x2d
 8003b10:	4276      	negs	r6, r6
 8003b12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b16:	485a      	ldr	r0, [pc, #360]	; (8003c80 <_printf_i+0x23c>)
 8003b18:	230a      	movs	r3, #10
 8003b1a:	e012      	b.n	8003b42 <_printf_i+0xfe>
 8003b1c:	682b      	ldr	r3, [r5, #0]
 8003b1e:	6820      	ldr	r0, [r4, #0]
 8003b20:	1d19      	adds	r1, r3, #4
 8003b22:	6029      	str	r1, [r5, #0]
 8003b24:	0605      	lsls	r5, r0, #24
 8003b26:	d501      	bpl.n	8003b2c <_printf_i+0xe8>
 8003b28:	681e      	ldr	r6, [r3, #0]
 8003b2a:	e002      	b.n	8003b32 <_printf_i+0xee>
 8003b2c:	0641      	lsls	r1, r0, #25
 8003b2e:	d5fb      	bpl.n	8003b28 <_printf_i+0xe4>
 8003b30:	881e      	ldrh	r6, [r3, #0]
 8003b32:	4853      	ldr	r0, [pc, #332]	; (8003c80 <_printf_i+0x23c>)
 8003b34:	2f6f      	cmp	r7, #111	; 0x6f
 8003b36:	bf0c      	ite	eq
 8003b38:	2308      	moveq	r3, #8
 8003b3a:	230a      	movne	r3, #10
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b42:	6865      	ldr	r5, [r4, #4]
 8003b44:	60a5      	str	r5, [r4, #8]
 8003b46:	2d00      	cmp	r5, #0
 8003b48:	bfa2      	ittt	ge
 8003b4a:	6821      	ldrge	r1, [r4, #0]
 8003b4c:	f021 0104 	bicge.w	r1, r1, #4
 8003b50:	6021      	strge	r1, [r4, #0]
 8003b52:	b90e      	cbnz	r6, 8003b58 <_printf_i+0x114>
 8003b54:	2d00      	cmp	r5, #0
 8003b56:	d04b      	beq.n	8003bf0 <_printf_i+0x1ac>
 8003b58:	4615      	mov	r5, r2
 8003b5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b5e:	fb03 6711 	mls	r7, r3, r1, r6
 8003b62:	5dc7      	ldrb	r7, [r0, r7]
 8003b64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b68:	4637      	mov	r7, r6
 8003b6a:	42bb      	cmp	r3, r7
 8003b6c:	460e      	mov	r6, r1
 8003b6e:	d9f4      	bls.n	8003b5a <_printf_i+0x116>
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d10b      	bne.n	8003b8c <_printf_i+0x148>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	07de      	lsls	r6, r3, #31
 8003b78:	d508      	bpl.n	8003b8c <_printf_i+0x148>
 8003b7a:	6923      	ldr	r3, [r4, #16]
 8003b7c:	6861      	ldr	r1, [r4, #4]
 8003b7e:	4299      	cmp	r1, r3
 8003b80:	bfde      	ittt	le
 8003b82:	2330      	movle	r3, #48	; 0x30
 8003b84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003b8c:	1b52      	subs	r2, r2, r5
 8003b8e:	6122      	str	r2, [r4, #16]
 8003b90:	f8cd a000 	str.w	sl, [sp]
 8003b94:	464b      	mov	r3, r9
 8003b96:	aa03      	add	r2, sp, #12
 8003b98:	4621      	mov	r1, r4
 8003b9a:	4640      	mov	r0, r8
 8003b9c:	f7ff fee4 	bl	8003968 <_printf_common>
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d14a      	bne.n	8003c3a <_printf_i+0x1f6>
 8003ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ba8:	b004      	add	sp, #16
 8003baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bae:	6823      	ldr	r3, [r4, #0]
 8003bb0:	f043 0320 	orr.w	r3, r3, #32
 8003bb4:	6023      	str	r3, [r4, #0]
 8003bb6:	4833      	ldr	r0, [pc, #204]	; (8003c84 <_printf_i+0x240>)
 8003bb8:	2778      	movs	r7, #120	; 0x78
 8003bba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	6829      	ldr	r1, [r5, #0]
 8003bc2:	061f      	lsls	r7, r3, #24
 8003bc4:	f851 6b04 	ldr.w	r6, [r1], #4
 8003bc8:	d402      	bmi.n	8003bd0 <_printf_i+0x18c>
 8003bca:	065f      	lsls	r7, r3, #25
 8003bcc:	bf48      	it	mi
 8003bce:	b2b6      	uxthmi	r6, r6
 8003bd0:	07df      	lsls	r7, r3, #31
 8003bd2:	bf48      	it	mi
 8003bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8003bd8:	6029      	str	r1, [r5, #0]
 8003bda:	bf48      	it	mi
 8003bdc:	6023      	strmi	r3, [r4, #0]
 8003bde:	b91e      	cbnz	r6, 8003be8 <_printf_i+0x1a4>
 8003be0:	6823      	ldr	r3, [r4, #0]
 8003be2:	f023 0320 	bic.w	r3, r3, #32
 8003be6:	6023      	str	r3, [r4, #0]
 8003be8:	2310      	movs	r3, #16
 8003bea:	e7a7      	b.n	8003b3c <_printf_i+0xf8>
 8003bec:	4824      	ldr	r0, [pc, #144]	; (8003c80 <_printf_i+0x23c>)
 8003bee:	e7e4      	b.n	8003bba <_printf_i+0x176>
 8003bf0:	4615      	mov	r5, r2
 8003bf2:	e7bd      	b.n	8003b70 <_printf_i+0x12c>
 8003bf4:	682b      	ldr	r3, [r5, #0]
 8003bf6:	6826      	ldr	r6, [r4, #0]
 8003bf8:	6961      	ldr	r1, [r4, #20]
 8003bfa:	1d18      	adds	r0, r3, #4
 8003bfc:	6028      	str	r0, [r5, #0]
 8003bfe:	0635      	lsls	r5, r6, #24
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	d501      	bpl.n	8003c08 <_printf_i+0x1c4>
 8003c04:	6019      	str	r1, [r3, #0]
 8003c06:	e002      	b.n	8003c0e <_printf_i+0x1ca>
 8003c08:	0670      	lsls	r0, r6, #25
 8003c0a:	d5fb      	bpl.n	8003c04 <_printf_i+0x1c0>
 8003c0c:	8019      	strh	r1, [r3, #0]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	6123      	str	r3, [r4, #16]
 8003c12:	4615      	mov	r5, r2
 8003c14:	e7bc      	b.n	8003b90 <_printf_i+0x14c>
 8003c16:	682b      	ldr	r3, [r5, #0]
 8003c18:	1d1a      	adds	r2, r3, #4
 8003c1a:	602a      	str	r2, [r5, #0]
 8003c1c:	681d      	ldr	r5, [r3, #0]
 8003c1e:	6862      	ldr	r2, [r4, #4]
 8003c20:	2100      	movs	r1, #0
 8003c22:	4628      	mov	r0, r5
 8003c24:	f7fc fafc 	bl	8000220 <memchr>
 8003c28:	b108      	cbz	r0, 8003c2e <_printf_i+0x1ea>
 8003c2a:	1b40      	subs	r0, r0, r5
 8003c2c:	6060      	str	r0, [r4, #4]
 8003c2e:	6863      	ldr	r3, [r4, #4]
 8003c30:	6123      	str	r3, [r4, #16]
 8003c32:	2300      	movs	r3, #0
 8003c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c38:	e7aa      	b.n	8003b90 <_printf_i+0x14c>
 8003c3a:	6923      	ldr	r3, [r4, #16]
 8003c3c:	462a      	mov	r2, r5
 8003c3e:	4649      	mov	r1, r9
 8003c40:	4640      	mov	r0, r8
 8003c42:	47d0      	blx	sl
 8003c44:	3001      	adds	r0, #1
 8003c46:	d0ad      	beq.n	8003ba4 <_printf_i+0x160>
 8003c48:	6823      	ldr	r3, [r4, #0]
 8003c4a:	079b      	lsls	r3, r3, #30
 8003c4c:	d413      	bmi.n	8003c76 <_printf_i+0x232>
 8003c4e:	68e0      	ldr	r0, [r4, #12]
 8003c50:	9b03      	ldr	r3, [sp, #12]
 8003c52:	4298      	cmp	r0, r3
 8003c54:	bfb8      	it	lt
 8003c56:	4618      	movlt	r0, r3
 8003c58:	e7a6      	b.n	8003ba8 <_printf_i+0x164>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	4632      	mov	r2, r6
 8003c5e:	4649      	mov	r1, r9
 8003c60:	4640      	mov	r0, r8
 8003c62:	47d0      	blx	sl
 8003c64:	3001      	adds	r0, #1
 8003c66:	d09d      	beq.n	8003ba4 <_printf_i+0x160>
 8003c68:	3501      	adds	r5, #1
 8003c6a:	68e3      	ldr	r3, [r4, #12]
 8003c6c:	9903      	ldr	r1, [sp, #12]
 8003c6e:	1a5b      	subs	r3, r3, r1
 8003c70:	42ab      	cmp	r3, r5
 8003c72:	dcf2      	bgt.n	8003c5a <_printf_i+0x216>
 8003c74:	e7eb      	b.n	8003c4e <_printf_i+0x20a>
 8003c76:	2500      	movs	r5, #0
 8003c78:	f104 0619 	add.w	r6, r4, #25
 8003c7c:	e7f5      	b.n	8003c6a <_printf_i+0x226>
 8003c7e:	bf00      	nop
 8003c80:	08003e69 	.word	0x08003e69
 8003c84:	08003e7a 	.word	0x08003e7a

08003c88 <__malloc_lock>:
 8003c88:	4801      	ldr	r0, [pc, #4]	; (8003c90 <__malloc_lock+0x8>)
 8003c8a:	f7ff bc73 	b.w	8003574 <__retarget_lock_acquire_recursive>
 8003c8e:	bf00      	nop
 8003c90:	20000708 	.word	0x20000708

08003c94 <__malloc_unlock>:
 8003c94:	4801      	ldr	r0, [pc, #4]	; (8003c9c <__malloc_unlock+0x8>)
 8003c96:	f7ff bc6e 	b.w	8003576 <__retarget_lock_release_recursive>
 8003c9a:	bf00      	nop
 8003c9c:	20000708 	.word	0x20000708

08003ca0 <_realloc_r>:
 8003ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca4:	4680      	mov	r8, r0
 8003ca6:	4614      	mov	r4, r2
 8003ca8:	460e      	mov	r6, r1
 8003caa:	b921      	cbnz	r1, 8003cb6 <_realloc_r+0x16>
 8003cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cb0:	4611      	mov	r1, r2
 8003cb2:	f7ff bdd9 	b.w	8003868 <_malloc_r>
 8003cb6:	b92a      	cbnz	r2, 8003cc4 <_realloc_r+0x24>
 8003cb8:	f000 f85a 	bl	8003d70 <_free_r>
 8003cbc:	4625      	mov	r5, r4
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cc4:	f000 f8a0 	bl	8003e08 <_malloc_usable_size_r>
 8003cc8:	4284      	cmp	r4, r0
 8003cca:	4607      	mov	r7, r0
 8003ccc:	d802      	bhi.n	8003cd4 <_realloc_r+0x34>
 8003cce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003cd2:	d812      	bhi.n	8003cfa <_realloc_r+0x5a>
 8003cd4:	4621      	mov	r1, r4
 8003cd6:	4640      	mov	r0, r8
 8003cd8:	f7ff fdc6 	bl	8003868 <_malloc_r>
 8003cdc:	4605      	mov	r5, r0
 8003cde:	2800      	cmp	r0, #0
 8003ce0:	d0ed      	beq.n	8003cbe <_realloc_r+0x1e>
 8003ce2:	42bc      	cmp	r4, r7
 8003ce4:	4622      	mov	r2, r4
 8003ce6:	4631      	mov	r1, r6
 8003ce8:	bf28      	it	cs
 8003cea:	463a      	movcs	r2, r7
 8003cec:	f000 f832 	bl	8003d54 <memcpy>
 8003cf0:	4631      	mov	r1, r6
 8003cf2:	4640      	mov	r0, r8
 8003cf4:	f000 f83c 	bl	8003d70 <_free_r>
 8003cf8:	e7e1      	b.n	8003cbe <_realloc_r+0x1e>
 8003cfa:	4635      	mov	r5, r6
 8003cfc:	e7df      	b.n	8003cbe <_realloc_r+0x1e>

08003cfe <memmove>:
 8003cfe:	4288      	cmp	r0, r1
 8003d00:	b510      	push	{r4, lr}
 8003d02:	eb01 0402 	add.w	r4, r1, r2
 8003d06:	d902      	bls.n	8003d0e <memmove+0x10>
 8003d08:	4284      	cmp	r4, r0
 8003d0a:	4623      	mov	r3, r4
 8003d0c:	d807      	bhi.n	8003d1e <memmove+0x20>
 8003d0e:	1e43      	subs	r3, r0, #1
 8003d10:	42a1      	cmp	r1, r4
 8003d12:	d008      	beq.n	8003d26 <memmove+0x28>
 8003d14:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d18:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d1c:	e7f8      	b.n	8003d10 <memmove+0x12>
 8003d1e:	4402      	add	r2, r0
 8003d20:	4601      	mov	r1, r0
 8003d22:	428a      	cmp	r2, r1
 8003d24:	d100      	bne.n	8003d28 <memmove+0x2a>
 8003d26:	bd10      	pop	{r4, pc}
 8003d28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d30:	e7f7      	b.n	8003d22 <memmove+0x24>
	...

08003d34 <_sbrk_r>:
 8003d34:	b538      	push	{r3, r4, r5, lr}
 8003d36:	4d06      	ldr	r5, [pc, #24]	; (8003d50 <_sbrk_r+0x1c>)
 8003d38:	2300      	movs	r3, #0
 8003d3a:	4604      	mov	r4, r0
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	602b      	str	r3, [r5, #0]
 8003d40:	f7fc fef8 	bl	8000b34 <_sbrk>
 8003d44:	1c43      	adds	r3, r0, #1
 8003d46:	d102      	bne.n	8003d4e <_sbrk_r+0x1a>
 8003d48:	682b      	ldr	r3, [r5, #0]
 8003d4a:	b103      	cbz	r3, 8003d4e <_sbrk_r+0x1a>
 8003d4c:	6023      	str	r3, [r4, #0]
 8003d4e:	bd38      	pop	{r3, r4, r5, pc}
 8003d50:	20000714 	.word	0x20000714

08003d54 <memcpy>:
 8003d54:	440a      	add	r2, r1
 8003d56:	4291      	cmp	r1, r2
 8003d58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003d5c:	d100      	bne.n	8003d60 <memcpy+0xc>
 8003d5e:	4770      	bx	lr
 8003d60:	b510      	push	{r4, lr}
 8003d62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d6a:	4291      	cmp	r1, r2
 8003d6c:	d1f9      	bne.n	8003d62 <memcpy+0xe>
 8003d6e:	bd10      	pop	{r4, pc}

08003d70 <_free_r>:
 8003d70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d72:	2900      	cmp	r1, #0
 8003d74:	d044      	beq.n	8003e00 <_free_r+0x90>
 8003d76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d7a:	9001      	str	r0, [sp, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f1a1 0404 	sub.w	r4, r1, #4
 8003d82:	bfb8      	it	lt
 8003d84:	18e4      	addlt	r4, r4, r3
 8003d86:	f7ff ff7f 	bl	8003c88 <__malloc_lock>
 8003d8a:	4a1e      	ldr	r2, [pc, #120]	; (8003e04 <_free_r+0x94>)
 8003d8c:	9801      	ldr	r0, [sp, #4]
 8003d8e:	6813      	ldr	r3, [r2, #0]
 8003d90:	b933      	cbnz	r3, 8003da0 <_free_r+0x30>
 8003d92:	6063      	str	r3, [r4, #4]
 8003d94:	6014      	str	r4, [r2, #0]
 8003d96:	b003      	add	sp, #12
 8003d98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d9c:	f7ff bf7a 	b.w	8003c94 <__malloc_unlock>
 8003da0:	42a3      	cmp	r3, r4
 8003da2:	d908      	bls.n	8003db6 <_free_r+0x46>
 8003da4:	6825      	ldr	r5, [r4, #0]
 8003da6:	1961      	adds	r1, r4, r5
 8003da8:	428b      	cmp	r3, r1
 8003daa:	bf01      	itttt	eq
 8003dac:	6819      	ldreq	r1, [r3, #0]
 8003dae:	685b      	ldreq	r3, [r3, #4]
 8003db0:	1949      	addeq	r1, r1, r5
 8003db2:	6021      	streq	r1, [r4, #0]
 8003db4:	e7ed      	b.n	8003d92 <_free_r+0x22>
 8003db6:	461a      	mov	r2, r3
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	b10b      	cbz	r3, 8003dc0 <_free_r+0x50>
 8003dbc:	42a3      	cmp	r3, r4
 8003dbe:	d9fa      	bls.n	8003db6 <_free_r+0x46>
 8003dc0:	6811      	ldr	r1, [r2, #0]
 8003dc2:	1855      	adds	r5, r2, r1
 8003dc4:	42a5      	cmp	r5, r4
 8003dc6:	d10b      	bne.n	8003de0 <_free_r+0x70>
 8003dc8:	6824      	ldr	r4, [r4, #0]
 8003dca:	4421      	add	r1, r4
 8003dcc:	1854      	adds	r4, r2, r1
 8003dce:	42a3      	cmp	r3, r4
 8003dd0:	6011      	str	r1, [r2, #0]
 8003dd2:	d1e0      	bne.n	8003d96 <_free_r+0x26>
 8003dd4:	681c      	ldr	r4, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	6053      	str	r3, [r2, #4]
 8003dda:	440c      	add	r4, r1
 8003ddc:	6014      	str	r4, [r2, #0]
 8003dde:	e7da      	b.n	8003d96 <_free_r+0x26>
 8003de0:	d902      	bls.n	8003de8 <_free_r+0x78>
 8003de2:	230c      	movs	r3, #12
 8003de4:	6003      	str	r3, [r0, #0]
 8003de6:	e7d6      	b.n	8003d96 <_free_r+0x26>
 8003de8:	6825      	ldr	r5, [r4, #0]
 8003dea:	1961      	adds	r1, r4, r5
 8003dec:	428b      	cmp	r3, r1
 8003dee:	bf04      	itt	eq
 8003df0:	6819      	ldreq	r1, [r3, #0]
 8003df2:	685b      	ldreq	r3, [r3, #4]
 8003df4:	6063      	str	r3, [r4, #4]
 8003df6:	bf04      	itt	eq
 8003df8:	1949      	addeq	r1, r1, r5
 8003dfa:	6021      	streq	r1, [r4, #0]
 8003dfc:	6054      	str	r4, [r2, #4]
 8003dfe:	e7ca      	b.n	8003d96 <_free_r+0x26>
 8003e00:	b003      	add	sp, #12
 8003e02:	bd30      	pop	{r4, r5, pc}
 8003e04:	2000070c 	.word	0x2000070c

08003e08 <_malloc_usable_size_r>:
 8003e08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e0c:	1f18      	subs	r0, r3, #4
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	bfbc      	itt	lt
 8003e12:	580b      	ldrlt	r3, [r1, r0]
 8003e14:	18c0      	addlt	r0, r0, r3
 8003e16:	4770      	bx	lr

08003e18 <_init>:
 8003e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1a:	bf00      	nop
 8003e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e1e:	bc08      	pop	{r3}
 8003e20:	469e      	mov	lr, r3
 8003e22:	4770      	bx	lr

08003e24 <_fini>:
 8003e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e26:	bf00      	nop
 8003e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e2a:	bc08      	pop	{r3}
 8003e2c:	469e      	mov	lr, r3
 8003e2e:	4770      	bx	lr
