#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 29 10:38:05 2022
# Process ID: 9496
# Current directory: E:/个人/学习/大四上/智能芯片与系统设计综合实践/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14264 E:\个人\学习\大四上\智能芯片与系统设计综合实践\Comprehensive-practice-of-intelligent-chip-system-design\FPGA-proj-master\CNN_minist\CNN_minist.xpr
# Log file: E:/个人/学习/大四上/智能芯片与系统设计综合实践/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/vivado.log
# Journal file: E:/个人/学习/大四上/智能芯片与系统设计综合实践/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/个人/学习/大四上/智能芯片与系统设计综合实践/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv1/B_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv2/B_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc1/B_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc2/B_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv1/W_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv2/W_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc1/W_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc2/W_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/feature_ram/feature_ram e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_1000/fifo_generator_1000 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_200/fifo_generator_200 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/picture_784/picture_784}] -log ip_upgrade.log
upgrade_ip [get_ips  {e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv1/B_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv2/B_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc1/B_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc2/B_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv1/W_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv2/W_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc1/W_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc2/W_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/feature_ram/feature_ram e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_1000/fifo_generator_1000 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_200/fifo_generator_200 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/picture_784/picture_784}] -log ip_upgrade.log
upgrade_ip [get_ips  {e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv1/B_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_conv2/B_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc1/B_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/B_fc2/B_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv1/W_conv1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_conv2/W_conv2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc1/W_fc1 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/W_fc2/W_fc2 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/feature_ram/feature_ram e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_1000/fifo_generator_1000 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/fifo_generator_200/fifo_generator_200 e:/è//′óé/üоóéè×ù/Comprehensive-practice-of-intelligent-chip-system-design/FPGA-proj-master/CNN_minist/CNN_minist.srcs/sources_1/ip/picture_784/picture_784}] -log ip_upgrade.log
