$date
	Wed Aug 28 16:18:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_oneBComparator $end
$var wire 1 ! moreThan $end
$var wire 1 " lessThan $end
$var wire 1 # equalTo $end
$var reg 1 $ compared $end
$var reg 1 % comparer $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
1"
0#
1%
#20
1!
0%
0"
0#
1$
#30
1#
0!
1%
#40
