(pcb "/home/goj/code/projects/nikon-mover/board/nikon-mover.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-jan-04)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  5275 -3600  2650 -3600  2650 -1350  2850 -1350  5275 -1350
            5275 -3600)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 19.7)
      (clearance 19.8)
      (clearance 19.8 (type default_smd))
      (clearance 4.925 (type smd_smd))
    )
  )
  (placement
    (component USB_B
      (place J1 2850 -3100 front 270 (PN USB))
    )
    (component "SIL-5"
      (place P1 4500 -1700 front 180 (PN CONN_5))
      (place P2 3950 -1700 front 180 (PN CONN_5))
    )
    (component "SIL-2"
      (place P3 4250 -1500 front 180 (PN CONN_2))
    )
    (component R4
      (place R4 3650 -3200 front 180 (PN 68立))
      (place R1 3200 -2100 front 180 (PN 4.7k立))
      (place R2 3200 -2650 front 180 (PN 2.2k立))
      (place R3 3650 -3050 front 180 (PN 68立))
    )
    (component "DIP-28__300"
      (place IC1 4400 -2700 front 0 (PN "ATMEGA8-P"))
    )
    (component "DIP-18__300_ELL"
      (place U1 4300 -2100 front 0 (PN ULN2803))
    )
    (component D4
      (place D1 3200 -2450 front 0 (PN 3.6V))
      (place D2 3200 -2250 front 0 (PN 3.6V))
    )
    (component C2
      (place X1 4600 -3050 front 180 (PN 16MHz))
      (place C1 4500 -3300 front 90 (PN 22pF))
      (place C4 4200 -3500 front 0 (PN 100nF))
      (place C3 4200 -3250 front 0 (PN 10uF))
      (place C2 4700 -3300 front 90 (PN 22pF))
    )
  )
  (library
    (image USB_B
      (outline (path signal 5  -240 -405  240 -405))
      (outline (path signal 5  240 -405  240 265))
      (outline (path signal 5  240 265  -240 265))
      (outline (path signal 5  -240 265  -240 -405))
      (pin Round[A]Pad_60_mil 1 50 185)
      (pin Round[A]Pad_60_mil 2 -50 185)
      (pin Round[A]Pad_60_mil 3 -50 106.3)
      (pin Round[A]Pad_60_mil 4 50 106.3)
      (pin Round[A]Pad_106.3_mil 5 236.2 0)
      (pin Round[A]Pad_106.3_mil 6 -236.2 0)
    )
    (image "SIL-5"
      (outline (path signal 12  -300 -50  -300 50))
      (outline (path signal 12  -300 50  200 50))
      (outline (path signal 12  200 50  200 -50))
      (outline (path signal 12  200 -50  -300 -50))
      (outline (path signal 12  -200 -50  -200 50))
      (pin Rect[A]Pad_55x55_mil 1 -250 0)
      (pin Round[A]Pad_55_mil 2 -150 0)
      (pin Round[A]Pad_55_mil 3 -50 0)
      (pin Round[A]Pad_55_mil 4 50 0)
      (pin Round[A]Pad_55_mil 5 150 0)
    )
    (image "SIL-2"
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (pin Rect[A]Pad_55x55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (image R4
      (outline (path signal 12  -200 0  -160 0))
      (outline (path signal 12  -160 0  -160 40))
      (outline (path signal 12  -160 40  160 40))
      (outline (path signal 12  160 40  160 -40))
      (outline (path signal 12  160 -40  -160 -40))
      (outline (path signal 12  -160 -40  -160 0))
      (outline (path signal 12  -160 20  -140 40))
      (outline (path signal 12  200 0  160 0))
      (pin Round[A]Pad_60_mil 1 -200 0)
      (pin Round[A]Pad_60_mil 2 200 0)
    )
    (image "DIP-28__300"
      (outline (path signal 15  -750 100  750 100))
      (outline (path signal 15  750 100  750 -100))
      (outline (path signal 15  750 -100  -750 -100))
      (outline (path signal 15  -750 -100  -750 100))
      (outline (path signal 15  -750 50  -700 50))
      (outline (path signal 15  -700 50  -700 -50))
      (outline (path signal 15  -700 -50  -750 -50))
      (pin Round[A]Pad_55_mil 2 -550 -150)
      (pin Round[A]Pad_55_mil 3 -450 -150)
      (pin Round[A]Pad_55_mil 4 -350 -150)
      (pin Round[A]Pad_55_mil 5 -250 -150)
      (pin Round[A]Pad_55_mil 6 -150 -150)
      (pin Round[A]Pad_55_mil 7 -50 -150)
      (pin Round[A]Pad_55_mil 8 50 -150)
      (pin Round[A]Pad_55_mil 9 150 -150)
      (pin Round[A]Pad_55_mil 10 250 -150)
      (pin Round[A]Pad_55_mil 11 350 -150)
      (pin Round[A]Pad_55_mil 12 450 -150)
      (pin Round[A]Pad_55_mil 13 550 -150)
      (pin Round[A]Pad_55_mil 14 650 -150)
      (pin Rect[A]Pad_55x55_mil 1 -650 -150)
      (pin Round[A]Pad_55_mil 15 650 150)
      (pin Round[A]Pad_55_mil 16 550 150)
      (pin Round[A]Pad_55_mil 17 450 150)
      (pin Round[A]Pad_55_mil 18 350 150)
      (pin Round[A]Pad_55_mil 19 250 150)
      (pin Round[A]Pad_55_mil 20 150 150)
      (pin Round[A]Pad_55_mil 21 50 150)
      (pin Round[A]Pad_55_mil 22 -50 150)
      (pin Round[A]Pad_55_mil 23 -150 150)
      (pin Round[A]Pad_55_mil 24 -250 150)
      (pin Round[A]Pad_55_mil 25 -350 150)
      (pin Round[A]Pad_55_mil 26 -450 150)
      (pin Round[A]Pad_55_mil 27 -550 150)
      (pin Round[A]Pad_55_mil 28 -650 150)
    )
    (image "DIP-18__300_ELL"
      (outline (path signal 15  -500 50  -450 50))
      (outline (path signal 15  -450 50  -450 -50))
      (outline (path signal 15  -450 -50  -500 -50))
      (outline (path signal 15  -500 100  500 100))
      (outline (path signal 15  500 100  500 -100))
      (outline (path signal 15  500 -100  -500 -100))
      (outline (path signal 15  -500 -100  -500 100))
      (pin Rect[A]Pad_62x90_mil 1 -400 -150)
      (pin Oval[A]Pad_62x90_mil 2 -300 -150)
      (pin Oval[A]Pad_62x90_mil 3 -200 -150)
      (pin Oval[A]Pad_62x90_mil 4 -100 -150)
      (pin Oval[A]Pad_62x90_mil 5 0 -150)
      (pin Oval[A]Pad_62x90_mil 6 100 -150)
      (pin Oval[A]Pad_62x90_mil 7 200 -150)
      (pin Oval[A]Pad_62x90_mil 8 300 -150)
      (pin Oval[A]Pad_62x90_mil 9 400 -150)
      (pin Oval[A]Pad_62x90_mil 10 400 150)
      (pin Oval[A]Pad_62x90_mil 11 300 150)
      (pin Oval[A]Pad_62x90_mil 12 200 150)
      (pin Oval[A]Pad_62x90_mil 13 100 150)
      (pin Oval[A]Pad_62x90_mil 14 0 150)
      (pin Oval[A]Pad_62x90_mil 15 -100 150)
      (pin Oval[A]Pad_62x90_mil 16 -200 150)
      (pin Oval[A]Pad_62x90_mil 17 -300 150)
      (pin Oval[A]Pad_62x90_mil 18 -400 150)
    )
    (image D4
      (outline (path signal 12  -150 50  150 50))
      (outline (path signal 12  150 50  150 -50))
      (outline (path signal 12  150 -50  -150 -50))
      (outline (path signal 12  -150 -50  -150 50))
      (outline (path signal 12  125 50  125 -50))
      (outline (path signal 12  100 -50  100 50))
      (outline (path signal 12  -150 0  -200 0))
      (outline (path signal 12  150 0  200 0))
      (pin Round[A]Pad_70_mil 1 -200 0)
      (pin Rect[A]Pad_70x70_mil 2 200 0)
    )
    (image C2
      (outline (path signal 12  -140 40  140 40))
      (outline (path signal 12  140 40  140 -40))
      (outline (path signal 12  140 -40  -140 -40))
      (outline (path signal 12  -140 -40  -140 40))
      (outline (path signal 12  -140 20  -120 40))
      (pin Round[A]Pad_55_mil 1 -100 0)
      (pin Round[A]Pad_55_mil 2 100 0)
    )
    (padstack Round[A]Pad_106.3_mil
      (shape (circle Front 106.3))
      (shape (circle Back 106.3))
      (attach off)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Round[A]Pad_60_mil
      (shape (circle Front 60))
      (shape (circle Back 60))
      (attach off)
    )
    (padstack Round[A]Pad_70_mil
      (shape (circle Front 70))
      (shape (circle Back 70))
      (attach off)
    )
    (padstack Oval[A]Pad_62x90_mil
      (shape (path Front 62  0 -14  0 14))
      (shape (path Back 62  0 -14  0 14))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack Rect[A]Pad_62x90_mil
      (shape (rect Front -31 -45 31 45))
      (shape (rect Back -31 -45 31 45))
      (attach off)
    )
    (padstack Rect[A]Pad_70x70_mil
      (shape (rect Front -35 -35 35 35))
      (shape (rect Back -35 -35 35 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-4 P3-2 R1-2 IC1-8 IC1-22 U1-9 D1-1 D2-1 C1-1 C4-2 C3-2 C2-1)
    )
    (net "N-000001"
      (pins P1-5 P2-5 P3-1 U1-10)
    )
    (net "N-000002"
      (pins P1-2 U1-12)
    )
    (net "N-000003"
      (pins P1-4 U1-14)
    )
    (net "N-000004"
      (pins J1-2 R1-1 R2-1 R3-2 D1-2)
    )
    (net "N-000005"
      (pins IC1-28 U1-1)
    )
    (net "N-000006"
      (pins IC1-25 U1-4)
    )
    (net "N-000018"
      (pins IC1-18 U1-6)
    )
    (net "N-000022"
      (pins P2-1 U1-15)
    )
    (net "N-000023"
      (pins P2-3 U1-17)
    )
    (net "N-000024"
      (pins R3-1 IC1-2)
    )
    (net "N-000025"
      (pins R4-1 IC1-4)
    )
    (net "N-000027"
      (pins IC1-16 U1-8)
    )
    (net "N-000028"
      (pins IC1-26 U1-3)
    )
    (net "N-000029"
      (pins IC1-27 U1-2)
    )
    (net "N-000030"
      (pins IC1-17 U1-7)
    )
    (net "N-000031"
      (pins P1-1 U1-11)
    )
    (net "N-000032"
      (pins P1-3 U1-13)
    )
    (net "N-000033"
      (pins P2-2 U1-16)
    )
    (net "N-000034"
      (pins P2-4 U1-18)
    )
    (net "N-000035"
      (pins J1-3 R4-2 D2-2)
    )
    (net "N-000036"
      (pins IC1-10 X1-1 C2-2)
    )
    (net "N-000037"
      (pins IC1-9 X1-2 C1-2)
    )
    (net "N-000039"
      (pins IC1-19 U1-5)
    )
    (net VCC
      (pins J1-1 R2-2 IC1-7 IC1-20 C4-1 C3-1)
    )
    (class kicad_default "" GND "N-000001" "N-000002" "N-000003" "N-000004"
      "N-000005" "N-000006" "N-000018" "N-000022" "N-000023" "N-000024" "N-000025"
      "N-000027" "N-000028" "N-000029" "N-000030" "N-000031" "N-000032" "N-000033"
      "N-000034" "N-000035" "N-000036" "N-000037" "N-000039" VCC
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 19.7)
        (clearance 19.8)
      )
    )
  )
  (wiring
  )
)
