# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"spi_tb_func_synth.v" \
"../../../../../../Exercise4/Exercise4/spi_master.v" \
"../../../../../../Exercise4/Exercise4/spi_tb.v" \

# Do not sort compile order
nosort
