{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:40:33 2021 " "Info: Processing started: Wed Mar 10 20:40:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/Cf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/Cf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cf_dff-bhv " "Info: Found design unit 1: Cf_dff-bhv" {  } { { "block_vhd/Cf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/Cf_dff.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cf_dff " "Info: Found entity 1: Cf_dff" {  } { { "block_vhd/Cf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/Cf_dff.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/Zf_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/Zf_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zf_dff-bhv " "Info: Found design unit 1: Zf_dff-bhv" {  } { { "block_vhd/Zf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/Zf_dff.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Zf_dff " "Info: Found entity 1: Zf_dff" {  } { { "block_vhd/Zf_dff.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/Zf_dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/aca_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/aca_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aca_4-aca_4 " "Info: Found design unit 1: aca_4-aca_4" {  } { { "block_vhd/aca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/aca_4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 aca_4 " "Info: Found entity 1: aca_4" {  } { { "block_vhd/aca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/aca_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu " "Info: Found design unit 1: alu-alu" {  } { { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/cmddecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/cmddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmddecoder-cmddecoder " "Info: Found design unit 1: cmddecoder-cmddecoder" {  } { { "block_vhd/cmddecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/cmddecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmddecoder " "Info: Found entity 1: cmddecoder" {  } { { "block_vhd/cmddecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/cmddecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/general_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/general_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_registers-general_registers " "Info: Found design unit 1: general_registers-general_registers" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 general_registers " "Info: Found entity 1: general_registers" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/generic_mux_8_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/generic_mux_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_mux_8_1-generic_mux_8_1 " "Info: Found design unit 1: generic_mux_8_1-generic_mux_8_1" {  } { { "block_vhd/generic_mux_8_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/generic_mux_8_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 generic_mux_8_1 " "Info: Found entity 1: generic_mux_8_1" {  } { { "block_vhd/generic_mux_8_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/generic_mux_8_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/instruction_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-instruction_register " "Info: Found design unit 1: instruction_register-instruction_register" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/mux_8_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/mux_8_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_3_1-mux_8_3_1 " "Info: Found design unit 1: mux_8_3_1-mux_8_3_1" {  } { { "block_vhd/mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/mux_8_3_1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_3_1 " "Info: Found entity 1: mux_8_3_1" {  } { { "block_vhd/mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/mux_8_3_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-program_counter " "Info: Found design unit 1: program_counter-program_counter" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_vhd/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "block_vhd/ram.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/rca_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/rca_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_4-rca_4 " "Info: Found design unit 1: rca_4-rca_4" {  } { { "block_vhd/rca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rca_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rca_4 " "Info: Found entity 1: rca_4" {  } { { "block_vhd/rca_4.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rca_4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/rslogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/rslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rslogic-rslogic " "Info: Found design unit 1: rslogic-rslogic" {  } { { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rslogic " "Info: Found entity 1: rslogic" {  } { { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/signal_generate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/signal_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generate-signal_generate " "Info: Found design unit 1: signal_generate-signal_generate" {  } { { "block_vhd/signal_generate.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/signal_generate.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_generate " "Info: Found entity 1: signal_generate" {  } { { "block_vhd/signal_generate.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/signal_generate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-sm " "Info: Found design unit 1: sm-sm" {  } { { "block_vhd/sm.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/sm.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "block_vhd/sm.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/sm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/three_eightdecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/three_eightdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_eightdecoder-three_eightdecoder " "Info: Found design unit 1: three_eightdecoder-three_eightdecoder" {  } { { "block_vhd/three_eightdecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/three_eightdecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_eightdecoder " "Info: Found entity 1: three_eightdecoder" {  } { { "block_vhd/three_eightdecoder.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/three_eightdecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_vhd/twoin_xor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file block_vhd/twoin_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoin_xor-twoin_xor " "Info: Found design unit 1: twoin_xor-twoin_xor" {  } { { "block_vhd/twoin_xor.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/twoin_xor.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 twoin_xor " "Info: Found entity 1: twoin_xor" {  } { { "block_vhd/twoin_xor.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/twoin_xor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoin_xor twoin_xor:inst14 " "Info: Elaborating entity \"twoin_xor\" for hierarchy \"twoin_xor:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -160 1368 1464 -64 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rslogic rslogic:inst10 " "Info: Elaborating entity \"rslogic\" for hierarchy \"rslogic:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -456 544 712 -328 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generate signal_generate:inst11 " "Info: Elaborating entity \"signal_generate\" for hierarchy \"signal_generate:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -56 1352 1488 328 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst12 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 104 432 528 200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmddecoder cmddecoder:inst2 " "Info: Elaborating entity \"cmddecoder\" for hierarchy \"cmddecoder:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -40 976 1144 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst " "Info: Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -296 976 1144 -200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst4 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst4 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram.mif " "Info: Parameter \"LPM_FILE\" = \"ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst4\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 592 720 -192 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4591 " "Info: Found entity 1: altsyncram_4591" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4591 LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated " "Info: Elaborating entity \"altsyncram_4591\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_3_1 mux_8_3_1:inst6 " "Info: Elaborating entity \"mux_8_3_1\" for hierarchy \"mux_8_3_1:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -144 120 304 -16 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst7 " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -80 664 784 48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_registers general_registers:inst3 " "Info: Elaborating entity \"general_registers\" for hierarchy \"general_registers:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 56 128 264 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zf_dff Zf_dff:inst17 " "Info: Elaborating entity \"Zf_dff\" for hierarchy \"Zf_dff:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -160 952 1048 -64 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 216 440 592 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cf_dff Cf_dff:inst16 " "Info: Elaborating entity \"Cf_dff\" for hierarchy \"Cf_dff:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -160 1144 1240 -64 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[4\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[4\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[2\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[2\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[3\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[3\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[5\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[5\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[6\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[6\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[7\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[7\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[0\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[0\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst15\[1\] lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst15\[1\]\" to the node \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Info: Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Info: Implemented 258 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:40:36 2021 " "Info: Processing ended: Wed Mar 10 20:40:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:40:37 2021 " "Info: Processing started: Wed Mar 10 20:40:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "Warning: No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[7\] " "Info: Pin DataBus\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[6\] " "Info: Pin DataBus\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[5\] " "Info: Pin DataBus\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[4\] " "Info: Pin DataBus\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[3\] " "Info: Pin DataBus\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[2\] " "Info: Pin DataBus\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[1\] " "Info: Pin DataBus\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataBus\[0\] " "Info: Pin DataBus\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { DataBus[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataBus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cf " "Info: Pin Cf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Cf } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -272 1448 1624 -256 "Cf" "" } { -144 1096 1144 -128 "Cf" "" } { -144 1464 1504 -128 "Cf" "" } { -280 1304 1448 -264 "Cf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm " "Info: Pin sm not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sm } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -248 1448 1624 -232 "sm" "" } { 120 528 576 136 "sm" "" } { -256 1304 1448 -240 "sm" "" } { -40 1296 1352 -24 "sm" "" } { -8 928 976 8 "sm" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[7\] " "Info: Pin ir_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[6\] " "Info: Pin ir_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[5\] " "Info: Pin ir_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[4\] " "Info: Pin ir_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[3\] " "Info: Pin ir_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[2\] " "Info: Pin ir_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[1\] " "Info: Pin ir_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[0\] " "Info: Pin ir_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ir_out[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -320 1448 1624 -304 "ir_out\[7..0\]" "" } { -280 1144 1205 -264 "ir_out\[7..0\]" "" } { -328 1304 1448 -312 "ir_out\[7..0\]" "" } { 264 1296 1357 280 "ir_out\[7..0\]" "" } { -24 928 989 -8 "ir_out\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldpc " "Info: Pin ldpc not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ldpc } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -120 688 864 -104 "ldpc" "" } { 56 1488 1528 72 "ldpc" "" } { -64 608 648 -48 "ldpc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldpc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpc " "Info: Pin inpc not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { inpc } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -136 688 864 -120 "inpc" "" } { 72 1488 1528 88 "inpc" "" } { -48 616 664 -32 "inpc" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[7\] " "Info: Pin data_s\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[6\] " "Info: Pin data_s\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[5\] " "Info: Pin data_s\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[4\] " "Info: Pin data_s\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[3\] " "Info: Pin data_s\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[2\] " "Info: Pin data_s\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[1\] " "Info: Pin data_s\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_s\[0\] " "Info: Pin data_s\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_s[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -368 1448 1624 -352 "data_s\[7..0\]" "" } { -112 48 120 -96 "data_s\[7..0\]" "" } { 264 376 443 280 "data_s\[7..0\]" "" } { -376 1304 1448 -360 "data_s\[7..0\]" "" } { 72 264 331 88 "data_s\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[7\] " "Info: Pin data_d\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[6\] " "Info: Pin data_d\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[5\] " "Info: Pin data_d\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[4\] " "Info: Pin data_d\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[3\] " "Info: Pin data_d\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[2\] " "Info: Pin data_d\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[1\] " "Info: Pin data_d\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[0\] " "Info: Pin data_d\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { data_d[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -344 1448 1624 -328 "data_d\[7..0\]" "" } { -96 48 120 -80 "data_d\[7..0\]" "" } { 280 376 443 296 "data_d\[7..0\]" "" } { -352 1304 1448 -336 "data_d\[7..0\]" "" } { 88 264 331 104 "data_d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zf " "Info: Pin Zf not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Zf } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -296 1448 1624 -280 "Zf" "" } { 248 592 624 264 "Zf" "" } { -304 1304 1448 -288 "Zf" "" } { -144 904 952 -128 "Zf" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp " "Info: Pin jmp not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { jmp } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 408 1272 1448 424 "jmp" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Info: Pin IN\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Info: Pin IN\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Info: Pin IN\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Info: Pin IN\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Info: Pin IN\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Info: Pin IN\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Info: Pin IN\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Info: Pin IN\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { IN[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 8 38 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 8 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 17 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register general_registers:inst3\|a\[6\] memory lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 -11.858 ns " "Info: Slack time is -11.858 ns between source register \"general_registers:inst3\|a\[6\]\" and destination memory \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.194 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.194 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_registers:inst3\|a\[6\] 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_registers:inst3\|a\[6\] 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.052 ns - Longest register memory " "Info: - Longest register to memory delay is 12.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_registers:inst3\|a\[6\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.590 ns) 1.805 ns general_registers:inst3\|s\[6\]~20 2 COMB Unassigned 2 " "Info: 2: + IC(1.215 ns) + CELL(0.590 ns) = 1.805 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[6\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.442 ns) 3.534 ns alu:inst1\|Add0~21 3 COMB Unassigned 3 " "Info: 3: + IC(1.287 ns) + CELL(0.442 ns) = 3.534 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alu:inst1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { general_registers:inst3|s[6]~20 alu:inst1|Add0~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 5.209 ns alu:inst1\|Add0~6COUT1_48 4 COMB Unassigned 1 " "Info: 4: + IC(1.243 ns) + CELL(0.432 ns) = 5.209 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|Add0~6COUT1_48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 5.817 ns alu:inst1\|Add0~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 5.817 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.471 ns alu:inst1\|outbus\[7\]~69 6 COMB Unassigned 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.471 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[7\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|Add0~3 alu:inst1|outbus[7]~69 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.114 ns) 8.154 ns alu:inst1\|outbus\[7\]~89 7 COMB Unassigned 3 " "Info: 7: + IC(1.569 ns) + CELL(0.114 ns) = 8.154 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alu:inst1\|outbus\[7\]~89'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.808 ns rslogic:inst10\|outbus2\[7\]~36 8 COMB Unassigned 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'rslogic:inst10\|outbus2\[7\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 9.462 ns inst15\[7\]~37 9 COMB Unassigned 3 " "Info: 9: + IC(0.362 ns) + CELL(0.292 ns) = 9.462 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst15\[7\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { rslogic:inst10|outbus2[7]~36 inst15[7]~37 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 10.116 ns inst15\[7\]~51 10 COMB Unassigned 5 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 10.116 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'inst15\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst15[7]~37 inst15[7]~51 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.356 ns) 12.052 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 11 MEM Unassigned 1 " "Info: 11: + IC(1.580 ns) + CELL(0.356 ns) = 12.052 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 30.55 % ) " "Info: Total cell delay = 3.682 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.370 ns ( 69.45 % ) " "Info: Total interconnect delay = 8.370 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.052 ns register memory " "Info: Estimated most critical path is register to memory delay of 12.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_registers:inst3\|a\[6\] 1 REG LAB_X18_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_registers:inst3|a[6] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.590 ns) 1.805 ns general_registers:inst3\|s\[6\]~20 2 COMB LAB_X16_Y7 2 " "Info: 2: + IC(1.215 ns) + CELL(0.590 ns) = 1.805 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[6\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.442 ns) 3.534 ns alu:inst1\|Add0~21 3 COMB LAB_X18_Y6 3 " "Info: 3: + IC(1.287 ns) + CELL(0.442 ns) = 3.534 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'alu:inst1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { general_registers:inst3|s[6]~20 alu:inst1|Add0~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.432 ns) 5.209 ns alu:inst1\|Add0~6COUT1_48 4 COMB LAB_X18_Y8 1 " "Info: 4: + IC(1.243 ns) + CELL(0.432 ns) = 5.209 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|Add0~6COUT1_48'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 5.817 ns alu:inst1\|Add0~3 5 COMB LAB_X18_Y8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 5.817 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.471 ns alu:inst1\|outbus\[7\]~69 6 COMB LAB_X18_Y8 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.471 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[7\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|Add0~3 alu:inst1|outbus[7]~69 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.114 ns) 8.154 ns alu:inst1\|outbus\[7\]~89 7 COMB LAB_X21_Y7 3 " "Info: 7: + IC(1.569 ns) + CELL(0.114 ns) = 8.154 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'alu:inst1\|outbus\[7\]~89'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 8.808 ns rslogic:inst10\|outbus2\[7\]~36 8 COMB LAB_X21_Y7 1 " "Info: 8: + IC(0.212 ns) + CELL(0.442 ns) = 8.808 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'rslogic:inst10\|outbus2\[7\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/rslogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 9.462 ns inst15\[7\]~37 9 COMB LAB_X21_Y7 3 " "Info: 9: + IC(0.362 ns) + CELL(0.292 ns) = 9.462 ns; Loc. = LAB_X21_Y7; Fanout = 3; COMB Node = 'inst15\[7\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { rslogic:inst10|outbus2[7]~36 inst15[7]~37 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 10.116 ns inst15\[7\]~51 10 COMB LAB_X21_Y7 5 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 10.116 ns; Loc. = LAB_X21_Y7; Fanout = 5; COMB Node = 'inst15\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst15[7]~37 inst15[7]~51 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.356 ns) 12.052 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0 11 MEM M4K_X13_Y7 1 " "Info: 11: + IC(1.580 ns) + CELL(0.356 ns) = 12.052 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 30.55 % ) " "Info: Total cell delay = 3.682 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.370 ns ( 69.45 % ) " "Info: Total interconnect delay = 8.370 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.052 ns" { general_registers:inst3|a[6] general_registers:inst3|s[6]~20 alu:inst1|Add0~21 alu:inst1|Add0~6COUT1_48 alu:inst1|Add0~3 alu:inst1|outbus[7]~69 alu:inst1|outbus[7]~89 rslogic:inst10|outbus2[7]~36 inst15[7]~37 inst15[7]~51 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:40:39 2021 " "Info: Processing ended: Wed Mar 10 20:40:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:40:40 2021 " "Info: Processing started: Wed Mar 10 20:40:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:40:40 2021 " "Info: Processing ended: Wed Mar 10 20:40:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:40:41 2021 " "Info: Processing started: Wed Mar 10 20:40:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instruction_register:inst\|i\[2\] memory lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 36.95 MHz 27.064 ns Internal " "Info: Clock \"clk\" has Internal fmax of 36.95 MHz between source register \"instruction_register:inst\|i\[2\]\" and destination memory \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4\" (period= 27.064 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.226 ns + Longest register memory " "Info: + Longest register to memory delay is 13.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[2\] 1 REG LC_X17_Y7_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y7_N3; Fanout = 19; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.442 ns) 1.706 ns general_registers:inst3\|d\[0\]~16 2 COMB LC_X18_Y7_N3 1 " "Info: 2: + IC(1.264 ns) + CELL(0.442 ns) = 1.706 ns; Loc. = LC_X18_Y7_N3; Fanout = 1; COMB Node = 'general_registers:inst3\|d\[0\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.114 ns) 2.545 ns general_registers:inst3\|d\[0\]~17 3 COMB LC_X17_Y7_N6 13 " "Info: 3: + IC(0.725 ns) + CELL(0.114 ns) = 2.545 ns; Loc. = LC_X17_Y7_N6; Fanout = 13; COMB Node = 'general_registers:inst3\|d\[0\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.590 ns) 4.437 ns alu:inst1\|Add0~1 4 COMB LC_X18_Y8_N1 1 " "Info: 4: + IC(1.302 ns) + CELL(0.590 ns) = 4.437 ns; Loc. = LC_X18_Y8_N1; Fanout = 1; COMB Node = 'alu:inst1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { general_registers:inst3|d[0]~17 alu:inst1|Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.292 ns) 6.024 ns alu:inst1\|outbus\[0\]~66 5 COMB LC_X18_Y7_N5 1 " "Info: 5: + IC(1.295 ns) + CELL(0.292 ns) = 6.024 ns; Loc. = LC_X18_Y7_N5; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[0\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { alu:inst1|Add0~1 alu:inst1|outbus[0]~66 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 6.566 ns alu:inst1\|outbus\[0\]~91 6 COMB LC_X18_Y7_N8 4 " "Info: 6: + IC(0.428 ns) + CELL(0.114 ns) = 6.566 ns; Loc. = LC_X18_Y7_N8; Fanout = 4; COMB Node = 'alu:inst1\|outbus\[0\]~91'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.292 ns) 8.769 ns inst15\[0\]~41 7 COMB LC_X17_Y6_N4 1 " "Info: 7: + IC(1.911 ns) + CELL(0.292 ns) = 8.769 ns; Loc. = LC_X17_Y6_N4; Fanout = 1; COMB Node = 'inst15\[0\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { alu:inst1|outbus[0]~91 inst15[0]~41 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 10.620 ns inst15\[0\]~42 8 COMB LC_X21_Y7_N1 2 " "Info: 8: + IC(1.559 ns) + CELL(0.292 ns) = 10.620 ns; Loc. = LC_X21_Y7_N1; Fanout = 2; COMB Node = 'inst15\[0\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { inst15[0]~41 inst15[0]~42 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 11.164 ns inst15\[0\]~53 9 COMB LC_X21_Y7_N0 6 " "Info: 9: + IC(0.430 ns) + CELL(0.114 ns) = 11.164 ns; Loc. = LC_X21_Y7_N0; Fanout = 6; COMB Node = 'inst15\[0\]~53'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst15[0]~42 inst15[0]~53 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.356 ns) 13.226 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 10 MEM M4K_X13_Y7 1 " "Info: 10: + IC(1.706 ns) + CELL(0.356 ns) = 13.226 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.606 ns ( 19.70 % ) " "Info: Total cell delay = 2.606 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.620 ns ( 80.30 % ) " "Info: Total interconnect delay = 10.620 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.226 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 alu:inst1|Add0~1 alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 inst15[0]~41 inst15[0]~42 inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.226 ns" { instruction_register:inst|i[2] {} general_registers:inst3|d[0]~16 {} general_registers:inst3|d[0]~17 {} alu:inst1|Add0~1 {} alu:inst1|outbus[0]~66 {} alu:inst1|outbus[0]~91 {} inst15[0]~41 {} inst15[0]~42 {} inst15[0]~53 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 1.264ns 0.725ns 1.302ns 1.295ns 0.428ns 1.911ns 1.559ns 0.430ns 1.706ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns instruction_register:inst\|i\[2\] 2 REG LC_X17_Y7_N3 19 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y7_N3; Fanout = 19; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.226 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 alu:inst1|Add0~1 alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 inst15[0]~41 inst15[0]~42 inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.226 ns" { instruction_register:inst|i[2] {} general_registers:inst3|d[0]~16 {} general_registers:inst3|d[0]~17 {} alu:inst1|Add0~1 {} alu:inst1|outbus[0]~66 {} alu:inst1|outbus[0]~91 {} inst15[0]~41 {} inst15[0]~42 {} inst15[0]~53 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 1.264ns 0.725ns 1.302ns 1.295ns 0.428ns 1.911ns 1.559ns 0.430ns 1.706ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "program_counter:inst7\|adress\[3\] IN\[4\] clk 10.420 ns register " "Info: tsu for register \"program_counter:inst7\|adress\[3\]\" (data pin = \"IN\[4\]\", clock pin = \"clk\") is 10.420 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.165 ns + Longest pin register " "Info: + Longest pin to register delay is 13.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.523 ns) + CELL(0.590 ns) 8.582 ns inst15\[3\]~45 2 COMB LC_X15_Y7_N9 1 " "Info: 2: + IC(6.523 ns) + CELL(0.590 ns) = 8.582 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst15\[3\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { IN[4] inst15[3]~45 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.442 ns) 10.133 ns inst15\[3\]~46 3 COMB LC_X17_Y7_N1 2 " "Info: 3: + IC(1.109 ns) + CELL(0.442 ns) = 10.133 ns; Loc. = LC_X17_Y7_N1; Fanout = 2; COMB Node = 'inst15\[3\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst15[3]~45 inst15[3]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.114 ns) 10.717 ns inst15\[3\]~55 4 COMB LC_X17_Y7_N7 6 " "Info: 4: + IC(0.470 ns) + CELL(0.114 ns) = 10.717 ns; Loc. = LC_X17_Y7_N7; Fanout = 6; COMB Node = 'inst15\[3\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst15[3]~46 inst15[3]~55 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.115 ns) 13.165 ns program_counter:inst7\|adress\[3\] 5 REG LC_X20_Y8_N3 4 " "Info: 5: + IC(2.333 ns) + CELL(0.115 ns) = 13.165 ns; Loc. = LC_X20_Y8_N3; Fanout = 4; REG Node = 'program_counter:inst7\|adress\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 20.74 % ) " "Info: Total cell delay = 2.730 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.435 ns ( 79.26 % ) " "Info: Total interconnect delay = 10.435 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.165 ns" { IN[4] inst15[3]~45 inst15[3]~46 inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.165 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} inst15[3]~55 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 0.470ns 2.333ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns program_counter:inst7\|adress\[3\] 2 REG LC_X20_Y8_N3 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y8_N3; Fanout = 4; REG Node = 'program_counter:inst7\|adress\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.165 ns" { IN[4] inst15[3]~45 inst15[3]~46 inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.165 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} inst15[3]~55 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 0.470ns 2.333ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Zf instruction_register:inst\|i\[0\] 19.331 ns register " "Info: tco from clock \"clk\" to destination pin \"Zf\" through register \"instruction_register:inst\|i\[0\]\" is 19.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns instruction_register:inst\|i\[0\] 2 REG LC_X16_Y7_N0 23 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y7_N0; Fanout = 23; REG Node = 'instruction_register:inst\|i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.325 ns + Longest register pin " "Info: + Longest register to pin delay is 16.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[0\] 1 REG LC_X16_Y7_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N0; Fanout = 23; REG Node = 'instruction_register:inst\|i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[0] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.114 ns) 2.558 ns general_registers:inst3\|s\[5\]~22 2 COMB LC_X19_Y8_N7 2 " "Info: 2: + IC(2.444 ns) + CELL(0.114 ns) = 2.558 ns; Loc. = LC_X19_Y8_N7; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[5\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.590 ns) 4.295 ns general_registers:inst3\|s\[5\]~23 3 COMB LC_X19_Y8_N9 10 " "Info: 3: + IC(1.147 ns) + CELL(0.590 ns) = 4.295 ns; Loc. = LC_X19_Y8_N9; Fanout = 10; COMB Node = 'general_registers:inst3\|s\[5\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.432 ns) 6.341 ns alu:inst1\|Add3~15COUT1_35 4 COMB LC_X18_Y5_N5 2 " "Info: 4: + IC(1.614 ns) + CELL(0.432 ns) = 6.341 ns; Loc. = LC_X18_Y5_N5; Fanout = 2; COMB Node = 'alu:inst1\|Add3~15COUT1_35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.421 ns alu:inst1\|Add3~17COUT1_37 5 COMB LC_X18_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.421 ns; Loc. = LC_X18_Y5_N6; Fanout = 2; COMB Node = 'alu:inst1\|Add3~17COUT1_37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.029 ns alu:inst1\|Add3~12 6 COMB LC_X18_Y5_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 7.029 ns; Loc. = LC_X18_Y5_N7; Fanout = 1; COMB Node = 'alu:inst1\|Add3~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.590 ns) 8.824 ns alu:inst1\|Zf~7 7 COMB LC_X18_Y3_N5 1 " "Info: 7: + IC(1.205 ns) + CELL(0.590 ns) = 8.824 ns; Loc. = LC_X18_Y3_N5; Fanout = 1; COMB Node = 'alu:inst1\|Zf~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { alu:inst1|Add3~12 alu:inst1|Zf~7 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.292 ns) 10.816 ns alu:inst1\|Zf~8 8 COMB LC_X19_Y9_N2 2 " "Info: 8: + IC(1.700 ns) + CELL(0.292 ns) = 10.816 ns; Loc. = LC_X19_Y9_N2; Fanout = 2; COMB Node = 'alu:inst1\|Zf~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { alu:inst1|Zf~7 alu:inst1|Zf~8 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.401 ns) + CELL(2.108 ns) 16.325 ns Zf 9 PIN PIN_35 0 " "Info: 9: + IC(3.401 ns) + CELL(2.108 ns) = 16.325 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'Zf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -296 1448 1624 -280 "Zf" "" } { 248 592 624 264 "Zf" "" } { -304 1304 1448 -288 "Zf" "" } { -144 904 952 -128 "Zf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.814 ns ( 29.49 % ) " "Info: Total cell delay = 4.814 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.511 ns ( 70.51 % ) " "Info: Total interconnect delay = 11.511 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 alu:inst1|Zf~7 alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { instruction_register:inst|i[0] {} general_registers:inst3|s[5]~22 {} general_registers:inst3|s[5]~23 {} alu:inst1|Add3~15COUT1_35 {} alu:inst1|Add3~17COUT1_37 {} alu:inst1|Add3~12 {} alu:inst1|Zf~7 {} alu:inst1|Zf~8 {} Zf {} } { 0.000ns 2.444ns 1.147ns 1.614ns 0.000ns 0.000ns 1.205ns 1.700ns 3.401ns } { 0.000ns 0.114ns 0.590ns 0.432ns 0.080ns 0.608ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 alu:inst1|Zf~7 alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { instruction_register:inst|i[0] {} general_registers:inst3|s[5]~22 {} general_registers:inst3|s[5]~23 {} alu:inst1|Add3~15COUT1_35 {} alu:inst1|Add3~17COUT1_37 {} alu:inst1|Add3~12 {} alu:inst1|Zf~7 {} alu:inst1|Zf~8 {} Zf {} } { 0.000ns 2.444ns 1.147ns 1.614ns 0.000ns 0.000ns 1.205ns 1.700ns 3.401ns } { 0.000ns 0.114ns 0.590ns 0.432ns 0.080ns 0.608ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[4\] DataBus\[3\] 14.949 ns Longest " "Info: Longest tpd from source pin \"IN\[4\]\" to destination pin \"DataBus\[3\]\" is 14.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.523 ns) + CELL(0.590 ns) 8.582 ns inst15\[3\]~45 2 COMB LC_X15_Y7_N9 1 " "Info: 2: + IC(6.523 ns) + CELL(0.590 ns) = 8.582 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst15\[3\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { IN[4] inst15[3]~45 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.442 ns) 10.133 ns inst15\[3\]~46 3 COMB LC_X17_Y7_N1 2 " "Info: 3: + IC(1.109 ns) + CELL(0.442 ns) = 10.133 ns; Loc. = LC_X17_Y7_N1; Fanout = 2; COMB Node = 'inst15\[3\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst15[3]~45 inst15[3]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(2.108 ns) 14.949 ns DataBus\[3\] 4 PIN PIN_76 0 " "Info: 4: + IC(2.708 ns) + CELL(2.108 ns) = 14.949 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'DataBus\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { inst15[3]~46 DataBus[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.609 ns ( 30.83 % ) " "Info: Total cell delay = 4.609 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.340 ns ( 69.17 % ) " "Info: Total interconnect delay = 10.340 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.949 ns" { IN[4] inst15[3]~45 inst15[3]~46 DataBus[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.949 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} DataBus[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 2.708ns } { 0.000ns 1.469ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "general_registers:inst3\|a\[2\] IN\[5\] clk -6.942 ns register " "Info: th for register \"general_registers:inst3\|a\[2\]\" (data pin = \"IN\[5\]\", clock pin = \"clk\") is -6.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns general_registers:inst3\|a\[2\] 2 REG LC_X16_Y7_N6 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y7_N6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.739 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN\[5\] 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'IN\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.990 ns) + CELL(0.114 ns) 7.579 ns inst15\[2\]~43 2 COMB LC_X15_Y7_N3 1 " "Info: 2: + IC(5.990 ns) + CELL(0.114 ns) = 7.579 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst15\[2\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { IN[5] inst15[2]~43 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 8.886 ns inst15\[2\]~44 3 COMB LC_X16_Y7_N8 2 " "Info: 3: + IC(0.717 ns) + CELL(0.590 ns) = 8.886 ns; Loc. = LC_X16_Y7_N8; Fanout = 2; COMB Node = 'inst15\[2\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst15[2]~43 inst15[2]~44 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.182 ns inst15\[2\]~54 4 COMB LC_X16_Y7_N9 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 9.182 ns; Loc. = LC_X16_Y7_N9; Fanout = 6; COMB Node = 'inst15\[2\]~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst15[2]~44 inst15[2]~54 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.115 ns) 9.739 ns general_registers:inst3\|a\[2\] 5 REG LC_X16_Y7_N6 2 " "Info: 5: + IC(0.442 ns) + CELL(0.115 ns) = 9.739 ns; Loc. = LC_X16_Y7_N6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.73 % ) " "Info: Total cell delay = 2.408 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.331 ns ( 75.27 % ) " "Info: Total interconnect delay = 7.331 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { IN[5] inst15[2]~43 inst15[2]~44 inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~43 {} inst15[2]~44 {} inst15[2]~54 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 5.990ns 0.717ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { IN[5] inst15[2]~43 inst15[2]~44 inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~43 {} inst15[2]~44 {} inst15[2]~54 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 5.990ns 0.717ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:40:41 2021 " "Info: Processing ended: Wed Mar 10 20:40:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
