{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706991002351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706991002351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  3 17:10:02 2024 " "Processing started: Sat Feb  3 17:10:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706991002351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991002351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5_circuito -c exp5_circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_circuito -c exp5_circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991002351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706991002574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706991002575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "../unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/unidade_controle.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "../sync_rom_16x4.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../registrador_4.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../hexa7seg.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "../fluxo_dados.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../edge_detector.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "../contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../comparador_85.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp5 " "Found entity 1: circuito_exp5" {  } { { "../circuito_exp5.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706991009087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp5 " "Elaborating entity \"circuito_exp5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706991009128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "../circuito_exp5.v" "uc" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "../circuito_exp5.v" "fd" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador\"" {  } { { "../fluxo_dados.v" "contador" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_163.v(25) " "Verilog HDL assignment warning at contador_163.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/contador_163.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706991009132 "|circuito_exp5|fluxo_dados:fd|contador_163:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:fd\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:fd\|registrador_4:registrador\"" {  } { { "../fluxo_dados.v" "registrador" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 fluxo_dados:fd\|sync_rom_16x4:memoria " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"fluxo_dados:fd\|sync_rom_16x4:memoria\"" {  } { { "../fluxo_dados.v" "memoria" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:fd\|comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:fd\|comparador_85:comparador\"" {  } { { "../fluxo_dados.v" "comparador" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:fd\|edge_detector:edge_detect " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:fd\|edge_detector:edge_detect\"" {  } { { "../fluxo_dados.v" "edge_detect" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/fluxo_dados.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:hexa7seg_CHAVES " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:hexa7seg_CHAVES\"" {  } { { "../circuito_exp5.v" "hexa7seg_CHAVES" { Text "/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-5/circuito_exp5.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706991009661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706991009844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706991009923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706991009923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706991009952 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706991009952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706991009952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706991009952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706991009957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  3 17:10:09 2024 " "Processing ended: Sat Feb  3 17:10:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706991009957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706991009957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706991009957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706991009957 ""}
