sram_32x131072.v,verilog,xil_defaultlib,../../../../pool_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
