// Seed: 1385494489
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11
);
  wire id_13;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    output supply1 id_2,
    output wor id_3,
    output tri0 id_4
);
  assign id_3 = id_6;
  tri id_7 = id_6;
  buf (id_0, id_7);
  module_0();
endmodule
