INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sources_1/new/moorefsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moorefsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sources_1/new/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Desktop/20174240黄敏轩_实验四摩尔状态机序列检测器/project_4/project_4.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
