15:37:01 INFO  : Registering command handlers for SDK TCF services
15:37:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
15:37:08 INFO  : XSCT server has started successfully.
15:37:13 INFO  : Successfully done setting XSCT server connection channel  
15:37:13 INFO  : Successfully done setting SDK workspace  
15:37:13 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
16:10:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669561580604,  Project:1669557768100
16:10:44 INFO  : Project design_TEST_CDMA_wrapper_hw_platform_0's source hardware specification located at C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:10:48 INFO  : Copied contents of C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf into \design_TEST_CDMA_wrapper_hw_platform_0\system.hdf.
16:10:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:10:57 INFO  : 
16:10:58 INFO  : Updating hardware inferred compiler options for SW_TEST_CDMA.
16:10:58 INFO  : Clearing existing target manager status.
16:10:58 INFO  : Closing and re-opening the MSS file of ther project SW_TEST_CDMA_bsp
16:10:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:11:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:48:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669562878308,  Project:1669561580604
16:48:30 INFO  : Project design_TEST_CDMA_wrapper_hw_platform_0's source hardware specification located at C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:48:32 INFO  : Copied contents of C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf into \design_TEST_CDMA_wrapper_hw_platform_0\system.hdf.
16:48:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:48:42 INFO  : 
16:48:42 INFO  : Updating hardware inferred compiler options for SW_TEST_CDMA.
16:48:42 INFO  : Clearing existing target manager status.
16:48:42 INFO  : Closing and re-opening the MSS file of ther project SW_TEST_CDMA_bsp
16:48:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:48:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:56:17 INFO  : Successfully generated C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\TEST_CDMA\TEST_CDMA.sdk\SW_TEST_CDMA\src\lscript.ld.
16:56:17 INFO  : Applying linker script to all configurations of project SW_TEST_CDMA.
16:56:17 INFO  : Setting rebuild state to true for all configurations of project SW_TEST_CDMA.
17:34:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669566514874,  Project:1669562878308
17:34:04 INFO  : Project design_TEST_CDMA_wrapper_hw_platform_0's source hardware specification located at C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:34:09 INFO  : Copied contents of C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf into \design_TEST_CDMA_wrapper_hw_platform_0\system.hdf.
17:34:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:34:17 INFO  : 
17:34:18 INFO  : Updating hardware inferred compiler options for SW_TEST_CDMA.
17:34:18 INFO  : Clearing existing target manager status.
17:34:18 INFO  : Closing and re-opening the MSS file of ther project SW_TEST_CDMA_bsp
17:34:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:34:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:34:49 INFO  : Successfully generated C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\TEST_CDMA\TEST_CDMA.sdk\SW_TEST_CDMA\src\lscript.ld.
17:34:49 INFO  : Applying linker script to all configurations of project SW_TEST_CDMA.
17:34:49 INFO  : Setting rebuild state to true for all configurations of project SW_TEST_CDMA.
15:49:16 INFO  : Registering command handlers for SDK TCF services
15:49:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
15:49:19 INFO  : XSCT server has started successfully.
15:49:20 INFO  : Successfully done setting XSCT server connection channel  
15:49:20 INFO  : Successfully done setting SDK workspace  
15:49:20 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
17:54:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
17:54:30 INFO  : XSCT server has started successfully.
17:54:30 INFO  : Successfully done setting XSCT server connection channel  
17:54:38 INFO  : Successfully done setting SDK workspace  
17:54:43 INFO  : Registering command handlers for SDK TCF services
17:54:45 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
17:54:45 INFO  : Checking for hwspec changes in the project design_TEST_CDMA_wrapper_hw_platform_1.
17:59:59 INFO  : Registering command handlers for SDK TCF services
18:00:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
18:00:08 INFO  : XSCT server has started successfully.
18:00:12 INFO  : Successfully done setting XSCT server connection channel  
18:00:12 INFO  : Successfully done setting SDK workspace  
18:00:12 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
18:00:12 INFO  : Checking for hwspec changes in the project design_TEST_CDMA_wrapper_hw_platform_1.
18:26:42 INFO  : Registering command handlers for SDK TCF services
18:26:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
18:26:46 INFO  : XSCT server has started successfully.
18:26:47 INFO  : Successfully done setting XSCT server connection channel  
18:26:47 INFO  : Successfully done setting SDK workspace  
18:26:47 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
18:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
18:54:00 INFO  : 'fpga -state' command is executed.
18:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
18:54:00 INFO  : 'jtag frequency' command is executed.
18:54:00 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:00 INFO  : Context for 'APU' is selected.
18:54:00 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
18:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:00 INFO  : Context for 'APU' is selected.
18:54:00 INFO  : 'stop' command is executed.
18:54:01 INFO  : 'ps7_init' command is executed.
18:54:01 INFO  : 'ps7_post_config' command is executed.
18:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:01 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:01 INFO  : Memory regions updated for context APU
18:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:01 INFO  : 'con' command is executed.
18:54:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

18:54:01 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:54:43 INFO  : Disconnected from the channel tcfchan#1.
18:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
18:54:44 INFO  : 'fpga -state' command is executed.
18:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
18:54:45 INFO  : 'jtag frequency' command is executed.
18:54:45 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:45 INFO  : Context for 'APU' is selected.
18:54:46 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
18:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:46 INFO  : Context for 'APU' is selected.
18:54:47 INFO  : 'stop' command is executed.
18:54:47 INFO  : 'ps7_init' command is executed.
18:54:47 INFO  : 'ps7_post_config' command is executed.
18:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:47 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:47 INFO  : Memory regions updated for context APU
18:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:47 INFO  : 'con' command is executed.
18:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

18:54:47 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
18:57:59 INFO  : Disconnected from the channel tcfchan#2.
18:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
18:58:00 INFO  : 'fpga -state' command is executed.
18:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
18:58:00 INFO  : 'jtag frequency' command is executed.
18:58:00 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:00 INFO  : Context for 'APU' is selected.
18:58:03 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
18:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:03 INFO  : Context for 'APU' is selected.
18:58:03 INFO  : 'stop' command is executed.
18:58:03 INFO  : 'ps7_init' command is executed.
18:58:03 INFO  : 'ps7_post_config' command is executed.
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:03 INFO  : Memory regions updated for context APU
18:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:03 INFO  : 'con' command is executed.
18:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

18:58:03 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
19:11:58 INFO  : Disconnected from the channel tcfchan#3.
19:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
19:12:00 INFO  : 'jtag frequency' command is executed.
19:12:00 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
19:12:02 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
19:12:02 INFO  : Context for 'APU' is selected.
19:12:05 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
19:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:05 INFO  : Context for 'APU' is selected.
19:12:05 INFO  : 'stop' command is executed.
19:12:05 INFO  : 'ps7_init' command is executed.
19:12:05 INFO  : 'ps7_post_config' command is executed.
19:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:06 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:06 INFO  : Memory regions updated for context APU
19:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:06 INFO  : 'con' command is executed.
19:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

19:12:06 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
19:12:21 INFO  : Disconnected from the channel tcfchan#4.
19:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
19:12:22 INFO  : 'jtag frequency' command is executed.
19:12:22 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
19:12:25 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
19:12:25 INFO  : Context for 'APU' is selected.
19:12:28 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
19:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:28 INFO  : Context for 'APU' is selected.
19:12:28 INFO  : 'stop' command is executed.
19:12:28 INFO  : 'ps7_init' command is executed.
19:12:28 INFO  : 'ps7_post_config' command is executed.
19:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:28 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:28 INFO  : Memory regions updated for context APU
19:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:29 INFO  : 'con' command is executed.
19:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

19:12:29 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
19:13:17 INFO  : Disconnected from the channel tcfchan#5.
19:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
19:13:18 INFO  : 'jtag frequency' command is executed.
19:13:18 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
19:13:21 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
19:13:21 INFO  : Context for 'APU' is selected.
19:13:24 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
19:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:24 INFO  : Context for 'APU' is selected.
19:13:24 INFO  : 'stop' command is executed.
19:13:24 INFO  : 'ps7_init' command is executed.
19:13:24 INFO  : 'ps7_post_config' command is executed.
19:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:24 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:24 INFO  : Memory regions updated for context APU
19:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:25 INFO  : 'con' command is executed.
19:13:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

19:13:25 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
19:13:58 INFO  : Disconnected from the channel tcfchan#6.
19:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
19:13:59 INFO  : 'jtag frequency' command is executed.
19:13:59 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
19:14:02 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
19:14:02 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
19:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:05 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : 'stop' command is executed.
19:14:05 INFO  : 'ps7_init' command is executed.
19:14:05 INFO  : 'ps7_post_config' command is executed.
19:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:06 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:06 INFO  : Memory regions updated for context APU
19:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:06 INFO  : 'con' command is executed.
19:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

19:14:06 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
19:14:32 INFO  : Disconnected from the channel tcfchan#7.
21:11:14 INFO  : Registering command handlers for SDK TCF services
21:11:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
21:11:20 INFO  : XSCT server has started successfully.
21:11:25 INFO  : Successfully done setting XSCT server connection channel  
21:11:25 INFO  : Successfully done setting SDK workspace  
21:11:25 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
21:11:25 INFO  : Checking for hwspec changes in the project design_TEST_CDMA_wrapper_hw_platform_0.
21:12:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1670095536810,  Project:1670088287585
21:12:06 INFO  : Project design_TEST_CDMA_wrapper_hw_platform_0's source hardware specification located at C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:12:14 INFO  : Copied contents of C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf into \design_TEST_CDMA_wrapper_hw_platform_0\system.hdf.
21:12:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:12:21 INFO  : 
21:12:22 INFO  : Updating hardware inferred compiler options for main.
21:12:22 INFO  : Clearing existing target manager status.
22:21:45 INFO  : Inferring section assignments and sizes from elf file: C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\main\Debug\main.elf
22:21:49 INFO  : Successfully generated C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\main\src\lscript.ld.
22:21:49 INFO  : Applying linker script to all configurations of project main.
22:21:49 INFO  : Setting rebuild state to true for all configurations of project main.
22:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:24:51 INFO  : 'jtag frequency' command is executed.
22:24:51 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:24:53 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
22:24:53 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:54 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : 'stop' command is executed.
22:24:54 INFO  : 'ps7_init' command is executed.
22:24:54 INFO  : 'ps7_post_config' command is executed.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:55 INFO  : Memory regions updated for context APU
22:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:55 INFO  : 'con' command is executed.
22:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:24:55 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
22:27:57 INFO  : Disconnected from the channel tcfchan#1.
22:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:27:59 INFO  : 'jtag frequency' command is executed.
22:27:59 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:28:01 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
22:28:01 INFO  : Context for 'APU' is selected.
22:28:03 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:03 INFO  : Context for 'APU' is selected.
22:28:03 INFO  : 'stop' command is executed.
22:28:03 INFO  : 'ps7_init' command is executed.
22:28:03 INFO  : 'ps7_post_config' command is executed.
22:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:04 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:04 INFO  : Memory regions updated for context APU
22:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:04 INFO  : 'con' command is executed.
22:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:28:04 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
22:28:54 INFO  : Disconnected from the channel tcfchan#2.
22:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:28:55 INFO  : 'fpga -state' command is executed.
22:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:28:55 INFO  : 'jtag frequency' command is executed.
22:28:55 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:55 INFO  : Context for 'APU' is selected.
22:28:55 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:55 INFO  : Context for 'APU' is selected.
22:28:55 INFO  : 'stop' command is executed.
22:28:55 INFO  : 'ps7_init' command is executed.
22:28:55 INFO  : 'ps7_post_config' command is executed.
22:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:56 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:56 INFO  : Memory regions updated for context APU
22:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:56 INFO  : 'con' command is executed.
22:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:28:56 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
22:29:35 INFO  : Disconnected from the channel tcfchan#3.
22:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:29:36 INFO  : 'fpga -state' command is executed.
22:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:29:36 INFO  : 'jtag frequency' command is executed.
22:29:36 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:36 INFO  : Context for 'APU' is selected.
22:29:36 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:36 INFO  : Context for 'APU' is selected.
22:29:37 INFO  : 'stop' command is executed.
22:29:37 INFO  : 'ps7_init' command is executed.
22:29:37 INFO  : 'ps7_post_config' command is executed.
22:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:37 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:37 INFO  : Memory regions updated for context APU
22:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:37 INFO  : 'con' command is executed.
22:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:29:37 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
22:39:33 INFO  : Disconnected from the channel tcfchan#4.
22:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:39:34 INFO  : 'jtag frequency' command is executed.
22:39:34 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:39:36 INFO  : FPGA configured successfully with bitstream "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit"
22:39:36 INFO  : Context for 'APU' is selected.
22:39:36 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:36 INFO  : Context for 'APU' is selected.
22:39:36 INFO  : 'stop' command is executed.
22:39:37 INFO  : 'ps7_init' command is executed.
22:39:37 INFO  : 'ps7_post_config' command is executed.
22:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:37 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1
fpga -file C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/design_TEST_CDMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:37 INFO  : Memory regions updated for context APU
22:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:37 INFO  : 'con' command is executed.
22:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:39:37 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
22:40:46 INFO  : Disconnected from the channel tcfchan#5.
22:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
22:40:47 INFO  : 'fpga -state' command is executed.
22:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
22:40:47 INFO  : 'jtag frequency' command is executed.
22:40:47 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:47 INFO  : Context for 'APU' is selected.
22:40:47 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
22:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:47 INFO  : Context for 'APU' is selected.
22:40:47 INFO  : 'stop' command is executed.
22:40:48 INFO  : 'ps7_init' command is executed.
22:40:48 INFO  : 'ps7_post_config' command is executed.
22:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:48 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:48 INFO  : Memory regions updated for context APU
22:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:48 INFO  : 'con' command is executed.
22:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

22:40:48 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
23:35:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1670106860814,  Project:1670095536810
23:35:04 INFO  : Project design_TEST_CDMA_wrapper_hw_platform_0's source hardware specification located at C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:35:21 INFO  : Copied contents of C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf into \design_TEST_CDMA_wrapper_hw_platform_0\system.hdf.
23:35:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:31 INFO  : 
23:35:32 INFO  : Updating hardware inferred compiler options for main.
23:35:32 INFO  : Clearing existing target manager status.
23:39:33 INFO  : Disconnected from the channel tcfchan#6.
13:13:06 INFO  : Registering command handlers for SDK TCF services
13:13:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\temp_xsdb_launch_script.tcl
13:13:14 INFO  : XSCT server has started successfully.
13:13:14 INFO  : Successfully done setting XSCT server connection channel  
13:13:22 INFO  : Successfully done setting SDK workspace  
13:13:22 INFO  : Processing command line option -hwspec C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper.hdf.
13:13:22 INFO  : Checking for hwspec changes in the project design_TEST_CDMA_wrapper_hw_platform_0.
15:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
15:46:58 INFO  : 'fpga -state' command is executed.
15:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
15:46:58 INFO  : 'jtag frequency' command is executed.
15:46:58 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:58 INFO  : Context for 'APU' is selected.
15:46:58 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
15:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:59 INFO  : Context for 'APU' is selected.
15:46:59 INFO  : 'stop' command is executed.
15:47:00 INFO  : 'ps7_init' command is executed.
15:47:00 INFO  : 'ps7_post_config' command is executed.
15:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:47:01 INFO  : Memory regions updated for context APU
15:47:01 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\boot.tcl'
15:59:28 INFO  : Disconnected from the channel tcfchan#1.
15:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
15:59:29 INFO  : 'fpga -state' command is executed.
15:59:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
15:59:30 INFO  : 'jtag frequency' command is executed.
15:59:30 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:30 INFO  : Context for 'APU' is selected.
15:59:34 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
15:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:34 INFO  : Context for 'APU' is selected.
15:59:34 INFO  : 'stop' command is executed.
15:59:36 INFO  : 'ps7_init' command is executed.
15:59:36 INFO  : 'ps7_post_config' command is executed.
15:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:36 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:37 INFO  : Memory regions updated for context APU
15:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:37 INFO  : 'con' command is executed.
15:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

15:59:37 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:14:04 INFO  : Disconnected from the channel tcfchan#2.
16:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
16:14:05 INFO  : 'fpga -state' command is executed.
16:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
16:14:05 INFO  : 'jtag frequency' command is executed.
16:14:05 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:06 INFO  : Context for 'APU' is selected.
16:14:09 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
16:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:09 INFO  : Context for 'APU' is selected.
16:14:09 INFO  : 'stop' command is executed.
16:14:10 INFO  : 'ps7_init' command is executed.
16:14:10 INFO  : 'ps7_post_config' command is executed.
16:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:11 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:11 INFO  : Memory regions updated for context APU
16:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:11 INFO  : 'con' command is executed.
16:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

16:14:11 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:14:34 INFO  : Disconnected from the channel tcfchan#3.
16:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A" && level==0} -index 1' command is executed.
16:14:36 INFO  : 'fpga -state' command is executed.
16:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B8E7A' is selected.
16:14:36 INFO  : 'jtag frequency' command is executed.
16:14:36 INFO  : Sourcing of 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:36 INFO  : Context for 'APU' is selected.
16:14:40 INFO  : Hardware design information is loaded from 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf'.
16:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:40 INFO  : Context for 'APU' is selected.
16:14:40 INFO  : 'stop' command is executed.
16:14:42 INFO  : 'ps7_init' command is executed.
16:14:42 INFO  : 'ps7_post_config' command is executed.
16:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:42 INFO  : The application 'C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
loadhw -hw C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/design_TEST_CDMA_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
dow C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/Progetti_prova/TEST_CDMA/TEST_CDMA.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:42 INFO  : Memory regions updated for context APU
16:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:43 INFO  : 'con' command is executed.
16:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B8E7A"} -index 0
con
----------------End of Script----------------

16:14:43 INFO  : Launch script is exported to file 'C:\Users\yoxo\OneDrive\Documenti\work_dir\Master_Degree_Thesis\Progetti_prova\TEST_CDMA\TEST_CDMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_main.elf_on_local.tcl'
16:38:11 INFO  : Disconnected from the channel tcfchan#4.
