# compile vhdl design source files
vhdl xil_defaultlib  "../../../ProgettoRetiLogiche2023.srcs/sources_1/new/10730470_10741047.vhd"
vhdl xil_defaultlib  "../../../ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_1.vhd"
vhdl xil_defaultlib  "../../../ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_2.vhd"

# Do not sort compile order
nosort
