{
    "BENCHMARKS": {
        "cf_rca_4": {
            "status": "active",
            "top": "cf_rca_4",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/cf_rca/web_uploads/cf_rca/cf_rca_4.v",
           "CLOCK_DATA": {
            "Clock1": "clock_config_c",
            "Clock2": "clock_main_c"
           }
        },
        "cf_rca_8": {
            "status": "active",
            "top": "cf_rca_4",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/cf_rca/web_uploads/cf_rca/cf_rca_8.v",
           "CLOCK_DATA": {
            "Clock1": "clock_config_c",
            "Clock2": "clock_main_c"
           }
        },
        "cf_rca_16": {
            "status": "active",
            "top": "cf_rca_4",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/cf_rca/web_uploads/cf_rca/cf_rca_16.v",
           "CLOCK_DATA": {
            "Clock1": "clock_config_c",
            "Clock2": "clock_main_c"
           }
        },
        "fpu": {
            "status": "active",
            "top": "fpu",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/fpu/trunk/verilog/fpu.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "jt51": {
            "status": "active",
            "top": "jt51",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/jt51/trunk/jt51/jt51.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "gfx": {
            "status": "active",
            "top": "gfx_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/orsoc_graphics_accelerator/trunk/rtl/verilog/gfx/gfx_top.v",
           "CLOCK_DATA": {
            "Clock1": "wb_clk_i"
           }
        },
        "xgate": {
            "status": "active",
            "top": "xgate_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Coprocessor/xgate/trunk/rtl/verilog/xgate_top.v",
           "CLOCK_DATA": {
            "Clock1": "wbs_clk_i",
            "Clock2": "risc_clk"
           }
        }
    }
}