Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  1 12:37:02 2018
| Host         : DESKTOP-MMLDFG1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   830 |
| Unused register locations in slices containing registers |  1310 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |           13 |
|      6 |            8 |
|      8 |           70 |
|     10 |           41 |
|     12 |           40 |
|     14 |           37 |
|    16+ |          611 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4652 |          831 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2992 |          553 |
| Yes          | No                    | No                     |           41644 |         4815 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10178 |         1235 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                         Enable Signal                                                                                         |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                       |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift           |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                               |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                               |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                             |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                  |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state27                                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_370/SR[0]                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_53_0_2_cast_reg_7104_reg0                                                                                                                |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_19                                                                                                         | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/output6_oc_U/conv1_output6_oc_ram_U/E[0]                                                                                                                              |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_53_0_1_cast_reg_7002_reg0                                                                                                                |                                                                                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_53_0_4_cast_reg_7343_reg0                                                                                                                |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_19                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_169_reg_66240                                                                                                                            | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/w_mid2_reg_6746                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_19                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                     |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_19                                                                                                        | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29191                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_3_fu_423/j_reg_71                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                            |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/i_reg_1390                                                                                                                                       |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                        |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                          |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_3_fu_423/k_reg_820                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                        |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/Q[0]                                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/ap_NS_fsm1                                                                                                                                    | design_1_i/conv1_0/inst/grp_store_output_fu_472/i_reg_79                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state4                                                                                                                                 |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_2_fu_433/k_reg_800                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/grp_maxpool_2_fu_390_output_r_we0                                                                                                                | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/w_reg_1140                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state25                                                                                                                                                     |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state3                                                                                                                                 |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_NS_fsm10_out                                                                                                                                  | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/h_reg_103                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_53_0_3_cast_reg_7226_reg0                                                                                                                |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_2_fu_433/j_reg_69                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ci_mid2_reg_5180                                                                                                                             | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ci_mid2_reg_518[4]_i_1_n_19                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_NS_fsm16_out                                                                                                                            | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/i_reg_97                                                                                                       |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_CS_fsm_state2                                                                                                                           |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                     |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_NS_fsm1                                                                                                                                          | design_1_i/conv1_0/inst/grp_relu_1_fu_418/j_reg_69                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state6                                                                                                                                    | design_1_i/conv1_0/inst/grp_relu_1_fu_418/k_reg_800                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state9                                                                                                                               |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_CS_fsm_state2                                                                                                                                 |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_NS_fsm11_out                                                                                                                                  | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/c_reg_86                                                                                                             |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                   |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_NS_fsm10_out                                                                                                                                     | design_1_i/conv1_0/inst/grp_relu_4_fu_428/i_reg_54                                                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ci_1_reg_5740                                                                                                                                |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_100_reg_19060                                                                                                                             |                                                                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/indvar_flatten1_reg_1190                                                                                                                   | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/indvar_flatten_reg_163[3]                                                                                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/h_reg_6030                                                                                                                                    | design_1_i/conv1_0/inst/grp_convulution1_fu_362/h_reg_603                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/h_mid_reg_17220                                                                                                                               |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/exitcond2_mid_reg_16940                                                                                                                       | design_1_i/conv1_0/inst/grp_convulution1_fu_362/w_mid2_reg_1703                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/exitcond_flatten2_reg_4700                                                                                                                 |                                                                                                                                                                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage74                                                                                                                        | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__4_n_19                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/i_reg_69_reg[4]_0[0]                                                                                                                          | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/i_reg_69                                                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/p_4_in                                                                                                                                        |                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_NS_fsm10_out                                                                                                                                     | design_1_i/conv1_0/inst/grp_relu_3_fu_423/i_reg_60                                                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/p_3_in                                                                                                                                         |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/Q[1]                                                                                                                                           | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state9                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_CS_fsm_state2                                                                                                                               |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_NS_fsm1                                                                                                                                     | design_1_i/conv1_0/inst/grp_store_input_fu_447/i_reg_77                                                                                                           |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                        |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                         | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/j_reg_690                                                                                                                                           |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/j_reg_690                                                                                                                                           |                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/h_reg_1030                                                                                                                                       |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/j_reg_940                                                                                                                                    |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state58                                                                                                                                     |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state33                                                                                                                                     |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state18                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_reg_548                                                                                                                 |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state208                                                                                                                                    |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state43                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_1_reg_571                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state158                                                                                                                                    |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state21                                                                                                                                                     |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state183                                                                                                                                    |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/Q[3]                                                                                                                                         | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/co_reg_130                                                                                                       |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state233                                                                                                                                    |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                            |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state68                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_2_reg_594                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ap_CS_fsm_state2                                                                                                                             |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/p_4_in                                                                                                                                        |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/grp_store_bias_5_fu_456_bias_oc_we0                                                                                                           | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/i_reg_71                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state23                                                                                                                                                     | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/SR[0]                                                                                                            |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                   |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/output5_oc_0_0_U/conv1_bias_5_oc_ram_U/E[0]                                                                                                                           |                                                                                                                                                                   |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/waddr                                                                                                                                               |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/p_1_in                                                                                                                                       |                                                                                                                                                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/l_reg_1080                                                                                                                                 |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state133                                                                                                                                    |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state143                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_5_reg_663                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state108                                                                                                                                    |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                          |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state93                                                                                                                                     | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_s_reg_617                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state118                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_4_reg_640                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state83                                                                                                                                     |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state193                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_7_reg_709                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state168                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_6_reg_686                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state8                                                                                                                                      |                                                                                                                                                                   |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state218                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_8_reg_732                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state243                                                                                                                                    | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_9_reg_755                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage12                                                                                                                         | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                     |                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_19                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_19                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/conv1_fmul_32ns_3cud_U43/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/conv1_fmul_32ns_3cud_U44/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_362/conv1_fmul_32ns_3cud_U24/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/j_reg_650                                                                                                                                           |                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/conv1_fmul_32ns_3cud_U59/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ci_mid2_reg_5180                                                                                                                             |                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/j_reg_710                                                                                                                                           |                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                |                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/h_reg_970                                                                                                                                        |                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_19                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_fc_6_fu_370/conv1_fmul_32ns_3cud_U65/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_19                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/E[0]                                                                                                                              | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_362/conv1_fmul_32ns_3cud_U25/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_19                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                 |                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/indvar_flatten_next4_reg_5060                                                                                                                |                                                                                                                                                                   |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                           |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/output_addr_reg_2660                                                                                                                                |                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_block_pp0_stage0_subdone6_in                                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/k_reg_760                                                                                                                                           |                                                                                                                                                                   |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_100_reg_19060                                                                                                                             | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_100_reg_1906                                                                                                  |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/j_reg_1560                                                                                                                                       |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_mid2_58_reg_17400                                                                                                                         |                                                                                                                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/k_reg_820                                                                                                                                           |                                                                                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_39_0_2_reg_17780                                                                                                                          |                                                                                                                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                                                                      |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_39_0_4_reg_18270                                                                                                                          |                                                                                                                                                                   |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6432                                                                                                                                      | design_1_i/conv1_0/inst/grp_convulution1_fu_362/indvar_flatten_next_reg_1935                                                                                      |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/k_reg_800                                                                                                                                           |                                                                                                                                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[11][0]                                                     |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                  | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                      |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/j_reg_1620                                                                                                                                       |                                                                                                                                                                   |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/k_reg_800                                                                                                                                           |                                                                                                                                                                   |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/output_addr_reg_2940                                                                                                                                |                                                                                                                                                                   |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/indvar_flatten_next5_reg_66100                                                                                                               |                                                                                                                                                                   |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_169_reg_66240                                                                                                                            |                                                                                                                                                                   |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/output_addr_reg_2880                                                                                                                                |                                                                                                                                                                   |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/w_reg_1080                                                                                                                                       |                                                                                                                                                                   |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                      |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/output_addr_reg_2940                                                                                                                                |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/indvar_flatten_next3_reg_16380                                                                                                                |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                            |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/j_reg_1190                                                                                                                                 |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_111_reg_22100                                                                                                                             |                                                                                                                                                                   |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/w_reg_1140                                                                                                                                       |                                                                                                                                                                   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_169_reg_66240                                                                                                                            | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_50_1_mid2_reg_6763                                                                                           |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_352_reg_8467_reg0                                                                                                                        |                                                                                                                                                                   |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                             |                                                                                                                                                                   |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_344_reg_7965_reg0                                                                                                                        |                                                                                                                                                                   |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/indvar_flatten_next_reg_5380                                                                                                                 |                                                                                                                                                                   |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                   |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_360_reg_8969_reg0                                                                                                                        |                                                                                                                                                                   |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/tmp_4_reg_5170                                                                                                                             |                                                                                                                                                                   |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/indvar_flatten1_reg_1190                                                                                                                   |                                                                                                                                                                   |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/i_reg_1300                                                                                                                                 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/i_reg_130                                                                                                      |                2 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_354_reg_8517_reg0                                                                                                                        |                                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_346_reg_8015_reg0                                                                                                                        |                                                                                                                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_327_reg_6920_reg0                                                                                                                        |                                                                                                                                                                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                |                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_338_reg_7513_reg0                                                                                                                        |                                                                                                                                                                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                |                                                                                                                                                                   |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_362_reg_9019_reg0                                                                                                                        |                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                  |                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_340_reg_7559_reg0                                                                                                                        |                                                                                                                                                                   |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/indvar_flatten_next_reg_67870                                                                                                                |                                                                                                                                                                   |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_348_reg_8061_reg0                                                                                                                        |                                                                                                                                                                   |               14 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_356_reg_8563_reg0                                                                                                                        |                                                                                                                                                                   |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/exitcond2_mid_reg_16940                                                                                                                       |                                                                                                                                                                   |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                        | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/conv1_fmul_32ns_3cud_U44/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]        |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_fc_6_fu_370/conv1_fmul_32ns_3cud_U65/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                 |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/conv1_fmul_32ns_3cud_U43/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]        |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/conv1_fmul_32ns_3cud_U59/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]        |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_362/conv1_fmul_32ns_3cud_U24/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/grp_convulution1_fu_362/conv1_fmul_32ns_3cud_U25/conv1_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]         |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                            |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/tmp_156_reg_5430                                                                                                                             |                                                                                                                                                                   |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_201_reg_7445_reg0                                                                                                                        |                                                                                                                                                                   |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ap_phi_mux_indvar_flatten4_phi_fu_145_p41                                                                                                    | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ci_reg_197                                                                                                       |               10 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/indvar_flatten1_reg_1190                                                                                                                   | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/k_reg_185[2]_i_1_n_19                                                                                          |                8 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state32                                                                                                                                     |                                                                                                                                                                   |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                     |                                                                                                                                                                   |                8 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_174_reg_69460                                                                                                                            |                                                                                                                                                                   |               17 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                   |                                                                                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                     |                                                                                                                                                                   |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/ap_NS_fsm15_out                                                                                                                                |                                                                                                                                                                   |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/data_p2_reg[29][0]                                                                                                                            |                                                                                                                                                                   |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                      | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_CS_fsm_state7                                                                                                                                      |                                                                                                                                                                   |               12 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/ap_NS_fsm17_out                                                                                                                            |                                                                                                                                                                   |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_NS_fsm1                                                                                                                                 |                                                                                                                                                                   |                4 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm120_out                                                                                                                                      |                                                                                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_396_reg_90910                                                                                                                            |                                                                                                                                                                   |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/ap_NS_fsm16_out                                                                                                                              |                                                                                                                                                                   |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm12_out                                                                                                                                       |                                                                                                                                                                   |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                4 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                              | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rreq/push                                                                                                                      |                                                                                                                                                                   |                5 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                  | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_phi_mux_indvar_flatten3_phi_fu_574_p41                                                                                                     | design_1_i/conv1_0/inst/grp_convulution1_fu_362/co_reg_581                                                                                                        |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                   | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_fu_480/p_0_in                                                                                                                                          |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/ap_CS_fsm_state3                                                                                                                              |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/weights_addr_read_reg_5340                                                                                                                 |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state26                                                                                                                                                     |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/ap_CS_fsm_state22                                                                                                                                                     |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                       |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                    |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                    |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                      |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                      |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/ar_hs                                                                                                                                               |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_6[31]_i_1_n_19                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights[31]_i_1_n_19                                                                                                                            | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_3[31]_i_1_n_19                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_output_r[31]_i_1_n_19                                                                                                                           | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_5[31]_i_1_n_19                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias[31]_i_1_n_19                                                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_weights_6[31]_i_1_n_19                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_5[31]_i_1_n_19                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/int_bias_3[31]_i_1_n_19                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/p_0_in0                                                                                                                                             | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                     |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                        |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                     |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                   |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/fifo_wreq/push                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                   |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                   |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_fcmp_32ns_3dEe_U75/conv1_ap_fcmp_0_no_dsp_32_u/p_0_in                                                                                                           |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/ap_CS_fsm_state22                                                                                                                            |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/input_load_reg_5690                                                                                                                          |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/sum_2_reg_185[31]_i_2_n_19                                                                                                                   | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/sum_2_reg_185[31]_i_1_n_19                                                                                       |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_5_fu_382/tmp_19_reg_5790                                                                                                                              |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/bias_load_reg_95860                                                                                                                          |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_8_53_reg_720[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_8_reg_732                                                                                                               |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30010                                                                                                                                    |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30480                                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29950                                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30360                                                                                                                                    |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_299514                                                                                                                                   |                                                                                                                                                                   |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30540                                                                                                                                    |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30300                                                                                                                                    |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30070                                                                                                                                    |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30120                                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30420                                                                                                                                    |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30240                                                                                                                                    |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_30180                                                                                                                                    |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_20_reg_95910                                                                                                                             |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28783                                                                                                                                    |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29750                                                                                                                                    |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/E[0]                                                                                                                                         | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/co_reg_2801                                                                                                      |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/q0_reg[0][0]                                                                                                                                 |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage7                                                                                                                          |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/bias_load_reg_22050                                                                                                                           |                                                                                                                                                                   |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7620                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7320                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7420                                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7520                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7830                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7370                                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7470                                                                                                                                      |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7780                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7570                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7730                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7680                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/sum_2_2_2_reg_21950                                                                                                                           |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7270                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_41_4_4_reg_21900                                                                                                                          |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/E[0]                                                                                                                                          |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm130_out                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm135_out                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm138_out                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm125_out                                                                                                                                      |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm141_out                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm137_out                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm139_out                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm123_out                                                                                                                                      |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm140_out                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm136_out                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm132_out                                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm143_out                                                                                                                                      |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm134_out                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm128_out                                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm129_out                                                                                                                                      |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm126_out                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm127_out                                                                                                                                      |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm142_out                                                                                                                                      |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm131_out                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm124_out                                                                                                                                      |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/reg_7940                                                                                                                                              |                                                                                                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/reg_7890                                                                                                                                              |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_1_32_reg_559[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_1_reg_571                                                                                                               |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_2_35_reg_582[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_2_reg_594                                                                                                               |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_3_38_reg_605[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_s_reg_617                                                                                                               |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_5_44_reg_651[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_5_reg_663                                                                                                               |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_6_47_reg_674[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_6_reg_686                                                                                                               |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_s_reg_536[31]_i_1_n_19                                                                                                                            | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_reg_548                                                                                                                 |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/tmp_7_50_reg_697[31]_i_1_n_19                                                                                                                         | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_7_reg_709                                                                                                               |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/E[0]                                                                                                                                                  |                                                                                                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm[107]                                                                                                                                        | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_4_reg_640                                                                                                               |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm[232]                                                                                                                                        | design_1_i/conv1_0/inst/grp_fc_6_fu_370/c_9_reg_755                                                                                                               |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/q0_reg[0][0]                                                                                                                                          |                                                                                                                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/conv1_fcmp_32ns_3dEe_U35/conv1_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                        |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_CS_fsm_state7                                                                                                                                 |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/conv1_fcmp_32ns_3dEe_U53/conv1_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                        |                                                                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_CS_fsm_state7                                                                                                                                 |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_4_fu_428/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_2_fu_433/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_1_fu_418/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_relu_3_fu_423/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/grp_store_bias_3_fu_464_m_axi_bias_RREADY                                                                                                     |                                                                                                                                                                   |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_3_fu_464/p_0_in                                                                                                                                        |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_5_fu_456/grp_store_bias_5_fu_456_m_axi_bias_RREADY                                                                                                     |                                                                                                                                                                   |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_bias_fu_480/grp_store_bias_fu_480_m_axi_bias_RREADY                                                                                                         |                                                                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/pop                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                    |                                                                                                                                                                   |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                    |                                                                                                                                                                   |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/pop                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                5 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                               |                                                                                                                                                                   |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                          |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                    | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                        |                5 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/ap_NS_fsm1                                                                                                                                       | design_1_i/conv1_0/inst/grp_maxpool_2_fu_390/i_reg_139                                                                                                            |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/ap_NS_fsm1                                                                                                                                       | design_1_i/conv1_0/inst/grp_maxpool_4_fu_396/i_reg_133                                                                                                            |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                      |                                                                                                                                                                   |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                      |                                                                                                                                                                   |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/tmp_14_reg_1880                                                                                                                                |                                                                                                                                                                   |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                     |                                                                                                                                                                   |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                         |                                                                                                                                                                   |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rreq/push                                                                                                                     |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                               |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                              |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                    |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                |                                                                                                                                                                   |                6 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                   |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                           |                                                                                                                                                                   |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                    |                                                                                                                                                                   |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                       |                                                                                                                                                                   |                5 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                  |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                    |                                                                                                                                                                   |                6 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                6 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                    |                                                                                                                                                                   |                5 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                   |                5 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                |                                                                                                                                                                   |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/q_reg[0][0]                                                                                                              | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                   |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                |                                                                                                                                                                   |                8 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/ap_block_pp0_stage0_subdone6_in                                                                                                            |                                                                                                                                                                   |               10 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/tmp_21_reg_2550                                                                                                                              |                                                                                                                                                                   |               11 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                6 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                    |               18 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               17 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               18 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_fu_438/grp_store_weights_fu_438_m_axi_weights_RREADY                                                                                                |                                                                                                                                                                   |                9 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/buff_wdata/pop                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/buff_rdata/push                                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_output_fu_472/E[0]                                                                                                                                          | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/buff_rdata/push                                                                                                                    | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/push                                                                                                                      | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |               19 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/tmp_17_reg_3380                                                                                                                            |                                                                                                                                                                   |               12 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_input_fu_447/input_addr_read_reg_217_reg[0]_0[0]                                                                                                            |                                                                                                                                                                   |               10 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                        |                                                                                                                                                                   |                8 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |                8 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_171_reg_68020                                                                                                                            |                                                                                                                                                                   |               16 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                      |                                                                                                                                                                   |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                 |                                                                                                                                                                   |                8 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_3_fu_410/E[0]                                                                                                                                       |                                                                                                                                                                   |               18 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                               |                                                                                                                                                                   |                9 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                    |                                                                                                                                                                   |                9 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                    |                                                                                                                                                                   |                9 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_store_weights_5_fu_402/tmp_11_reg_5230                                                                                                                            |                                                                                                                                                                   |               12 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                     |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                   |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                   |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               14 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               15 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                             |                                                                                                                                                                   |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               17 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                 |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                     |                                                                                                                                                                   |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_511_reg_93660                                                                                                                            |                                                                                                                                                                   |               19 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               13 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               12 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                9 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               13 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |                9 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                8 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               12 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               10 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm116_out                                                                                                                                      |                                                                                                                                                                   |               18 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm16_out                                                                                                                                       |                                                                                                                                                                   |               19 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                       | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               16 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm112_out                                                                                                                                      |                                                                                                                                                                   |               18 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                     | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |                9 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm114_out                                                                                                                                      |                                                                                                                                                                   |               19 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm110_out                                                                                                                                      |                                                                                                                                                                   |               20 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm18_out                                                                                                                                       |                                                                                                                                                                   |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm14_out                                                                                                                                       |                                                                                                                                                                   |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_fc_6_fu_370/ap_NS_fsm118_out                                                                                                                                      |                                                                                                                                                                   |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                              |               13 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               14 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                  |               15 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |               14 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29339                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_0_0_2_reg_7099_reg[0]_0[0]                                                                                                            |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_294710                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28785                                                                                                                                    |                                                                                                                                                                   |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287817                                                                                                                                   |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage5                                                                                                                          |                                                                                                                                                                   |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29479                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2954                                                                                                                                     |                                                                                                                                                                   |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29618                                                                                                                                    |                                                                                                                                                                   |               24 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29619                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29818                                                                                                                                    |                                                                                                                                                                   |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29817                                                                                                                                    |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29819                                                                                                                                    |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2968                                                                                                                                     |                                                                                                                                                                   |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_296110                                                                                                                                   |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_0_1_1_reg_7216[31]_i_1_n_19                                                                                                           |                                                                                                                                                                   |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage8                                                                                                                          |                                                                                                                                                                   |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_4_3_5_reg_95460                                                                                                                       |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_4_4_1_reg_9556[31]_i_1_n_19                                                                                                           |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_4_4_3_reg_95660                                                                                                                       |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/tmp_55_4_3_3_reg_95360                                                                                                                       |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_phi_mux_indvar_flatten3_phi_fu_574_p41                                                                                                     |                                                                                                                                                                   |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage22                                                                                                                        |                                                                                                                                                                   |               20 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28915                                                                                                                                    |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_643254_out                                                                                                                                |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6432                                                                                                                                      |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage18                                                                                                                        |                                                                                                                                                                   |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29191131_out                                                                                                                             |                                                                                                                                                                   |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage21                                                                                                                        |                                                                                                                                                                   |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28787                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2885                                                                                                                                     |                                                                                                                                                                   |               44 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7072                                                                                                                                      |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6672                                                                                                                                      |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7271                                                                                                                                      |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287812                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290510                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287810                                                                                                                                   |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_667249_out                                                                                                                                |                                                                                                                                                                   |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287817188_out                                                                                                                            |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28788                                                                                                                                    |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29055                                                                                                                                    |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage15                                                                                                                        |                                                                                                                                                                   |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_687245_out                                                                                                                                |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28789                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28784                                                                                                                                    |                                                                                                                                                                   |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287814                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290513                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage17                                                                                                                        |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6872                                                                                                                                      |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28660                                                                                                                                    |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage16                                                                                                                        |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287811                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_41_4_2_reg_21800                                                                                                                          |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage20                                                                                                                        |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287816                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/tmp_41_3_3_reg_21600                                                                                                                          |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287815                                                                                                                                   |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage19                                                                                                                        |                                                                                                                                                                   |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290511                                                                                                                                   |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29058                                                                                                                                    |                                                                                                                                                                   |                9 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_293311                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2912                                                                                                                                     |                                                                                                                                                                   |               26 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29199                                                                                                                                    |                                                                                                                                                                   |               19 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29331                                                                                                                                    |                                                                                                                                                                   |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290516                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_293310                                                                                                                                   |                                                                                                                                                                   |                9 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29052                                                                                                                                    |                                                                                                                                                                   |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290516151_out                                                                                                                            |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_291911                                                                                                                                   |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_291910                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2988                                                                                                                                     |                                                                                                                                                                   |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290512                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29053                                                                                                                                    |                                                                                                                                                                   |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290515                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29054                                                                                                                                    |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_287813                                                                                                                                   |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29056                                                                                                                                    |                                                                                                                                                                   |               28 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29057                                                                                                                                    |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_290514                                                                                                                                   |                                                                                                                                                                   |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28911                                                                                                                                    |                                                                                                                                                                   |                9 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28917                                                                                                                                    |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28912                                                                                                                                    |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289116169_out                                                                                                                            |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28919                                                                                                                                    |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289113                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289111                                                                                                                                   |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289116                                                                                                                                   |                                                                                                                                                                   |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289112                                                                                                                                   |                                                                                                                                                                   |               11 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28918                                                                                                                                    |                                                                                                                                                                   |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28914                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               10 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28913                                                                                                                                    |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage6                                                                                                                         |                                                                                                                                                                   |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289115                                                                                                                                   |                                                                                                                                                                   |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_289110                                                                                                                                   |                                                                                                                                                                   |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28916                                                                                                                                    |                                                                                                                                                                   |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2926                                                                                                                                     |                                                                                                                                                                   |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29059                                                                                                                                    |                                                                                                                                                                   |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2940                                                                                                                                     |                                                                                                                                                                   |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_2898                                                                                                                                     |                                                                                                                                                                   |               33 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_28786                                                                                                                                    |                                                                                                                                                                   |               24 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_294711                                                                                                                                   |                                                                                                                                                                   |               15 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_INPUT_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               10 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               12 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               13 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                       |                                                                                                                                                                   |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                      |                                                                                                                                                                   |                9 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_OUTPUT_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               14 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               10 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_WEIGHT_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               15 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                  | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |               13 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               11 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               12 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                   |               10 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               10 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                     |                                                                                                                                                                   |               13 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                      |                                                                                                                                                                   |               10 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                       |                                                                                                                                                                   |               13 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               32 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               31 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               31 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                    |               30 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               14 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               16 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |               15 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                   |               16 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                   |               10 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage23                                                                                                                        |                                                                                                                                                                   |               31 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                   |               12 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                   |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                   |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                   |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage49                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage27                                                                                                                        |                                                                                                                                                                   |               28 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage26                                                                                                                        |                                                                                                                                                                   |               26 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage28                                                                                                                        |                                                                                                                                                                   |               30 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage32                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage29                                                                                                                        |                                                                                                                                                                   |               47 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage30                                                                                                                        |                                                                                                                                                                   |               41 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage31                                                                                                                        |                                                                                                                                                                   |               28 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage3                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage2                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage1                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage25                                                                                                                        |                                                                                                                                                                   |               19 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/E[0]                                                                                                                                         |                                                                                                                                                                   |               37 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29811                                                                                                                                    |                                                                                                                                                                   |               34 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/reg_29471121_out                                                                                                                             |                                                                                                                                                                   |               35 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_7070                                                                                                                                      |                                                                                                                                                                   |               33 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage24                                                                                                                        |                                                                                                                                                                   |               23 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6870                                                                                                                                      |                                                                                                                                                                   |               32 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage61                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage54                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage58                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage34                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage33                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage37                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_6670                                                                                                                                      |                                                                                                                                                                   |               30 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/reg_661                                                                                                                                       |                                                                                                                                                                   |               56 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage52                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage43                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage36                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/h_reg_6030                                                                                                                                    |                                                                                                                                                                   |               32 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage4                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage3                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage41                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage38                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage5                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage45                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage44                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage46                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage12                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage50                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage11                                                                                                                         |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage2                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage48                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage10                                                                                                                         |                                                                                                                                                                   |               28 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage74                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage47                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage72                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage40                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage73                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage69                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage62                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage57                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage51                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage67                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage42                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage53                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage4                                                                                                                          |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage39                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage66                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage68                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage60                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage70                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage64                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage55                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage71                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage56                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage35                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage59                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage65                                                                                                                        |                                                                                                                                                                   |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage9                                                                                                                          |                                                                                                                                                                   |               25 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage1                                                                                                                          |                                                                                                                                                                   |               18 |            276 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage0                                                                                                                         |                                                                                                                                                                   |               24 |            296 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convolution_3_fu_354/ap_CS_fsm_pp0_stage63                                                                                                                        |                                                                                                                                                                   |               20 |            300 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/grp_convulution1_fu_362/ap_CS_fsm_pp0_stage0                                                                                                                          |                                                                                                                                                                   |               27 |            312 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1_0/inst/conv1_CTL_s_axi_U/ap_NS_fsm112_out                                                                                                                                    |                                                                                                                                                                   |               71 |            600 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | design_1_i/conv1_0/inst/conv1_DATA_BIAS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                         |              232 |           1348 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               |                                                                                                                                                                   |              836 |           4662 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


