
*** Running vivado
    with args -log circuit_tr_signal.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source circuit_tr_signal.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source circuit_tr_signal.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2885.676 ; gain = 200.098 ; free physical = 13365 ; free virtual = 22642
Command: link_design -top circuit_tr_signal -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/design_1_affhexPmodSSD_v3_0_0.dcp' for cell 'design_1_i/M10_conversion_affichage'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/design_1_sig_fct_sat_dure_0_0.dcp' for cell 'design_1_i/M2_fonction_distortion_dure1'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/design_1_sig_fct_sat_dure_0_1.dcp' for cell 'design_1_i/M3_fonction_distorsion_dure2'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_sig_fct_3_0_0/design_1_sig_fct_3_0_0.dcp' for cell 'design_1_i/M4_fonction3'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_1_0_0/design_1_calcul_param_1_0_0.dcp' for cell 'design_1_i/M5_parametre_1'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_2_0_0/design_1_calcul_param_2_0_0.dcp' for cell 'design_1_i/M6_parametre_2'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_calcul_param_3_0_0/design_1_calcul_param_3_0_0.dcp' for cell 'design_1_i/M7_parametre_3'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/design_1_module_commande_0_0.dcp' for cell 'design_1_i/M8_commande'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_0/design_1_mux4_0_0.dcp' for cell 'design_1_i/Multiplexeur_choix_fonction'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux4_0_1/design_1_mux4_0_1.dcp' for cell 'design_1_i/Multiplexeur_choix_parametre'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/design_1_mef_decod_i2s_v1b_0_0.dcp' for cell 'design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_0/design_1_compteur_nbits_0_0.dcp' for cell 'design_1_i/M1_decodeur_i2s/compteur_7bits'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_0/design_1_reg_24b_0_0.dcp' for cell 'design_1_i/M1_decodeur_i2s/registre_24bits_droite'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_24b_0_1/design_1_reg_24b_0_1.dcp' for cell 'design_1_i/M1_decodeur_i2s/registre_24bits_gauche'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_0_0/design_1_reg_dec_24b_0_0.dcp' for cell 'design_1_i/M1_decodeur_i2s/registre_decalage_24bits'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_compteur_nbits_0_1/design_1_compteur_nbits_0_1.dcp' for cell 'design_1_i/M9_codeur_i2s/compteur_nbits_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/design_1_mef_cod_i2s_vsb_0_0.dcp' for cell 'design_1_i/M9_codeur_i2s/mef_cod_i2s_vsb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_mux2_0_0/design_1_mux2_0_0.dcp' for cell 'design_1_i/M9_codeur_i2s/mux2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/design_1_reg_dec_24b_fd_0_0.dcp' for cell 'design_1_i/M9_codeur_i2s/reg_dec_24b_fd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/M9_codeur_i2s/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.676 ; gain = 0.000 ; free physical = 13025 ; free virtual = 22310
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/constrs_1/imports/new/circuit_tr_signal.xdc]
Finished Parsing XDC File [/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.srcs/constrs_1/imports/new/circuit_tr_signal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.676 ; gain = 0.000 ; free physical = 12929 ; free virtual = 22207
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port io_ac_sda expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2885.676 ; gain = 0.000 ; free physical = 12910 ; free virtual = 22196

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 264a35849

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.676 ; gain = 0.000 ; free physical = 12549 ; free virtual = 21833

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[4]_i_1 into driver instance inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_init_codec/inst_ctrl_i2c/inst_i2c_master/io_ac_scl_IOBUF_inst_i_1 into driver instance inst_init_codec/inst_ctrl_i2c/inst_i2c_master/io_ac_scl_IOBUF_inst_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_init_codec/inst_ctrl_i2c/inst_i2c_master/io_ac_sda_OBUFT_inst_i_2 into driver instance inst_init_codec/inst_ctrl_i2c/inst_i2c_master/io_ac_sda_OBUFT_inst_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2031debe6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-389] Phase Retarget created 58 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2523977ee

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff7c2eb4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff7c2eb4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ff7c2eb4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff7c2eb4

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              58  |              87  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               7  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601
Ending Logic Optimization Task | Checksum: 228825384

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12322 ; free virtual = 21601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 228825384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12321 ; free virtual = 21601

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 228825384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12321 ; free virtual = 21601

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12321 ; free virtual = 21601
Ending Netlist Obfuscation Task | Checksum: 228825384

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.746 ; gain = 0.000 ; free physical = 12321 ; free virtual = 21601
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.746 ; gain = 141.070 ; free physical = 12321 ; free virtual = 21601
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3072.703 ; gain = 5.938 ; free physical = 12319 ; free virtual = 21599
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_tr_signal_drc_opted.rpt -pb circuit_tr_signal_drc_opted.pb -rpx circuit_tr_signal_drc_opted.rpx
Command: report_drc -file circuit_tr_signal_drc_opted.rpt -pb circuit_tr_signal_drc_opted.pb -rpx circuit_tr_signal_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port io_ac_sda expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12265 ; free virtual = 21549
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13b93a99e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12265 ; free virtual = 21549
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12265 ; free virtual = 21549

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/o_str_dat_INST_0' is driving clock pin of 22 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/M5_parametre_1/U0/counter_reg[5] {FDRE}
	design_1_i/M5_parametre_1/U0/counter_buffer_reg[3] {FDRE}
	design_1_i/M5_parametre_1/U0/counter_reg[4] {FDRE}
	design_1_i/M5_parametre_1/U0/FSM_onehot_counter_state_reg[1] {FDRE}
	design_1_i/M5_parametre_1/U0/counter_reg[8] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b3843f97

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12268 ; free virtual = 21556

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f2023856

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21560

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f2023856

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21560
Phase 1 Placer Initialization | Checksum: f2023856

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12271 ; free virtual = 21561

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 101a283aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12264 ; free virtual = 21555

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11c030498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12264 ; free virtual = 21555

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11c030498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12264 ; free virtual = 21555

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 113 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 33 nets or LUTs. Breaked 0 LUT, combined 33 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12248 ; free virtual = 21544

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             33  |                    33  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             33  |                    33  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1a0952463

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12248 ; free virtual = 21544
Phase 2.4 Global Placement Core | Checksum: 2154659ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544
Phase 2 Global Placement | Checksum: 2154659ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba20ecc9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e2ba8cbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21543

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 50259d48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21543

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13399f62f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21543

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: aa1c1b8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bb7cc893

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11e086dfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544
Phase 3 Detail Placement | Checksum: 11e086dfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21544

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13b8840de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.498 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fba1f883

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1461f2b14

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
Phase 4.1.1.1 BUFG Insertion | Checksum: 13b8840de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.498. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cf687b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
Phase 4.1 Post Commit Optimization | Checksum: cf687b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cf687b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cf687b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
Phase 4.3 Placer Reporting | Checksum: cf687b5d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18afe7dcc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
Ending Placer Task | Checksum: 114c6839d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12246 ; free virtual = 21544
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12247 ; free virtual = 21547
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file circuit_tr_signal_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12231 ; free virtual = 21529
INFO: [runtcl-4] Executing : report_utilization -file circuit_tr_signal_utilization_placed.rpt -pb circuit_tr_signal_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file circuit_tr_signal_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12236 ; free virtual = 21534
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12235 ; free virtual = 21535
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2cd4f241 ConstDB: 0 ShapeSum: e7f1915c RouteDB: 0
Post Restoration Checksum: NetGraph: bfb5e1e0 NumContArr: f95d1223 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1b912f403

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12154 ; free virtual = 21461

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b912f403

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12158 ; free virtual = 21466

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b912f403

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12126 ; free virtual = 21435

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b912f403

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12126 ; free virtual = 21435
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116058d9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12121 ; free virtual = 21431
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.416 | TNS=0.000  | WHS=-0.142 | THS=-3.741 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.018018 %
  Global Horizontal Routing Utilization  = 0.0234375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 966
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 953
  Number of Partially Routed Nets     = 13
  Number of Node Overlaps             = 75

Phase 2 Router Initialization | Checksum: 103db3110

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12124 ; free virtual = 21434

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 103db3110

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3219.238 ; gain = 0.000 ; free physical = 12124 ; free virtual = 21434
Phase 3 Initial Routing | Checksum: 180844161

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.333 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cc54a1fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.333 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 202de2392

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434
Phase 4 Rip-up And Reroute | Checksum: 202de2392

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 202de2392

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 202de2392

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434
Phase 5 Delay and Skew Optimization | Checksum: 202de2392

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145616357

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.448 | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22a22fca1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434
Phase 6 Post Hold Fix | Checksum: 22a22fca1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.359797 %
  Global Horizontal Routing Utilization  = 0.34421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a900e0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.121 ; gain = 2.883 ; free physical = 12124 ; free virtual = 21434

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a900e0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3224.121 ; gain = 4.883 ; free physical = 12124 ; free virtual = 21434

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f344cb0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3272.145 ; gain = 52.906 ; free physical = 12124 ; free virtual = 21434

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.448 | TNS=0.000  | WHS=0.155  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f344cb0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3272.145 ; gain = 52.906 ; free physical = 12124 ; free virtual = 21434
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3272.145 ; gain = 52.906 ; free physical = 12149 ; free virtual = 21459

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3272.145 ; gain = 52.906 ; free physical = 12149 ; free virtual = 21459
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3272.145 ; gain = 0.000 ; free physical = 12149 ; free virtual = 21455
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_tr_signal_drc_routed.rpt -pb circuit_tr_signal_drc_routed.pb -rpx circuit_tr_signal_drc_routed.rpx
Command: report_drc -file circuit_tr_signal_drc_routed.rpt -pb circuit_tr_signal_drc_routed.pb -rpx circuit_tr_signal_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file circuit_tr_signal_methodology_drc_routed.rpt -pb circuit_tr_signal_methodology_drc_routed.pb -rpx circuit_tr_signal_methodology_drc_routed.rpx
Command: report_methodology -file circuit_tr_signal_methodology_drc_routed.rpt -pb circuit_tr_signal_methodology_drc_routed.pb -rpx circuit_tr_signal_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.runs/impl_1/circuit_tr_signal_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file circuit_tr_signal_power_routed.rpt -pb circuit_tr_signal_power_summary_routed.pb -rpx circuit_tr_signal_power_routed.rpx
Command: report_power -file circuit_tr_signal_power_routed.rpt -pb circuit_tr_signal_power_summary_routed.pb -rpx circuit_tr_signal_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file circuit_tr_signal_route_status.rpt -pb circuit_tr_signal_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file circuit_tr_signal_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file circuit_tr_signal_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file circuit_tr_signal_bus_skew_routed.rpt -pb circuit_tr_signal_bus_skew_routed.pb -rpx circuit_tr_signal_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force circuit_tr_signal.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/M6_parametre_2/U0/x0 input design_1_i/M6_parametre_2/U0/x0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/M6_parametre_2/U0/x0 input design_1_i/M6_parametre_2/U0/x0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/M6_parametre_2/U0/x0__0 input design_1_i/M6_parametre_2/U0/x0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/M6_parametre_2/U0/x0__0 input design_1_i/M6_parametre_2/U0/x0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/M6_parametre_2/U0/x0 output design_1_i/M6_parametre_2/U0/x0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/M6_parametre_2/U0/x0__0 output design_1_i/M6_parametre_2/U0/x0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/M6_parametre_2/U0/x0 multiplier stage design_1_i/M6_parametre_2/U0/x0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/M6_parametre_2/U0/x0__0 multiplier stage design_1_i/M6_parametre_2/U0/x0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[0]_LDC_i_1/O, cell design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[1]_LDC_i_1/O, cell design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/next_state_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/o_bit_enable is a gated clock net sourced by a combinational pin design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/o_str_dat_INST_0/O, cell design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/o_str_dat_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/M5_parametre_1/U0/next_verif_state_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/M5_parametre_1/U0/next_verif_state_reg_i_1/O, cell design_1_i/M5_parametre_1/U0/next_verif_state_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/M5_parametre_1/U0/previous_msb_reg[23]_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/M5_parametre_1/U0/previous_msb_reg[23]_i_1/O, cell design_1_i/M5_parametre_1/U0/previous_msb_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/o_str_dat_INST_0 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/M5_parametre_1/U0/FSM_onehot_counter_state_reg[0], design_1_i/M5_parametre_1/U0/FSM_onehot_counter_state_reg[1], design_1_i/M5_parametre_1/U0/FSM_onehot_counter_state_reg[2], design_1_i/M5_parametre_1/U0/counter_buffer_reg[0], design_1_i/M5_parametre_1/U0/counter_buffer_reg[1], design_1_i/M5_parametre_1/U0/counter_buffer_reg[2], design_1_i/M5_parametre_1/U0/counter_buffer_reg[3], design_1_i/M5_parametre_1/U0/counter_buffer_reg[4], design_1_i/M5_parametre_1/U0/counter_buffer_reg[5], design_1_i/M5_parametre_1/U0/counter_buffer_reg[6], design_1_i/M5_parametre_1/U0/counter_reg[0], design_1_i/M5_parametre_1/U0/counter_reg[1], design_1_i/M5_parametre_1/U0/counter_reg[2], design_1_i/M5_parametre_1/U0/counter_reg[3], design_1_i/M5_parametre_1/U0/counter_reg[4]... and (the first 15 of 22 listed)
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./circuit_tr_signal.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3542.082 ; gain = 152.297 ; free physical = 12112 ; free virtual = 21435
INFO: [Common 17-206] Exiting Vivado at Fri May 27 01:19:19 2022...
