make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip hdl/axis_sim_pkg/ hdl/lib_srl_fifo hdl/lib_srl_fifo_v1_0 hdl/lib_pkg hdl/lib_pkg_v1_0
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_pkg_v1_0_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro*
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_pkg_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip hdl/axis_sim_pkg/
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip proj
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip proj
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
/////////////////////////////////////////
//\tLibrary cores cleaned.
/////////////////////////////////////////
/////////////////////////////////////////
//\tTools cleaned.
/////////////////////////////////////////
/////////////////////////////////////////
//\tProjects cleaned.
/////////////////////////////////////////
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/app'
rm -f rwaxi
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/app'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/driver'
make -C open-nic-driver clean
make[2]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/driver/open-nic-driver'
make[2]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/driver/open-nic-driver'
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/driver'
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/hwtestlib'
rm -f sume_reg.o libsume.so
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/hwtestlib'
/////////////////////////////////////////
//\tSW Library cleaned.
/////////////////////////////////////////
make -C hw/lib/xilinx/cam_v1_1_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
vivado -mode tcl -source cam.tcl 

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cam.tcl
# set   lib_name       xilinx
# set   ip_version     1.1
# set   design         cam
# set device $::env(DEVICE)
# set   proj_dir       ip_proj
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2397.043 ; gain = 2.023 ; free physical = 54196 ; free virtual = 165460
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# read_verilog "./hdl/verilog/cam.v"
# read_verilog "./hdl/verilog/cam_wrapper.v"
# read_vhdl "./hdl/vhdl/cam/cam_init_file_pack_xst.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_pkg.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input_ternary_ternenc.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input_ternary.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_control.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_decoder.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_match_enc.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_regouts.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_ternwrcomp.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_wrcomp.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_block_word.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_block.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk_extdepth.vhd"
# read_vhdl "./hdl/vhdl/cam/dmem.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_rtl.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_top.vhd"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2431.027 ; gain = 0.004 ; free physical = 54177 ; free virtual = 165441
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {xilinx} [ipx::current_core]
# set_property company_url {http://www.xilinx.com} [ipx::current_core]
# set_property vendor {xilinx} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_TCAM_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property display_name {C_TCAM_ADDR_WIDTH} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property value {5} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# ipx::add_user_parameter {C_TCAM_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property display_name {C_TCAM_DATA_WIDTH} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property value {48} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# ipx::add_user_parameter {C_TCAM_MATCH_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property display_name {C_TCAM_MATCH_ADDR_WIDTH} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property value {5} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/cam_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:28:38 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0'
make -C hw/lib/xilinx/tcam_v1_1_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
rm -rf vivado*.* *.xml xgui/ .Xil* ip_pro* xv* *.wdb xsim* xe* we*
vivado -mode tcl -source tcam.tcl 

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tcam.tcl
# set   lib_name       xilinx
# set   ip_version     1.1
# set   design         tcam
# set   device         $::env(DEVICE)
# set   proj_dir       ip_proj
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54195 ; free virtual = 165459
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# read_verilog "./hdl/verilog/tcam.v"
# read_verilog "./hdl/verilog/tcam_wrapper.v"
# read_vhdl "./hdl/vhdl/tcam/cam_init_file_pack_xst.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_pkg.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_input_ternary_ternenc.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_input_ternary.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_input.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_control.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_decoder.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_match_enc.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_regouts.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_srl16_ternwrcomp.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_srl16_wrcomp.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_srl16_block_word.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_srl16_block.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_srl16.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_blk_extdepth_prim.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_blk_extdepth.vhd"
# read_vhdl "./hdl/vhdl/tcam/dmem.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem_blk.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_mem.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_rtl.vhd"
# read_vhdl "./hdl/vhdl/tcam/cam_top.vhd"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2486.680 ; gain = 0.004 ; free physical = 54178 ; free virtual = 165443
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {xilinx} [ipx::current_core]
# set_property company_url {http://www.xilinx.com} [ipx::current_core]
# set_property vendor {xilinx} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/tcam_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:29:34 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/tcam_v1_1_0'
make -C hw/lib/xilinx/xilinx_shell_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
bash update.sh
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip proj
sed -i -e "s/parameter int NUM_PHYS_FUNC = 1/parameter int NUM_PHYS_FUNC = 2/g" hdl/open_nic_shell.sv
sed -i -e "s/parameter int NUM_CMAC_PORT = 1/parameter int NUM_CMAC_PORT = 2/g" hdl/open_nic_shell.sv
vivado -mode batch -source xilinx_shell.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xilinx_shell.tcl
# set design xilinx_shell
# set top open_nic_shell
# set device $::env(DEVICE)
# set board $::env(BOARD)
# set board_name $::env(BOARD_NAME)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name xilinx
# set proj ./proj
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.523 ; gain = 2.023 ; free physical = 54188 ; free virtual = 165452
# set_property BOARD_PART $board [current_project]
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# set_property verilog_define { {__synthesis__} } [current_fileset]
# puts "Creating Xiilnx Xilinx OpenNIC Shell IP"
Creating Xiilnx Xilinx OpenNIC Shell IP
# set num_phys_func 2
# set num_queue     2048
# set min_pkt_len   64
# set max_pkt_len   1518
# read_verilog -sv "./hdl/open_nic_shell.sv"
# read_verilog     "open-nic-shell/src/open_nic_shell_macros.vh"
# read_verilog     "open-nic-shell/src/cmac_subsystem/cmac_subsystem_address_map.v"
# read_verilog -sv "open-nic-shell/src/cmac_subsystem/cmac_subsystem_cmac_wrapper.sv"
# read_verilog -sv "open-nic-shell/src/cmac_subsystem/cmac_subsystem.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_address_map.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_c2h.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_function_register.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_function.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_h2c.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_hash.sv"
# read_verilog     "open-nic-shell/src/qdma_subsystem/qdma_subsystem_qdma_wrapper.v"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem_register.sv"
# read_verilog -sv "open-nic-shell/src/qdma_subsystem/qdma_subsystem.sv"
# read_verilog -sv "open-nic-shell/src/system_config/system_config_address_map.sv"
# read_verilog     "open-nic-shell/src/system_config/system_config_register.v"
# read_verilog -sv "open-nic-shell/src/system_config/system_config.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_lite_register.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_lite_slave.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_stream_packet_buffer.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_stream_packet_fifo.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_stream_register_slice.sv"
# read_verilog -sv "open-nic-shell/src/utility/axi_stream_size_counter.sv"
# read_verilog     "open-nic-shell/src/utility/crc32.v"
# read_verilog -sv "open-nic-shell/src/utility/generic_reset.sv"
# read_verilog -sv "open-nic-shell/src/utility/level_trigger_cdc.sv"
# read_verilog -sv "open-nic-shell/src/utility/rr_arbiter.sv"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2502.527 ; gain = 0.023 ; free physical = 54167 ; free virtual = 165432
# if {[file exists ${proj}]} {
# 	file delete -force ${proj}
# 	file mkdir ${proj}
# } else {
# 	file mkdir ${proj}
# }
# set ip_build_dir ${proj}
# if {[string match $board_name "au280"]} {
# 	source "open-nic-shell/src/cmac_subsystem/vivado_ip/cmac_usplus_0_au280.tcl"
# } elseif {[string match $board_name "au250"]} {
# 	source "vivado_ip/cmac_usplus_0_au250.tcl"
# } elseif {[string match $board_name "au200"]} {
# 	source "vivado_ip/cmac_usplus_0_au250.tcl"
# } elseif {[string match $board_name "vcu1525"]} {
# 	source "vivado_ip/cmac_usplus_0_vcu1525.tcl"
# }
## set cmac_usplus cmac_usplus_0
## create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name $cmac_usplus -dir ${ip_build_dir}
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
create_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3268.180 ; gain = 765.652 ; free physical = 52961 ; free virtual = 164228
## set_property -dict {
##     CONFIG.CMAC_CAUI4_MODE {1}
##     CONFIG.NUM_LANES {4x25}
##     CONFIG.GT_REF_CLK_FREQ {156.25}
##     CONFIG.USER_INTERFACE {AXIS}
##     CONFIG.GT_DRP_CLK {125.00}
##     CONFIG.ENABLE_AXI_INTERFACE {1}
##     CONFIG.INCLUDE_STATISTICS_COUNTERS {1}
##     CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y6}
##     CONFIG.GT_GROUP_SELECT {X0Y40~X0Y43}
##     CONFIG.LANE1_GT_LOC {X0Y40}
##     CONFIG.LANE2_GT_LOC {X0Y41}
##     CONFIG.LANE3_GT_LOC {X0Y42}
##     CONFIG.LANE4_GT_LOC {X0Y43}
##     CONFIG.LANE5_GT_LOC {NA}
##     CONFIG.LANE6_GT_LOC {NA}
##     CONFIG.LANE7_GT_LOC {NA}
##     CONFIG.LANE8_GT_LOC {NA}
##     CONFIG.LANE9_GT_LOC {NA}
##     CONFIG.LANE10_GT_LOC {NA}
##     CONFIG.RX_GT_BUFFER {1}
##     CONFIG.GT_RX_BUFFER_BYPASS {0}
##     CONFIG.INS_LOSS_NYQ {20}
##     CONFIG.INCLUDE_RS_FEC {1}
##     CONFIG.ENABLE_PIPELINE_REG {1}
##     CONFIG.ETHERNET_BOARD_INTERFACE {qsfp0_4x}
##     CONFIG.DIFFCLK_BOARD_INTERFACE {qsfp0_156mhz}
## } [get_ips $cmac_usplus]
## set_property CONFIG.RX_MIN_PACKET_LEN $min_pkt_len [get_ips $cmac_usplus]
## set_property CONFIG.RX_MAX_PACKET_LEN $max_pkt_len [get_ips $cmac_usplus]
# generate_target {instantiation_template} [get_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmac_usplus_0'...
# generate_target all [get_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_0'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmac_usplus_0'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmac_usplus_0'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3268.180 ; gain = 0.000 ; free physical = 52904 ; free virtual = 164182
# ipx::package_project -force -import_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[string match $board_name "au280"]} {
# 	source "open-nic-shell/src/cmac_subsystem/vivado_ip/cmac_usplus_1_au280.tcl"
# } elseif {[string match $board_name "au250"]} {
# 	source "vivado_ip/cmac_usplus_1_au250.tcl"
# } elseif {[string match $board_name "au200"]} {
# 	source "vivado_ip/cmac_usplus_1_au250.tcl"
# } elseif {[string match $board_name "vcu1525"]} {
# 	source "vivado_ip/cmac_usplus_1_vcu1525.tcl"
# }
## set cmac_usplus cmac_usplus_1
## create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name $cmac_usplus -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.CMAC_CAUI4_MODE {1}
##     CONFIG.NUM_LANES {4x25}
##     CONFIG.GT_REF_CLK_FREQ {156.25}
##     CONFIG.USER_INTERFACE {AXIS}
##     CONFIG.GT_DRP_CLK {125.00}
##     CONFIG.ENABLE_AXI_INTERFACE {1}
##     CONFIG.INCLUDE_STATISTICS_COUNTERS {1}
##     CONFIG.CMAC_CORE_SELECT {CMACE4_X0Y7}
##     CONFIG.GT_GROUP_SELECT {X0Y44~X0Y47}
##     CONFIG.LANE1_GT_LOC {X0Y40}
##     CONFIG.LANE2_GT_LOC {X0Y41}
##     CONFIG.LANE3_GT_LOC {X0Y42}
##     CONFIG.LANE4_GT_LOC {X0Y43}
##     CONFIG.LANE5_GT_LOC {NA}
##     CONFIG.LANE6_GT_LOC {NA}
##     CONFIG.LANE7_GT_LOC {NA}
##     CONFIG.LANE8_GT_LOC {NA}
##     CONFIG.LANE9_GT_LOC {NA}
##     CONFIG.LANE10_GT_LOC {NA}
##     CONFIG.RX_GT_BUFFER {1}
##     CONFIG.GT_RX_BUFFER_BYPASS {0}
##     CONFIG.INS_LOSS_NYQ {20}
##     CONFIG.INCLUDE_RS_FEC {1}
##     CONFIG.ENABLE_PIPELINE_REG {1}
##     CONFIG.ETHERNET_BOARD_INTERFACE {qsfp1_4x}
##     CONFIG.DIFFCLK_BOARD_INTERFACE {qsfp1_156mhz}
## } [get_ips $cmac_usplus]
## set_property CONFIG.RX_MIN_PACKET_LEN $min_pkt_len [get_ips $cmac_usplus]
## set_property CONFIG.RX_MAX_PACKET_LEN $max_pkt_len [get_ips $cmac_usplus]
# generate_target {instantiation_template} [get_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmac_usplus_1'...
# generate_target all [get_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_1'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmac_usplus_1'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmac_usplus_1'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.121 ; gain = 2.969 ; free physical = 52879 ; free virtual = 164171
# ipx::package_project -force -import_files ./${proj}/${cmac_usplus}/${cmac_usplus}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source "open-nic-shell/src/cmac_subsystem/vivado_ip/cmac_subsystem_axi_crossbar.tcl"
## set axi_crossbar cmac_subsystem_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar -dir ${ip_build_dir}
WARNING: [IP_Flow 19-4832] The IP name 'cmac_subsystem_axi_crossbar' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
## set_property -dict { 
##     CONFIG.NUM_MI {2}
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.M01_A00_BASE_ADDR {0x0000000000002000}
##     CONFIG.M00_A00_ADDR_WIDTH {13}
## } [get_ips $axi_crossbar]
# generate_target {instantiation_template} [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmac_subsystem_axi_crossbar'...
# generate_target all [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmac_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmac_subsystem_axi_crossbar'...
# ipx::package_project -force -import_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source "vivado_ip/qdma_subsystem_axi_cdc.tcl"
## set axi_clock_converter qdma_subsystem_axi_cdc
## create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name $axi_clock_converter -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.DATA_WIDTH {32}
##     CONFIG.ID_WIDTH {0}
##     CONFIG.AWUSER_WIDTH {0}
##     CONFIG.ARUSER_WIDTH {0}
##     CONFIG.RUSER_WIDTH {0}
##     CONFIG.WUSER_WIDTH {0}
##     CONFIG.BUSER_WIDTH {0}
##     CONFIG.SI_CLK.FREQ_HZ {250000000}
##     CONFIG.MI_CLK.FREQ_HZ {250000000}
##     CONFIG.ACLK_ASYNC {1}
##     CONFIG.SYNCHRONIZATION_STAGES {2}
## } [get_ips $axi_clock_converter]
# generate_target {instantiation_template} [get_files ./${proj}/${axi_clock_converter}/${axi_clock_converter}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'qdma_subsystem_axi_cdc'...
# generate_target all [get_files ./${proj}/${axi_clock_converter}/${axi_clock_converter}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_axi_cdc'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/proj/qdma_subsystem_axi_cdc/qdma_subsystem_axi_cdc_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'qdma_subsystem_axi_cdc'...
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_subsystem_axi_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'qdma_subsystem_axi_cdc'...
# ipx::package_project -force -import_files ./${proj}/${axi_clock_converter}/${axi_clock_converter}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source "open-nic-shell/src/qdma_subsystem/vivado_ip/qdma_subsystem_axi_crossbar.tcl"
## set axi_crossbar qdma_subsystem_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar -dir ${ip_build_dir}
WARNING: [IP_Flow 19-4832] The IP name 'qdma_subsystem_axi_crossbar' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
## set_property CONFIG.NUM_MI [expr {$num_phys_func + 1}] [get_ips $axi_crossbar]
## for {set i 0} {$i < $num_phys_func} {incr i} {
##     set_property "CONFIG.M0${i}_A00_BASE_ADDR" "0x000000000000${i}000" [get_ips $axi_crossbar]
##     set_property "CONFIG.M0${i}_A00_ADDR_WIDTH" {12} [get_ips $axi_crossbar]
## }
## set_property "CONFIG.M0${num_phys_func}_A00_BASE_ADDR" {0x0000000000004000} [get_ips $axi_crossbar]
## set_property "CONFIG.M0${num_phys_func}_A00_ADDR_WIDTH" {12} [get_ips $axi_crossbar]
## set_property -dict { 
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
## } [get_ips $axi_crossbar]
# generate_target {instantiation_template} [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'qdma_subsystem_axi_crossbar'...
# generate_target all [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'qdma_subsystem_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'qdma_subsystem_axi_crossbar'...
# ipx::package_project -force -import_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source "vivado_ip/qdma_subsystem_clk_div.tcl"
## set clk_wiz qdma_subsystem_clk_div
## create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name $clk_wiz -dir ${ip_build_dir}
create_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3603.777 ; gain = 269.770 ; free physical = 52534 ; free virtual = 163891
## set_property -dict {
##   CONFIG.PRIMITIVE {Auto}
##   CONFIG.USE_PHASE_ALIGNMENT {true}
##   CONFIG.PRIM_IN_FREQ {250}
##   CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin}
##   CONFIG.CLKIN1_JITTER_PS {40.0}
##   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} 
##   CONFIG.CLKOUT1_DRIVES {Buffer}
##   CONFIG.CLKOUT2_DRIVES {Buffer}
##   CONFIG.CLKOUT3_DRIVES {Buffer}
##   CONFIG.CLKOUT4_DRIVES {Buffer}
##   CONFIG.CLKOUT5_DRIVES {Buffer}
##   CONFIG.CLKOUT6_DRIVES {Buffer}
##   CONFIG.CLKOUT7_DRIVES {Buffer}
##   CONFIG.FEEDBACK_SOURCE {FDBK_AUTO}
##   CONFIG.USE_LOCKED {true}
##   CONFIG.USE_RESET {false}
##   CONFIG.MMCM_BANDWIDTH {OPTIMIZED}
##   CONFIG.MMCM_CLKIN1_PERIOD {4.000}
##   CONFIG.MMCM_CLKIN2_PERIOD {10.0}
##   CONFIG.MMCM_COMPENSATION {AUTO}
##   CONFIG.AUTO_PRIMITIVE {MMCM}
##   CONFIG.MMCM_DIVCLK_DIVIDE {1} 
##   CONFIG.MMCM_CLKFBOUT_MULT_F {4.750} 
##   CONFIG.MMCM_CLKIN1_PERIOD {4.000} 
##   CONFIG.MMCM_CLKIN2_PERIOD {10.0} 
##   CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.750} 
##   CONFIG.CLKOUT1_JITTER {85.152} 
##   CONFIG.CLKOUT1_PHASE_ERROR {78.266}
## } [get_ips $clk_wiz]
# generate_target {instantiation_template} [get_files ./${proj}/${clk_wiz}/${clk_wiz}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'qdma_subsystem_clk_div'...
# generate_target all [get_files ./${proj}/${clk_wiz}/${clk_wiz}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'qdma_subsystem_clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_subsystem_clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'qdma_subsystem_clk_div'...
generate_target: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:09 . Memory (MB): peak = 3603.777 ; gain = 0.000 ; free physical = 52529 ; free virtual = 163887
# ipx::package_project -force -import_files ./${proj}/${clk_wiz}/${clk_wiz}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3627.785 ; gain = 24.008 ; free physical = 52527 ; free virtual = 163885
# source "open-nic-shell/src/qdma_subsystem/vivado_ip/qdma_subsystem_c2h_ecc.tcl"
## set ecc qdma_subsystem_c2h_ecc
## create_ip -name ecc -vendor xilinx.com -library ip -module_name $ecc -dir ${ip_build_dir}
## set_property -dict { 
##     CONFIG.C_USE_CLK_ENABLE {true}
##     CONFIG.C_REG_OUTPUT {true}
##     CONFIG.C_REG_INPUT {false}
##     CONFIG.C_CHK_BIT_WIDTH {7}
##     CONFIG.C_DATA_WIDTH {57}
##     CONFIG.C_ECC_MODE {Encoder}
## } [get_ips $ecc]
INFO: [xilinx.com:ip:ecc:2.0-1] qdma_subsystem_c2h_ecc: before
# generate_target {instantiation_template} [get_files ./${proj}/${ecc}/${ecc}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'qdma_subsystem_c2h_ecc'...
# generate_target all [get_files ./${proj}/${ecc}/${ecc}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_subsystem_c2h_ecc'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'qdma_subsystem_c2h_ecc'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'qdma_subsystem_c2h_ecc'...
# ipx::package_project -force -import_files ./${proj}/${ecc}/${ecc}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[string match $board_name "au280"]} {
# 	source "open-nic-shell/src/qdma_subsystem/vivado_ip/qdma_no_sriov_au280.tcl"
# } elseif {[string match $board_name "au250"]} {
# 	source "open-nic-shell/src/qdma_subsystem/vivado_ip/qdma_no_sriov_au250.tcl"
# } elseif {[string match $board_name "au200"]} {
# 	source "vivado_ip/qdma_no_sriov_au200.tcl"
# } elseif {[string match $board_name "vcu1525"]} {
# 	source "vivado_ip/qdma_no_sriov_vcu1525.tcl"
# }
## set qdma qdma_no_sriov
## create_ip -name qdma -vendor xilinx.com -library ip -module_name $qdma -dir ${ip_build_dir}
## set_property -dict {
##     CONFIG.mode_selection {Advanced}
##     CONFIG.pl_link_cap_max_link_width {X16}
##     CONFIG.pl_link_cap_max_link_speed {8.0_GT/s}
##     CONFIG.en_transceiver_status_ports {false}
##     CONFIG.dsc_byp_mode {Descriptor_bypass_and_internal}
##     CONFIG.testname {st}
##     CONFIG.pf1_pciebar2axibar_2 {0x0000000000000000}
##     CONFIG.pf2_pciebar2axibar_2 {0x0000000000000000}
##     CONFIG.pf3_pciebar2axibar_2 {0x0000000000000000}
##     CONFIG.dma_reset_source_sel {Phy_Ready}
##     CONFIG.pf0_bar2_scale_qdma {Megabytes}
##     CONFIG.pf0_bar2_size_qdma {1}
##     CONFIG.pf1_bar2_scale_qdma {Megabytes}
##     CONFIG.pf1_bar2_size_qdma {1}
##     CONFIG.pf2_bar2_scale_qdma {Megabytes}
##     CONFIG.pf2_bar2_size_qdma {1}
##     CONFIG.pf3_bar2_scale_qdma {Megabytes}
##     CONFIG.pf3_bar2_size_qdma {1}
##     CONFIG.PF0_MSIX_CAP_TABLE_SIZE_qdma {009}
##     CONFIG.PF1_MSIX_CAP_TABLE_SIZE_qdma {008}
##     CONFIG.PF2_MSIX_CAP_TABLE_SIZE_qdma {008}
##     CONFIG.PF3_MSIX_CAP_TABLE_SIZE_qdma {008}
##     CONFIG.dma_intf_sel_qdma {AXI_Stream_with_Completion}
##     CONFIG.en_axi_mm_qdma {false}
##     CONFIG.SYS_RST_N_BOARD_INTERFACE {pcie_perstn}
##     CONFIG.PCIE_BOARD_INTERFACE {pci_express_x16}
##     CONFIG.xlnx_ref_board {AU280}
## } [get_ips $qdma]
## set_property CONFIG.tl_pf_enable_reg $num_phys_func [get_ips $qdma]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
## set_property CONFIG.num_queues $num_queue [get_ips $qdma]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF3_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PF2_INTERRUPT_PIN' from 'NONE' to 'INTA' has been ignored for IP 'qdma_no_sriov/qdma_no_sriov_pcie4c_ip'
# generate_target {instantiation_template} [get_files ./${proj}/${qdma}/${qdma}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'qdma_no_sriov'...
# generate_target all [get_files ./${proj}/${qdma}/${qdma}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'qdma_no_sriov'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'qdma_no_sriov'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'qdma_no_sriov'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'qdma_no_sriov'...
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3699.027 ; gain = 8.906 ; free physical = 52403 ; free virtual = 163792
# ipx::package_project -force -import_files ./${proj}/${qdma}/${qdma}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# source "open-nic-shell/src/system_config/vivado_ip/system_config_axi_crossbar.tcl"
## set axi_crossbar system_config_axi_crossbar
## create_ip -name axi_crossbar -vendor xilinx.com -library ip -module_name $axi_crossbar -dir ${ip_build_dir}
WARNING: [IP_Flow 19-4832] The IP name 'system_config_axi_crossbar' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
## set_property -dict { 
##     CONFIG.ADDR_RANGES {3}
##     CONFIG.NUM_MI {8}
##     CONFIG.PROTOCOL {AXI4LITE}
##     CONFIG.CONNECTIVITY_MODE {SASD}
##     CONFIG.R_REGISTER {1}
##     CONFIG.S00_WRITE_ACCEPTANCE {1}
##     CONFIG.S01_WRITE_ACCEPTANCE {1}
##     CONFIG.S02_WRITE_ACCEPTANCE {1}
##     CONFIG.S03_WRITE_ACCEPTANCE {1}
##     CONFIG.S04_WRITE_ACCEPTANCE {1}
##     CONFIG.S05_WRITE_ACCEPTANCE {1}
##     CONFIG.S06_WRITE_ACCEPTANCE {1}
##     CONFIG.S07_WRITE_ACCEPTANCE {1}
##     CONFIG.S08_WRITE_ACCEPTANCE {1}
##     CONFIG.S09_WRITE_ACCEPTANCE {1}
##     CONFIG.S10_WRITE_ACCEPTANCE {1}
##     CONFIG.S11_WRITE_ACCEPTANCE {1}
##     CONFIG.S12_WRITE_ACCEPTANCE {1}
##     CONFIG.S13_WRITE_ACCEPTANCE {1}
##     CONFIG.S14_WRITE_ACCEPTANCE {1}
##     CONFIG.S15_WRITE_ACCEPTANCE {1}
##     CONFIG.S00_READ_ACCEPTANCE {1}
##     CONFIG.S01_READ_ACCEPTANCE {1}
##     CONFIG.S02_READ_ACCEPTANCE {1}
##     CONFIG.S03_READ_ACCEPTANCE {1}
##     CONFIG.S04_READ_ACCEPTANCE {1}
##     CONFIG.S05_READ_ACCEPTANCE {1}
##     CONFIG.S06_READ_ACCEPTANCE {1}
##     CONFIG.S07_READ_ACCEPTANCE {1}
##     CONFIG.S08_READ_ACCEPTANCE {1}
##     CONFIG.S09_READ_ACCEPTANCE {1}
##     CONFIG.S10_READ_ACCEPTANCE {1}
##     CONFIG.S11_READ_ACCEPTANCE {1}
##     CONFIG.S12_READ_ACCEPTANCE {1}
##     CONFIG.S13_READ_ACCEPTANCE {1}
##     CONFIG.S14_READ_ACCEPTANCE {1}
##     CONFIG.S15_READ_ACCEPTANCE {1}
##     CONFIG.M00_WRITE_ISSUING {1}
##     CONFIG.M01_WRITE_ISSUING {1}
##     CONFIG.M02_WRITE_ISSUING {1}
##     CONFIG.M03_WRITE_ISSUING {1}
##     CONFIG.M04_WRITE_ISSUING {1}
##     CONFIG.M05_WRITE_ISSUING {1}
##     CONFIG.M06_WRITE_ISSUING {1}
##     CONFIG.M07_WRITE_ISSUING {1}
##     CONFIG.M08_WRITE_ISSUING {1}
##     CONFIG.M09_WRITE_ISSUING {1}
##     CONFIG.M10_WRITE_ISSUING {1}
##     CONFIG.M11_WRITE_ISSUING {1}
##     CONFIG.M12_WRITE_ISSUING {1}
##     CONFIG.M13_WRITE_ISSUING {1}
##     CONFIG.M14_WRITE_ISSUING {1}
##     CONFIG.M15_WRITE_ISSUING {1}
##     CONFIG.M00_READ_ISSUING {1}
##     CONFIG.M01_READ_ISSUING {1}
##     CONFIG.M02_READ_ISSUING {1}
##     CONFIG.M03_READ_ISSUING {1}
##     CONFIG.M04_READ_ISSUING {1}
##     CONFIG.M05_READ_ISSUING {1}
##     CONFIG.M06_READ_ISSUING {1}
##     CONFIG.M07_READ_ISSUING {1}
##     CONFIG.M08_READ_ISSUING {1}
##     CONFIG.M09_READ_ISSUING {1}
##     CONFIG.M10_READ_ISSUING {1}
##     CONFIG.M11_READ_ISSUING {1}
##     CONFIG.M12_READ_ISSUING {1}
##     CONFIG.M13_READ_ISSUING {1}
##     CONFIG.M14_READ_ISSUING {1}
##     CONFIG.M15_READ_ISSUING {1}
##     CONFIG.S00_SINGLE_THREAD {1}
##     CONFIG.M01_A00_BASE_ADDR {0x0000000000001000}
##     CONFIG.M01_A01_BASE_ADDR {0x0000000000002000}
##     CONFIG.M01_A02_BASE_ADDR {0x0000000000004000}
##     CONFIG.M02_A00_BASE_ADDR {0x0000000000008000}
##     CONFIG.M02_A01_BASE_ADDR {0x000000000000A000}
##     CONFIG.M03_A00_BASE_ADDR {0x000000000000B000}
##     CONFIG.M04_A00_BASE_ADDR {0x000000000000C000}
##     CONFIG.M04_A01_BASE_ADDR {0x000000000000E000}
##     CONFIG.M05_A00_BASE_ADDR {0x000000000000F000}
##     CONFIG.M06_A00_BASE_ADDR {0x0000000000010000}
##     CONFIG.M06_A01_BASE_ADDR {0x0000000000020000}
##     CONFIG.M07_A00_BASE_ADDR {0x0000000000040000}
##     CONFIG.M07_A01_BASE_ADDR {0x0000000000080000}
##     CONFIG.M01_A00_ADDR_WIDTH {12}
##     CONFIG.M01_A01_ADDR_WIDTH {13}
##     CONFIG.M01_A02_ADDR_WIDTH {13}
##     CONFIG.M02_A00_ADDR_WIDTH {13}
##     CONFIG.M02_A01_ADDR_WIDTH {12}
##     CONFIG.M03_A00_ADDR_WIDTH {12}
##     CONFIG.M04_A00_ADDR_WIDTH {13}
##     CONFIG.M04_A01_ADDR_WIDTH {12}
##     CONFIG.M05_A00_ADDR_WIDTH {12}
##     CONFIG.M06_A00_ADDR_WIDTH {16}
##     CONFIG.M06_A01_ADDR_WIDTH {17}
##     CONFIG.M07_A00_ADDR_WIDTH {18}
##     CONFIG.M07_A01_ADDR_WIDTH {19}
## } [get_ips $axi_crossbar]
# generate_target {instantiation_template} [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_config_axi_crossbar'...
# generate_target all [get_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_config_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_config_axi_crossbar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_config_axi_crossbar'...
# ipx::package_project -force -import_files ./${proj}/${axi_crossbar}/${axi_crossbar}.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4963] cmac_usplus_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:au280:part0:1.1'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_buffer.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/axi_stream_packet_fifo.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/open-nic-shell/src/utility/level_trigger_cdc.sv'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "open-nic-shell/src/open_nic_shell_macros.vh" from the top-level HDL file.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 'm_axis_adap_rx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_adap_tx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 'm_axis_cmac_rx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 'm_axis_qdma_h2c_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_adap_rx_322mhz_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_CMAC_PORT) - 1):0' is present in all ports of the interface 's_axis_adap_tx_250mhz_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(NUM_CMAC_PORT - 1):0' is present in all ports of the interface 's_axis_cmac_tx_err'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_dst'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_size'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '((16 * NUM_PHYS_FUNC) - 1):0' is present in all ports of the interface 's_axis_qdma_c2h_src'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_rx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_adap_tx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_cmac_rx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_qdma_h2c' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_rx_322mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_adap_tx_250mhz' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_cmac_tx' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_qdma_c2h' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axil_box1' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'pcie_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axil_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'pcie_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'user_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {xilinx} [ipx::current_core]
# set_property company_url {http://www.xilinx.com} [ipx::current_core]
# set_property vendor {xilinx} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {MAX_PKT_LEN} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters MAX_PKT_LEN]
# set_property display_name {MAX_PKT_LEN} [ipx::get_user_parameters MAX_PKT_LEN]
# set_property value {1518} [ipx::get_user_parameters MAX_PKT_LEN]
# set_property value_format {bitstring} [ipx::get_user_parameters MAX_PKT_LEN]
# ipx::add_user_parameter {MIN_PKT_LEN} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters MIN_PKT_LEN]
# set_property display_name {MIN_PKT_LEN} [ipx::get_user_parameters MIN_PKT_LEN]
# set_property value {64} [ipx::get_user_parameters MIN_PKT_LEN]
# set_property value_format {bitstring} [ipx::get_user_parameters MIN_PKT_LEN]
# ipx::add_user_parameter {NUM_QUEUE} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters NUM_QUEUE]
# set_property display_name {NUM_QUEUE} [ipx::get_user_parameters NUM_QUEUE]
# set_property value {2048} [ipx::get_user_parameters NUM_QUEUE]
# set_property value_format {bitstring} [ipx::get_user_parameters NUM_QUEUE]
# ipx::add_user_parameter {NUM_PHYS_FUNC} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters NUM_PHYS_FUNC]
# set_property display_name {NUM_PHYS_FUNC} [ipx::get_user_parameters NUM_PHYS_FUNC]
# set_property value {2} [ipx::get_user_parameters NUM_PHYS_FUNC]
# set_property value_format {bitstring} [ipx::get_user_parameters NUM_PHYS_FUNC]
# ipx::add_user_parameter {NUM_CMAC_PORT} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters NUM_CMAC_PORT]
# set_property display_name {NUM_CMAC_PORT} [ipx::get_user_parameters NUM_CMAC_PORT]
# set_property value {2} [ipx::get_user_parameters NUM_CMAC_PORT]
# set_property value_format {bitstring} [ipx::get_user_parameters NUM_CMAC_PORT]
# ipx::add_user_parameter {USE_PHYS_FUNC} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters USE_PHYS_FUNC]
# set_property display_name {USE_PHYS_FUNC} [ipx::get_user_parameters USE_PHYS_FUNC]
# set_property value {1} [ipx::get_user_parameters USE_PHYS_FUNC]
# set_property value_format {bitstring} [ipx::get_user_parameters USE_PHYS_FUNC]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/open_nic_shell_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_rx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_adap_tx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_cmac_rx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_qdma_h2c': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_rx_322mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_adap_tx_250mhz': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_cmac_tx': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_qdma_c2h': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axil_box1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3157] Bus Interface 'pcie_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'pcie_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3157] Bus Interface 'user_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'user_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'axil_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axil_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'axis_aclk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'cmac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'cmac_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:36:15 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/xilinx_shell_v1_0_0'
make -C hw/lib/std/fallthrough_small_fifo_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source fallthrough_small_fifo.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fallthrough_small_fifo.tcl
# set design fallthrough_small_fifo
# set top fallthrough_small_fifo
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54039 ; free virtual = 165448
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# puts "Creating Fallthrough Small FIFO IP"
Creating Fallthrough Small FIFO IP
# read_verilog "./hdl/fallthrough_small_fifo.v"
# read_verilog "./hdl/small_fifo.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((2 ** spirit:decode(id('MODELPARAM_VALUE.MAX_DEPTH_BITS'))) - 1)" into user parameter "PROG_FULL_THRESHOLD".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2486.680 ; gain = 0.004 ; free physical = 54021 ; free virtual = 165430
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((2 ** spirit:decode(id('MODELPARAM_VALUE.MAX_DEPTH_BITS'))) - 1)" into user parameter "PROG_FULL_THRESHOLD".
# ipx::add_user_parameter {WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters WIDTH]
# set_property display_name {WIDTH} [ipx::get_user_parameters WIDTH]
# set_property value {72} [ipx::get_user_parameters WIDTH]
# set_property value_format {long} [ipx::get_user_parameters WIDTH]
# ipx::add_user_parameter {MAX_DEPTH_BITS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property display_name {MAX_DEPTH_BITS} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property value {3} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property value_format {long} [ipx::get_user_parameters MAX_DEPTH_BITS]
# ipx::add_user_parameter {PROG_FULL_THRESHOLD} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property display_name {PROG_FULL_THRESHOLD} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property value {2} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property value_format {long} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:37:14 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/fallthrough_small_fifo_v1_0_0'
make -C hw/lib/contrib/nf_endianess_manager_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
vivado -mode batch -source nf_endianess_manager.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nf_endianess_manager.tcl
# set design nf_endianess_manager
# set top nf_endianess_manager
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2471.465 ; gain = 2.023 ; free physical = 54035 ; free virtual = 165444
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2471.465 ; gain = 0.000 ; free physical = 54022 ; free virtual = 165431
# puts "nf_endianess_manager"
nf_endianess_manager
# read_verilog "./hdl/bridge.v"
# read_verilog "./hdl/nf_endianess_manager.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_INT' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_INT' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS_INT -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS_INT -of_objects [ipx::current_core]]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_INT' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_INT' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:37:49 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/contrib/nf_endianess_manager_v1_0_0'
make -C hw/lib/std/axis_fifo_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source axis_fifo.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_fifo.tcl
# set design axis_fifo
# set top axis_fifo
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54035 ; free virtual = 165444
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating AXIS FIFO IP"
Creating AXIS FIFO IP
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.695 ; gain = 0.000 ; free physical = 54024 ; free virtual = 165433
# read_verilog "./hdl/axis_fifo.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'L2_IFSM_STATES' by 1 for port or parameter 'ifsm_state'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'L2_RFSM_STATES' by 1 for port or parameter 'rfsm_state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_AXIS_DATA_WIDTH} [ipx::current_core]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value_resolve_type {user} [ipx::get_user_parameter C_AXIS_DATA_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property display_name {C_AXIS_DATA_WIDTH} [ipx::get_user_parameter C_AXIS_DATA_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value {64} [ipx::get_user_parameter C_AXIS_DATA_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value_format {long} [ipx::get_user_parameter C_AXIS_DATA_WIDTH [ipx::current_core]]
# ipx::add_user_parameter {C_AXIS_TUSER_WIDTH} [ipx::current_core]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value_resolve_type {user} [ipx::get_user_parameter C_AXIS_TUSER_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property display_name {C_AXIS_TUSER_WIDTH} [ipx::get_user_parameter C_AXIS_TUSER_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value {128} [ipx::get_user_parameter C_AXIS_TUSER_WIDTH [ipx::current_core]]
WARNING: command 'get_user_parameter' will be removed in the 2018.3 release, use 'get_user_parameters' instead
# set_property value_format {long} [ipx::get_user_parameter C_AXIS_TUSER_WIDTH [ipx::current_core]]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:39:06 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_fifo_v1_0_0'
make -C hw/lib/std/nf_axis_converter_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source nf_axis_converter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nf_axis_converter.tcl
# set design nf_axis_converter
# set top nf_axis_converter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2452.684 ; gain = 2.023 ; free physical = 54073 ; free virtual = 165483
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# puts "Creating AXIS Converter IP"
Creating AXIS Converter IP
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2452.684 ; gain = 0.000 ; free physical = 54065 ; free virtual = 165475
# read_verilog "./hdl/nf_axis_converter.v"
# read_verilog "./hdl/nf_axis_converter_main.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {https://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:axis_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:axis_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {256} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_LEN_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_LEN_WIDTH]
# set_property display_name {C_LEN_WIDTH} [ipx::get_user_parameters C_LEN_WIDTH]
# set_property value {16} [ipx::get_user_parameters C_LEN_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_LEN_WIDTH]
# ipx::add_user_parameter {C_SPT_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_SPT_WIDTH]
# set_property display_name {C_SPT_WIDTH} [ipx::get_user_parameters C_SPT_WIDTH]
# set_property value {8} [ipx::get_user_parameters C_SPT_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_SPT_WIDTH]
# ipx::add_user_parameter {C_DPT_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_DPT_WIDTH]
# set_property display_name {C_DPT_WIDTH} [ipx::get_user_parameters C_DPT_WIDTH]
# set_property value {8} [ipx::get_user_parameters C_DPT_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_DPT_WIDTH]
# ipx::add_user_parameter {C_DEFAULT_VALUE_ENABLE} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE]
# set_property display_name {C_DEFAULT_VALUE_ENABLE} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE]
# set_property value {0} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE]
# set_property value_format {long} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE]
# ipx::add_user_parameter {C_DEFAULT_SRC_PORT} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_DEFAULT_SRC_PORT]
# set_property display_name {C_DEFAULT_SRC_PORT} [ipx::get_user_parameters C_DEFAULT_SRC_PORT]
# set_property value {0} [ipx::get_user_parameters C_DEFAULT_SRC_PORT]
# set_property value_format {long} [ipx::get_user_parameters C_DEFAULT_SRC_PORT]
# ipx::add_user_parameter {C_DEFAULT_DST_PORT} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_DEFAULT_DST_PORT]
# set_property display_name {C_DEFAULT_DST_PORT} [ipx::get_user_parameters C_DEFAULT_DST_PORT]
# set_property value {0} [ipx::get_user_parameters C_DEFAULT_DST_PORT]
# set_property value_format {long} [ipx::get_user_parameters C_DEFAULT_DST_PORT]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:40:20 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_axis_converter_v1_0_0'
make -C hw/lib/std/nf_mac_attachment_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source nf_mac_attachment_tcl.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nf_mac_attachment_tcl.tcl
# set device          $::env(DEVICE)
# set ip_name 		{nf_mac_attachment}
# set lib_name 		{NetFPGA}
# set vendor_name 	{NetFPGA}
# set ip_display_name 	{nf_mac_attachment}
# set ip_description 	{10G Ethernet attachment for NetFPGA NFPLUS}
# set vendor_display_name {NetFPGA}
# set vendor_company_url 	{http://www.netfpga.org}
# set ip_version 		{1.0}
# set proj_dir 		./ip_proj
# set_param project.singleFileAddWarning.Threshold 500
# set subcore_names {\
# 		nf_axis_converter\
# 		fallthrough_small_fifo\
# }
# set source_dir { \
# 		hdl\
# }
# set VerilogFiles [list]
# set VerilogFiles [concat \
# 			[glob -nocomplain hdl]]
# set rtl_dirs	[list]
# set rtl_dirs	[concat \
# 			hdl]
# set top_module_name {nf_mac_attachment}
# set top_module_file ./hdl/$top_module_name.v
# puts "top_file: $top_module_file \n"
top_file: ./hdl/nf_mac_attachment.v 

# set bus_interfaces {\
# 	xilinx.com:signal:clock:1.0\
# 	xilinx.com:signal:reset:1.0\	
# 	xilinx.com:interface:axis_rtl:1.0\
# }
# create_project -name ${ip_name} -force -dir "./${proj_dir}" -part ${device} 
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.699 ; gain = 2.023 ; free physical = 54075 ; free virtual = 165485
# set_property source_mgmt_mode All [current_project] 
# set_property top $top_module_name [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2452.699 ; gain = 0.000 ; free physical = 54066 ; free virtual = 165475
# foreach rtl_dir $rtl_dirs {
#         set_property include_dirs $rtl_dirs [current_fileset]
# }
# foreach verilog_file $VerilogFiles {
# 	add_files -norecurse ${verilog_file}
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1_9 -dir ./${proj_dir}
# set_property -dict [list \
# 	CONFIG.Component_Name {fifo_generator_1_9} \
# 	CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
# 	CONFIG.Performance_Options {First_Word_Fall_Through} \
# 	CONFIG.Input_Data_Width {1} \
# 	CONFIG.Input_Depth {16} \
# 	CONFIG.Output_Data_Width {1} \
# 	CONFIG.Output_Depth {16} \
# 	CONFIG.Reset_Type {Asynchronous_Reset} \
# 	CONFIG.Full_Flags_Reset_Value {1} \
# 	CONFIG.Data_Count_Width {4} \
# 	CONFIG.Write_Data_Count_Width {4} \
# 	CONFIG.Read_Data_Count_Width {4} \
# 	CONFIG.Full_Threshold_Assert_Value {15} \
# 	CONFIG.Full_Threshold_Negate_Value {14} \
# 	CONFIG.Empty_Threshold_Assert_Value {4} \
# 	CONFIG.Empty_Threshold_Negate_Value {5} \
# 	CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_1_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_generator_1_9' to 'fifo_generator_1_9' is not allowed and is ignored.
# generate_target {instantiation_template} [get_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1_9'...
# generate_target all [get_files  ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_1_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_1_9'...
# ipx::package_project -force -import_files ./${proj_dir}/fifo_generator_1_9/fifo_generator_1_9.xci
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir property after IP delivery.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/nf_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4656] Synthesis file group is packaged with a Dependency property value 'hdl' although it may not be recognized as a synthesis -include_dir property after IP delivery.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/nf_mac_attachment_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pipe' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_mac': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_pipe': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axis_aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name 			${ip_name} [ipx::current_core]
# set_property library 			${lib_name} [ipx::current_core]
# set_property vendor_display_name 	${vendor_display_name} [ipx::current_core]
# set_property company_url 		${vendor_company_url} [ipx::current_core]
# set_property vendor 			${vendor_name} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy 			{{/NetFPGA/Generic}} [ipx::current_core]
# set_property version 			${ip_version} [ipx::current_core]
# set_property display_name 		${ip_display_name} [ipx::current_core]
# set_property description 		${ip_description} [ipx::current_core]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:nf_axis_converter:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_all_hdl_parameter [ipx::current_core]
# ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# ipx::infer_user_parameters [ipx::current_core]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list {1024 512 256 64} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_list 128 [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH -of_objects [ipx::current_core]]
# set_property value_validation_type list [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# set_property value_validation_list {0 1} [ipx::get_user_parameters C_DEFAULT_VALUE_ENABLE -of_objects [ipx::current_core]]
# ipx::remove_all_port [ipx::current_core]
# ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file $top_module_file -top_module_name $top_module_name
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_M_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 'm_axis_fifo_tkeep'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tdata'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'C_S_AXIS_DATA_WIDTH_INTERNAL' by 512 for port or parameter 's_axis_fifo_tkeep'
# foreach bus_standard ${bus_interfaces} {
# 	ipx::infer_bus_interfaces ${bus_standard} [ipx::current_core]
# }
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_AXI': References existing memory map 'S_AXI'.
# ipx::add_bus_interface clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:clock_rtl:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:clock:1.0 [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map CLK [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property physical_name clk156 [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]
# set_property value m_axis_mac:s_axis_mac [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_interface areset_clk156 [ipx::current_core]
# set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property interface_mode slave [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# ipx::add_port_map RST [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property physical_name areset_clk156 [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]
# set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces areset_clk156 -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]
# set_property value m_axis_pipe:s_axis_pipe [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axis_aclk -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]
# set_property description {TDATA Width (bytes)} [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# set_property value 32 [ipx::get_bus_parameters TDATA_NUM_BYTES -of_objects [ipx::get_bus_interfaces m_axis_pipe -of_objects [ipx::current_core]]]
# ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-3834] Port 'm_axis_pipe_tdata': Port mapped to the logical port 'TDATA' of 'xilinx.com:interface:axis:1.0' interface must have a width of multiples of 8 bits.  The current port width is '1'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# write_peripheral [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:41:40 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nf_mac_attachment_v1_0_0'
make -C hw/lib/std/input_arbiter_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source input_arbiter.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source input_arbiter.tcl
# set design input_arbiter 
# set top input_arbiter
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2397.039 ; gain = 2.023 ; free physical = 54053 ; free virtual = 165483
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Input Arbiter IP"
Creating Input Arbiter IP
# read_verilog "./hdl/input_arbiter_cpu_regs_defines.v"
# read_verilog "./hdl/input_arbiter_cpu_regs.v"
# read_verilog "./hdl/input_arbiter.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'next_queue' has a dependency on the module local parameter or undefined parameter 'NUM_QUEUES_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'extended_next_queue' has a dependency on the module local parameter or undefined parameter 'NUM_QUEUES_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'cur_queue' has a dependency on the module local parameter or undefined parameter 'NUM_QUEUES_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'cur_queue_next' has a dependency on the module local parameter or undefined parameter 'NUM_QUEUES_WIDTH'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_STATES' by 1 for port or parameter 'state'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_STATES' by 1 for port or parameter 'state_next'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/input_arbiter_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis_2': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2431.023 ; gain = 0.004 ; free physical = 54034 ; free virtual = 165464
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0/ip_proj'.)
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {NUM_QUEUES} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters NUM_QUEUES]
# set_property display_name {NUM_QUEUES} [ipx::get_user_parameters NUM_QUEUES]
# set_property value {3} [ipx::get_user_parameters NUM_QUEUES]
# set_property value_format {long} [ipx::get_user_parameters NUM_QUEUES]
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis_0 -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis_1 -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis_2 -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis_0' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis_1' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis_2' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:42:50 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/input_arbiter_v1_0_0'
make -C hw/lib/std/output_queues_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source output_queues.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source output_queues.tcl
# set design output_queues
# set top output_queues
# set device $::env(DEVICE)
# set proj_dir ./ip_proj
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54049 ; free virtual = 165479
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Output Queues IP"
Creating Output Queues IP
# read_verilog "./hdl/output_queues_cpu_regs_defines.v"
# read_verilog "./hdl/output_queues_cpu_regs.v"
# read_verilog "./hdl/output_queues.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_STATES' by 3 for port or parameter 'state'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/output_queues_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_0': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis_2': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.680 ; gain = 0.004 ; free physical = 54029 ; free virtual = 165459
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {NUM_QUEUES} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters NUM_QUEUES]
# set_property display_name {NUM_QUEUES} [ipx::get_user_parameters NUM_QUEUES]
# set_property value {3} [ipx::get_user_parameters NUM_QUEUES]
# set_property value_format {long} [ipx::get_user_parameters NUM_QUEUES]
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis_0 -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis_1 -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis_2 -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis_0' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis_1' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis_2' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:43:52 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/output_queues_v1_0_0'
make -C hw/lib/std/switch_output_port_lookup_v1_0_1/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip 
vivado -mode batch -source switch_output_port_lookup.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source switch_output_port_lookup.tcl
# set design switch_output_port_lookup
# set top switch_output_port_lookup
# set device $::env(DEVICE)
# set proj_dir ./synth
# set ip_version 1.01
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.699 ; gain = 2.023 ; free physical = 54045 ; free virtual = 165475
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Output Port Lookup IP"
Creating Output Port Lookup IP
# read_verilog "./hdl/output_port_lookup_cpu_regs_defines.v"
# read_verilog "./hdl/output_port_lookup_cpu_regs.v"
# read_verilog "./hdl/eth_parser.v"
# read_verilog "./hdl/mac_cam_lut.v"
# read_verilog "./hdl/switch_output_port_lookup.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_STATES' by 2 for port or parameter 'state'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/output_port_lookup_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1/synth'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2486.684 ; gain = 0.004 ; free physical = 54028 ; free virtual = 165458
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {SRC_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters SRC_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value {16} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters SRC_PORT_POS]
# ipx::add_user_parameter {DST_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters DST_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters DST_PORT_POS]
# set_property value {24} [ipx::get_user_parameters DST_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters DST_PORT_POS]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_user_parameter {C_CAM_LUT_DEPTH_BITS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_CAM_LUT_DEPTH_BITS]
# set_property display_name {C_CAM_LUT_DEPTH_BITS} [ipx::get_user_parameters C_CAM_LUT_DEPTH_BITS]
# set_property value {4} [ipx::get_user_parameters C_CAM_LUT_DEPTH_BITS]
# set_property value_format {bitstring} [ipx::get_user_parameters C_CAM_LUT_DEPTH_BITS]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx:xilinx:cam:1.1 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx:xilinx:cam:1.1 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/switch_output_port_lookup_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:44:34 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_output_port_lookup_v1_0_1'
make -C hw/lib/std/nic_output_port_lookup_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
vivado -mode batch -source nic_output_port_lookup.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nic_output_port_lookup.tcl
# set design nic_output_port_lookup
# set top nic_output_port_lookup
# set device $::env(DEVICE)
# set proj_dir ./synth
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2468.527 ; gain = 2.023 ; free physical = 54046 ; free virtual = 165476
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Output Port Lookup IP"
Creating Output Port Lookup IP
# read_verilog "./hdl/output_port_lookup_cpu_regs_defines.v"
# read_verilog "./hdl/output_port_lookup_cpu_regs.v"
# read_verilog "./hdl/nic_output_port_lookup.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/output_port_lookup_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0/synth'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2502.512 ; gain = 0.004 ; free physical = 54029 ; free virtual = 165459
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {SRC_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters SRC_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value {16} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters SRC_PORT_POS]
# ipx::add_user_parameter {DST_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters DST_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters DST_PORT_POS]
# set_property value {24} [ipx::get_user_parameters DST_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters DST_PORT_POS]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:45:37 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/nic_output_port_lookup_v1_0_0'
make -C hw/lib/std/switch_lite_output_port_lookup_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip
vivado -mode batch -source switch_lite_output_port_lookup.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source switch_lite_output_port_lookup.tcl
# set design switch_lite_output_port_lookup
# set top switch_lite_output_port_lookup
# set device $::env(DEVICE)
# set proj_dir ./synth
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2452.727 ; gain = 2.023 ; free physical = 54043 ; free virtual = 165473
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Output Port Lookup IP"
Creating Output Port Lookup IP
# read_verilog "./hdl/output_port_lookup_cpu_regs_defines.v"
# read_verilog "./hdl/output_port_lookup_cpu_regs.v"
# read_verilog "./hdl/eth_parser.v"
# read_verilog "./hdl/mac_cam_lut.v"
# read_verilog "./hdl/switch_lite_output_port_lookup.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_STATES' by 2 for port or parameter 'state'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/output_port_lookup_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0/synth'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2486.711 ; gain = 0.004 ; free physical = 54025 ; free virtual = 165455
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {SRC_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters SRC_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value {16} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters SRC_PORT_POS]
# ipx::add_user_parameter {DST_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters DST_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters DST_PORT_POS]
# set_property value {24} [ipx::get_user_parameters DST_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters DST_PORT_POS]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_user_parameter {C_LUT_DEPTH_BITS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_LUT_DEPTH_BITS]
# set_property display_name {C_LUT_DEPTH_BITS} [ipx::get_user_parameters C_LUT_DEPTH_BITS]
# set_property value {4} [ipx::get_user_parameters C_LUT_DEPTH_BITS]
# set_property value_format {bitstring} [ipx::get_user_parameters C_LUT_DEPTH_BITS]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore NetFPGA:NetFPGA:fallthrough_small_fifo:1.0 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "{spirit:decode(id('MODELPARAM_VALUE.C_NUM_ADDRESS_RANGES')){"00000001"}}" into user parameter "C_ARD_NUM_CE_ARRAY".
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir}
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:46:41 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/switch_lite_output_port_lookup_v1_0_0'
make -C hw/lib/std/router_output_port_lookup_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
rm -rf ip_*  vivado*.* *.xml xgui/ .Xil* *.*~ *.zip hdl/axi_lite_ipif/
vivado -mode batch -source router_output_port_lookup.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source router_output_port_lookup.tcl
# set design router_output_port_lookup
# set top router_output_port_lookup
# set device $::env(DEVICE)
# set proj_dir ./synth
# set ip_version 1.0
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54038 ; free virtual = 165469
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# puts "Creating Output Port Lookup IP"
Creating Output Port Lookup IP
# read_verilog "./hdl/output_port_lookup_cpu_regs_defines.v"
# read_verilog "./hdl/output_port_lookup_cpu_regs.v"
# read_verilog "./hdl/eth_parser.v"
# read_verilog "./hdl/ip_arp.v"
# read_verilog "./hdl/ip_lpm.v"
# read_verilog "./hdl/dest_ip_filter.v"
# read_verilog "./hdl/ip_checksum_ttl.v"
# read_verilog "./hdl/op_lut_process_sm.v"
# read_verilog "./hdl/op_lut_hdr_parser.v"
# read_verilog "./hdl/preprocess_control.v"
# read_verilog "./hdl/unencoded_cam_lut_sm.v"
# read_verilog "./hdl/output_port_lookup.v"
# read_verilog "./hdl/router_output_port_lookup.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'lpm_rd_addr' has a dependency on the module local parameter or undefined parameter 'LPM_LUT_ROWS_BITS'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_QUEUES' by 8 for port or parameter 'lpm_rd_oq'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'lpm_wr_addr' has a dependency on the module local parameter or undefined parameter 'LPM_LUT_ROWS_BITS'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUM_QUEUES' by 8 for port or parameter 'lpm_wr_oq'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'arp_rd_addr' has a dependency on the module local parameter or undefined parameter 'ARP_LUT_ROWS_BITS'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'arp_wr_addr' has a dependency on the module local parameter or undefined parameter 'ARP_LUT_ROWS_BITS'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_ip_filter_rd_addr' has a dependency on the module local parameter or undefined parameter 'FILTER_ROWS_BITS'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dest_ip_filter_wr_addr' has a dependency on the module local parameter or undefined parameter 'FILTER_ROWS_BITS'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "hdl/output_port_lookup_cpu_regs_defines.v" from the top-level HDL file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0/synth'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2486.680 ; gain = 0.004 ; free physical = 54022 ; free virtual = 165452
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_S_AXI_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property display_name {C_S_AXI_DATA_WIDTH} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXI_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property display_name {C_S_AXI_ADDR_WIDTH} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value {32} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXI_ADDR_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {512} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {SRC_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters SRC_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value {16} [ipx::get_user_parameters SRC_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters SRC_PORT_POS]
# ipx::add_user_parameter {DST_PORT_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters DST_PORT_POS]
# set_property display_name {SRC_PORT_POS} [ipx::get_user_parameters DST_PORT_POS]
# set_property value {24} [ipx::get_user_parameters DST_PORT_POS]
# set_property value_format {long} [ipx::get_user_parameters DST_PORT_POS]
# ipx::add_user_parameter {C_BASEADDR} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_BASEADDR]
# set_property display_name {C_BASEADDR} [ipx::get_user_parameters C_BASEADDR]
# set_property value {0x00000000} [ipx::get_user_parameters C_BASEADDR]
# set_property value_format {bitstring} [ipx::get_user_parameters C_BASEADDR]
# ipx::add_subcore xilinx:xilinx:cam:1.1 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx:xilinx:cam:1.1 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx:xilinx:tcam:1.1 [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
# ipx::add_subcore xilinx:xilinx:tcam:1.1 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-414] HDL Parameter 'C_FAMILY': Parameter name is reserved.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:47:29 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/router_output_port_lookup_v1_0_0'
make -C hw/lib/std/barrier_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip
vivado -mode batch -source barrier.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source barrier.tcl
# set design        barrier
# set device $::env(DEVICE)
# set proj_dir      ./ip_proj
# set ip_version    1.0
# set lib_name      NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.527 ; gain = 2.023 ; free physical = 54040 ; free virtual = 165471
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.527 ; gain = 0.000 ; free physical = 54031 ; free virtual = 165461
# read_verilog "./hdl/barrier.v" 
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:48:15 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/barrier_v1_0_0'
make -C hw/lib/std/axi_sim_transactor_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip hdl/axis_sim_pkg/ hdl/lib_srl_fifo hdl/lib_srl_fifo_v1_0 hdl/lib_pkg hdl/lib_pkg_v1_0
vivado -mode batch -source axi_sim_transactor.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axi_sim_transactor.tcl
# set design        axi_sim_transactor
# set device        $::env(DEVICE)
# set proj_dir      ./ip_proj
# set ip_version    1.0
# set lib_name      NetFPGA
# set axis_sim_pkg_path ../axis_sim_pkg_v1_0_0/hdl/
# set lib_srl_fifo_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_srl_fifo_v1_0/hdl
# set lib_pkg_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_pkg_v1_0/hdl
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54039 ; free virtual = 165469
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# file copy -force ${lib_srl_fifo_path}/lib_srl_fifo_v1_0_rfs.vhd "./hdl/lib_srl_fifo_v1_0_rfs.vhd"
# read_vhdl "./hdl/lib_srl_fifo_v1_0_rfs.vhd"
# set_property is_global_include true [get_files ./hdl/lib_srl_fifo_v1_0_rfs.vhd]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2452.695 ; gain = 0.000 ; free physical = 54027 ; free virtual = 165458
# file copy -force ${lib_pkg_path}/lib_pkg_v1_0_rfs.vhd "./hdl/lib_pkg_v1_0_rfs.vhd"
# read_vhdl "./hdl/lib_pkg_v1_0_rfs.vhd"
# set_property is_global_include true [get_files ./hdl/lib_pkg_v1_0_rfs.vhd]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# file copy -force ${axis_sim_pkg_path}/ "./hdl/axis_sim_pkg/"
# read_vhdl "./hdl/axis_sim_pkg/axis_sim_pkg.vhd"
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# read_vhdl "./hdl/transactor_fifos.vhd"
# read_vhdl "./hdl/axi_sim_transactor.vhd"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-5376] File '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/hdl/lib_pkg_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:49:11 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0'
make -C hw/lib/std/axis_sim_record_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip
vivado -mode batch -source axis_sim_record.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_sim_record.tcl
# set design        axis_sim_record
# set device        $::env(DEVICE)
# set proj_dir      ./ip_proj
# set ip_version    1.0
# set lib_name      NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2468.539 ; gain = 2.023 ; free physical = 54035 ; free virtual = 165466
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.539 ; gain = 0.000 ; free physical = 54020 ; free virtual = 165451
# read_verilog "./hdl/axis_sim_record.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]
# set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_aclk -of_objects [ipx::current_core]]]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3152] Bus Interface 'axi_aclk': ASSOCIATED_BUSIF bus 'm_axis' does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:49:56 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_record_v1_0_0'
make -C hw/lib/std/axis_sim_stim_v1_0_0/
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0'
rm -rf ip_* vivado*.* *.xml xgui/ .Xil* ip_pro* *.*~ *.zip hdl/axis_sim_pkg/
vivado -mode batch -source axis_sim_stim.tcl

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_sim_stim.tcl
# set design        axis_sim_stim
# set device        $::env(DEVICE)
# set proj_dir      ./ip_proj
# set ip_version    1.0
# set lib_name      NetFPGA
# set axis_sim_pkg_path ../axis_sim_pkg_v1_0_0/hdl/
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54032 ; free virtual = 165464
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# file copy -force ${axis_sim_pkg_path}/ "./hdl/axis_sim_pkg/"
# read_vhdl "./hdl/axis_sim_pkg/axis_sim_pkg.vhd"
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.695 ; gain = 0.000 ; free physical = 54021 ; free virtual = 165452
# read_vhdl "./hdl/axis_sim_stim.vhd"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:50:48 2022...
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axis_sim_stim_v1_0_0'
/////////////////////////////////////////
//\tLibrary cores created.
/////////////////////////////////////////
make -C sw/hwtestlib
make[1]: Entering directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/hwtestlib'
cc -c -Wall -Werror -fPIC sume_reg.c 
cc -shared -o libsume.so sume_reg.o
make[1]: Leaving directory `/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/sw/hwtestlib'
/////////////////////////////////////////
//\tHW test Library created.
/////////////////////////////////////////
