// Seed: 1981741856
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7;
  nor (id_0, id_3, id_4, id_6, id_7, id_8, id_9);
  wire id_8 = $display(id_6), id_9 = id_7;
  module_2();
endmodule
module module_1 (
    output wor   id_0
    , id_4,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_0, id_1, id_1, id_2, id_2
  );
endmodule
module module_2 ();
  initial id_1 = id_1 != 1;
endmodule
