#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x648d6cd1bc60 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x648d6cd6e010_0 .var "Op", 2 0;
v0x648d6cd6e0f0_0 .net "Opcode", 5 0, L_0x648d6cd800f0;  1 drivers
v0x648d6cd6e1b0_0 .var "clk", 0 0;
v0x648d6cd6e250_0 .var "reset", 0 0;
v0x648d6cd6e2f0_0 .var "s_inc", 0 0;
v0x648d6cd6e430_0 .var "s_inm", 0 0;
v0x648d6cd6e520_0 .var "we3", 0 0;
v0x648d6cd6e610_0 .var "wez", 0 0;
RS_0x76d9146e60d8 .resolv tri, v0x648d6cd68aa0_0, v0x648d6cd6a9f0_0;
v0x648d6cd6e700_0 .net8 "z", 0 0, RS_0x76d9146e60d8;  2 drivers
S_0x648d6cd13e50 .scope module, "micro" "microc" 2 11, 3 1 0, S_0x648d6cd1bc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x648d6cd6cf90_0 .net "Op", 2 0, v0x648d6cd6e010_0;  1 drivers
v0x648d6cd6d080_0 .net "Opcode", 5 0, L_0x648d6cd800f0;  alias, 1 drivers
v0x648d6cd6d140_0 .net "alu_out", 7 0, v0x648d6cd689c0_0;  1 drivers
v0x648d6cd6d260_0 .net "clk", 0 0, v0x648d6cd6e1b0_0;  1 drivers
v0x648d6cd6d300_0 .net "dir_salto", 9 0, L_0x648d6cd6e7a0;  1 drivers
v0x648d6cd6d3e0_0 .net "instruccion", 15 0, L_0x648d6cd6ea60;  1 drivers
v0x648d6cd6d4a0_0 .net "pc_in", 9 0, L_0x648d6cd7fc40;  1 drivers
v0x648d6cd6d590_0 .net "pc_out", 9 0, v0x648d6cd6afc0_0;  1 drivers
v0x648d6cd6d650_0 .net "rd1", 7 0, L_0x648d6cd7f030;  1 drivers
v0x648d6cd6d710_0 .net "rd2", 7 0, L_0x648d6cd7f740;  1 drivers
v0x648d6cd6d820_0 .net "reset", 0 0, v0x648d6cd6e250_0;  1 drivers
v0x648d6cd6d910_0 .net "s_inc", 0 0, v0x648d6cd6e2f0_0;  1 drivers
v0x648d6cd6d9b0_0 .net "s_inm", 0 0, v0x648d6cd6e430_0;  1 drivers
v0x648d6cd6da50_0 .net "sum_out", 9 0, L_0x648d6cd7fb30;  1 drivers
v0x648d6cd6db40_0 .net "wd3", 7 0, L_0x648d6cd7fe10;  1 drivers
v0x648d6cd6dc30_0 .net "we3", 0 0, v0x648d6cd6e520_0;  1 drivers
v0x648d6cd6dcd0_0 .net "wez", 0 0, v0x648d6cd6e610_0;  1 drivers
v0x648d6cd6dd70_0 .net8 "z", 0 0, RS_0x76d9146e60d8;  alias, 2 drivers
o0x76d9146e67c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x648d6cd6de60_0 .net "zero_flag_alu", 0 0, o0x76d9146e67c8;  0 drivers
L_0x648d6cd6e7a0 .part L_0x648d6cd6ea60, 0, 10;
L_0x648d6cd7f890 .part L_0x648d6cd6ea60, 0, 4;
L_0x648d6cd7f9c0 .part L_0x648d6cd6ea60, 8, 4;
L_0x648d6cd7fa60 .part L_0x648d6cd6ea60, 4, 4;
L_0x648d6cd7fd70 .part L_0x648d6cd6ea60, 0, 10;
L_0x648d6cd7feb0 .part L_0x648d6cd6ea60, 4, 8;
L_0x648d6cd800f0 .part L_0x648d6cd6ea60, 10, 6;
S_0x648d6cd13a10 .scope module, "ALU" "alu" 3 16, 4 1 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x648d6cd1c690_0 .net "A", 7 0, L_0x648d6cd7f030;  alias, 1 drivers
v0x648d6cd1c760_0 .net "B", 7 0, L_0x648d6cd7f740;  alias, 1 drivers
v0x648d6cd68900_0 .net "Op", 2 0, v0x648d6cd6e010_0;  alias, 1 drivers
v0x648d6cd689c0_0 .var "S", 7 0;
v0x648d6cd68aa0_0 .var "zero", 0 0;
E_0x648d6cd245b0 .event anyedge, v0x648d6cd68900_0, v0x648d6cd1c760_0, v0x648d6cd1c690_0;
S_0x648d6cd68c50 .scope module, "Banco_reg" "regfile" 3 14, 5 4 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x648d6cd68f90 .array "R", 15 0, 7 0;
v0x648d6cd69070_0 .net "RA1", 3 0, L_0x648d6cd7f890;  1 drivers
v0x648d6cd69150_0 .net "RA2", 3 0, L_0x648d6cd7f9c0;  1 drivers
v0x648d6cd69210_0 .net "RD1", 7 0, L_0x648d6cd7f030;  alias, 1 drivers
v0x648d6cd692d0_0 .net "RD2", 7 0, L_0x648d6cd7f740;  alias, 1 drivers
v0x648d6cd693c0_0 .net "WA3", 3 0, L_0x648d6cd7fa60;  1 drivers
v0x648d6cd69480_0 .net "WD3", 7 0, L_0x648d6cd7fe10;  alias, 1 drivers
v0x648d6cd69560_0 .net *"_ivl_0", 31 0, L_0x648d6cd6eb20;  1 drivers
v0x648d6cd69640_0 .net *"_ivl_10", 5 0, L_0x648d6cd7ee20;  1 drivers
L_0x76d91469d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69720_0 .net *"_ivl_13", 1 0, L_0x76d91469d0f0;  1 drivers
L_0x76d91469d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69800_0 .net/2u *"_ivl_14", 7 0, L_0x76d91469d138;  1 drivers
v0x648d6cd698e0_0 .net *"_ivl_18", 31 0, L_0x648d6cd7f1c0;  1 drivers
L_0x76d91469d180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd699c0_0 .net *"_ivl_21", 27 0, L_0x76d91469d180;  1 drivers
L_0x76d91469d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69aa0_0 .net/2u *"_ivl_22", 31 0, L_0x76d91469d1c8;  1 drivers
v0x648d6cd69b80_0 .net *"_ivl_24", 0 0, L_0x648d6cd7f2f0;  1 drivers
v0x648d6cd69c40_0 .net *"_ivl_26", 7 0, L_0x648d6cd7f430;  1 drivers
v0x648d6cd69d20_0 .net *"_ivl_28", 5 0, L_0x648d6cd7f520;  1 drivers
L_0x76d91469d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69e00_0 .net *"_ivl_3", 27 0, L_0x76d91469d060;  1 drivers
L_0x76d91469d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69ee0_0 .net *"_ivl_31", 1 0, L_0x76d91469d210;  1 drivers
L_0x76d91469d258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd69fc0_0 .net/2u *"_ivl_32", 7 0, L_0x76d91469d258;  1 drivers
L_0x76d91469d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x648d6cd6a0a0_0 .net/2u *"_ivl_4", 31 0, L_0x76d91469d0a8;  1 drivers
v0x648d6cd6a180_0 .net *"_ivl_6", 0 0, L_0x648d6cd7ec40;  1 drivers
v0x648d6cd6a240_0 .net *"_ivl_8", 7 0, L_0x648d6cd7ed80;  1 drivers
v0x648d6cd6a320_0 .net "clk", 0 0, v0x648d6cd6e1b0_0;  alias, 1 drivers
v0x648d6cd6a3e0_0 .net "we3", 0 0, v0x648d6cd6e520_0;  alias, 1 drivers
E_0x648d6cd24a20 .event posedge, v0x648d6cd6a320_0;
L_0x648d6cd6eb20 .concat [ 4 28 0 0], L_0x648d6cd7f890, L_0x76d91469d060;
L_0x648d6cd7ec40 .cmp/ne 32, L_0x648d6cd6eb20, L_0x76d91469d0a8;
L_0x648d6cd7ed80 .array/port v0x648d6cd68f90, L_0x648d6cd7ee20;
L_0x648d6cd7ee20 .concat [ 4 2 0 0], L_0x648d6cd7f890, L_0x76d91469d0f0;
L_0x648d6cd7f030 .functor MUXZ 8, L_0x76d91469d138, L_0x648d6cd7ed80, L_0x648d6cd7ec40, C4<>;
L_0x648d6cd7f1c0 .concat [ 4 28 0 0], L_0x648d6cd7f9c0, L_0x76d91469d180;
L_0x648d6cd7f2f0 .cmp/ne 32, L_0x648d6cd7f1c0, L_0x76d91469d1c8;
L_0x648d6cd7f430 .array/port v0x648d6cd68f90, L_0x648d6cd7f520;
L_0x648d6cd7f520 .concat [ 4 2 0 0], L_0x648d6cd7f9c0, L_0x76d91469d210;
L_0x648d6cd7f740 .functor MUXZ 8, L_0x76d91469d258, L_0x648d6cd7f430, L_0x648d6cd7f2f0, C4<>;
S_0x648d6cd6a5a0 .scope module, "FFZ" "ffd" 3 26, 5 56 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x648d6cd6a750_0 .net "carga", 0 0, v0x648d6cd6e610_0;  alias, 1 drivers
v0x648d6cd6a830_0 .net "clk", 0 0, v0x648d6cd6e1b0_0;  alias, 1 drivers
v0x648d6cd6a920_0 .net "d", 0 0, o0x76d9146e67c8;  alias, 0 drivers
v0x648d6cd6a9f0_0 .var "q", 0 0;
v0x648d6cd6aac0_0 .net "reset", 0 0, v0x648d6cd6e250_0;  alias, 1 drivers
E_0x648d6cceba70 .event posedge, v0x648d6cd6aac0_0, v0x648d6cd6a320_0;
S_0x648d6cd6ac10 .scope module, "PC" "registro" 3 12, 5 35 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x648d6cd6adf0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x648d6cd6aec0_0 .net "D", 9 0, L_0x648d6cd7fc40;  alias, 1 drivers
v0x648d6cd6afc0_0 .var "Q", 9 0;
v0x648d6cd6b0a0_0 .net "clk", 0 0, v0x648d6cd6e1b0_0;  alias, 1 drivers
v0x648d6cd6b1c0_0 .net "reset", 0 0, v0x648d6cd6e250_0;  alias, 1 drivers
S_0x648d6cd6b2d0 .scope module, "memoria" "memprog" 3 10, 6 3 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x648d6cd6ea60 .functor BUFZ 16, L_0x648d6cd6e840, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x648d6cd6b570_0 .net "Address", 9 0, v0x648d6cd6afc0_0;  alias, 1 drivers
v0x648d6cd6b650_0 .net "Data", 15 0, L_0x648d6cd6ea60;  alias, 1 drivers
v0x648d6cd6b710 .array "Mem", 1023 0, 15 0;
v0x648d6cd6b7b0_0 .net *"_ivl_0", 15 0, L_0x648d6cd6e840;  1 drivers
v0x648d6cd6b890_0 .net *"_ivl_2", 11 0, L_0x648d6cd6e8e0;  1 drivers
L_0x76d91469d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x648d6cd6b9c0_0 .net *"_ivl_5", 1 0, L_0x76d91469d018;  1 drivers
v0x648d6cd6baa0_0 .net "clk", 0 0, v0x648d6cd6e1b0_0;  alias, 1 drivers
L_0x648d6cd6e840 .array/port v0x648d6cd6b710, L_0x648d6cd6e8e0;
L_0x648d6cd6e8e0 .concat [ 10 2 0 0], v0x648d6cd6afc0_0, L_0x76d91469d018;
S_0x648d6cd6bbc0 .scope module, "mux1" "mux2" 3 21, 5 46 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x648d6cd6bda0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x648d6cd6bee0_0 .net "D0", 9 0, L_0x648d6cd7fb30;  alias, 1 drivers
v0x648d6cd6bfc0_0 .net "D1", 9 0, L_0x648d6cd7fd70;  1 drivers
v0x648d6cd6c0a0_0 .net "Y", 9 0, L_0x648d6cd7fc40;  alias, 1 drivers
v0x648d6cd6c1a0_0 .net "s", 0 0, v0x648d6cd6e2f0_0;  alias, 1 drivers
L_0x648d6cd7fc40 .functor MUXZ 10, L_0x648d6cd7fb30, L_0x648d6cd7fd70, v0x648d6cd6e2f0_0, C4<>;
S_0x648d6cd6c2f0 .scope module, "mux3" "mux2" 3 24, 5 46 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x648d6cd6c4d0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x648d6cd6c610_0 .net "D0", 7 0, v0x648d6cd689c0_0;  alias, 1 drivers
v0x648d6cd6c720_0 .net "D1", 7 0, L_0x648d6cd7feb0;  1 drivers
v0x648d6cd6c7e0_0 .net "Y", 7 0, L_0x648d6cd7fe10;  alias, 1 drivers
v0x648d6cd6c8e0_0 .net "s", 0 0, v0x648d6cd6e430_0;  alias, 1 drivers
L_0x648d6cd7fe10 .functor MUXZ 8, v0x648d6cd689c0_0, L_0x648d6cd7feb0, v0x648d6cd6e430_0, C4<>;
S_0x648d6cd6ca30 .scope module, "sumador" "sum" 3 18, 5 28 0, S_0x648d6cd13e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x648d6cd6cc80_0 .net "A", 9 0, v0x648d6cd6afc0_0;  alias, 1 drivers
L_0x76d91469d2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x648d6cd6cdb0_0 .net "B", 9 0, L_0x76d91469d2a0;  1 drivers
v0x648d6cd6ce90_0 .net "Y", 9 0, L_0x648d6cd7fb30;  alias, 1 drivers
L_0x648d6cd7fb30 .arith/sum 10, v0x648d6cd6afc0_0, L_0x76d91469d2a0;
    .scope S_0x648d6cd6b2d0;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x648d6cd6b710 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x648d6cd6ac10;
T_1 ;
    %wait E_0x648d6cceba70;
    %load/vec4 v0x648d6cd6b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x648d6cd6afc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x648d6cd6aec0_0;
    %assign/vec4 v0x648d6cd6afc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x648d6cd68c50;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x648d6cd68f90 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x648d6cd68c50;
T_3 ;
    %wait E_0x648d6cd24a20;
    %load/vec4 v0x648d6cd6a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x648d6cd69480_0;
    %load/vec4 v0x648d6cd693c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x648d6cd68f90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x648d6cd13a10;
T_4 ;
    %wait E_0x648d6cd245b0;
    %load/vec4 v0x648d6cd68900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x648d6cd1c690_0;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x648d6cd1c690_0;
    %inv;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x648d6cd1c690_0;
    %load/vec4 v0x648d6cd1c760_0;
    %add;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x648d6cd1c690_0;
    %load/vec4 v0x648d6cd1c760_0;
    %sub;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x648d6cd1c690_0;
    %load/vec4 v0x648d6cd1c760_0;
    %and;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x648d6cd1c690_0;
    %load/vec4 v0x648d6cd1c760_0;
    %or;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x648d6cd1c690_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x648d6cd1c760_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x648d6cd689c0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x648d6cd689c0_0;
    %or/r;
    %inv;
    %store/vec4 v0x648d6cd68aa0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x648d6cd6a5a0;
T_5 ;
    %wait E_0x648d6cceba70;
    %load/vec4 v0x648d6cd6aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x648d6cd6a9f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x648d6cd6a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x648d6cd6a920_0;
    %assign/vec4 v0x648d6cd6a9f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x648d6cd1bc60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e1b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e1b0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x648d6cd1bc60;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x648d6cd1bc60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e250_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e250_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648d6cd6e610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x648d6cd6e010_0, 0, 3;
    %delay 2000, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
