// Seed: 3178596558
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input id_9
    , id_12,
    input id_10,
    input logic id_11
);
  assign id_6[1+:1] = 1;
  logic id_13;
  logic id_14;
  type_24(
      id_2, ~1'b0, 1
  );
  initial begin
    SystemTFIdentifier;
  end
  assign id_13 = 1'b0;
  logic id_15 = 1;
  logic id_16;
  always @(posedge 1) id_6 = id_10;
endmodule
