verilog work "source_code/SSeg7_Dev_IO.v"
verilog work "source_code/SPIO_IO.v"
verilog work "source_code/SEnter_2_32_IO.v"
verilog work "source_code/SAnti_jitter_IO.v"
verilog work "source_code/Multi_8CH32_IO.v"
verilog work "source_code/clk_div.v"
verilog work "ipcore_dir/ROM_D.v"
verilog work "ipcore_dir/RAM_B.v"
verilog work "source_code/Top.v"
